{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682468769547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682468769547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 21:26:09 2023 " "Processing started: Tue Apr 25 21:26:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682468769547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468769547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mono_ciclo_mips -c mono_ciclo_mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mono_ciclo_mips -c mono_ciclo_mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468769547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682468770837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682468770837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mono_ciclo_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mono_ciclo_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono_ciclo_mips " "Found entity 1: mono_ciclo_mips" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.v" "" { Text "C:/quartusProjects/monoCicloMips/ALU_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "C:/quartusProjects/monoCicloMips/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/i_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/quartusProjects/monoCicloMips/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/quartusProjects/monoCicloMips/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extsinal.v 1 1 " "Found 1 design units, including 1 entities, in source file extsinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtSinal " "Found entity 1: ExtSinal" {  } { { "ExtSinal.v" "" { Text "C:/quartusProjects/monoCicloMips/ExtSinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador4.v 1 1 " "Found 1 design units, including 1 entities, in source file somador4.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador4 " "Found entity 1: somador4" {  } { { "somador4.v" "" { Text "C:/quartusProjects/monoCicloMips/somador4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorshiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file somadorshiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorShiftLeft " "Found entity 1: SomadorShiftLeft" {  } { { "SomadorShiftLeft.v" "" { Text "C:/quartusProjects/monoCicloMips/SomadorShiftLeft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682468781836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468781836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mono_ciclo_mips " "Elaborating entity \"mono_ciclo_mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682468782010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "mono_ciclo_mips.v" "pc" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468782085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4 somador4:pcMais4 " "Elaborating entity \"somador4\" for hierarchy \"somador4:pcMais4\"" {  } { { "mono_ciclo_mips.v" "pcMais4" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468782101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:instruction_memorie " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:instruction_memorie\"" {  } { { "mono_ciclo_mips.v" "instruction_memorie" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468782117 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 255 i_mem.v(8) " "Verilog HDL warning at i_mem.v(8): number of words (62) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "i_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/i_mem.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1682468782126 "|mono_ciclo_mips|i_mem:instruction_memorie"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.data_a 0 i_mem.v(5) " "Net \"instructions.data_a\" at i_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/i_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682468782134 "|mono_ciclo_mips|i_mem:instruction_memorie"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.waddr_a 0 i_mem.v(5) " "Net \"instructions.waddr_a\" at i_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/i_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682468782134 "|mono_ciclo_mips|i_mem:instruction_memorie"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.we_a 0 i_mem.v(5) " "Net \"instructions.we_a\" at i_mem.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "i_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/i_mem.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682468782134 "|mono_ciclo_mips|i_mem:instruction_memorie"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:controle " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:controle\"" {  } { { "mono_ciclo_mips.v" "controle" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468782152 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "selMuxPC2 ctrl.v(1) " "Output port \"selMuxPC2\" at ctrl.v(1) has no driver" {  } { { "ctrl.v" "" { Text "C:/quartusProjects/monoCicloMips/ctrl.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682468782160 "|mono_ciclo_mips|ctrl:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:bancoDeRegistradores " "Elaborating entity \"regfile\" for hierarchy \"regfile:bancoDeRegistradores\"" {  } { { "mono_ciclo_mips.v" "bancoDeRegistradores" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468782176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtSinal ExtSinal:extensorDeSinal " "Elaborating entity \"ExtSinal\" for hierarchy \"ExtSinal:extensorDeSinal\"" {  } { { "mono_ciclo_mips.v" "extensorDeSinal" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468782193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorShiftLeft SomadorShiftLeft:somadorComShiftLeft " "Elaborating entity \"SomadorShiftLeft\" for hierarchy \"SomadorShiftLeft:somadorComShiftLeft\"" {  } { { "mono_ciclo_mips.v" "somadorComShiftLeft" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468782217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:alu_Control_MOD " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:alu_Control_MOD\"" {  } { { "mono_ciclo_mips.v" "alu_Control_MOD" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468782234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_mod " "Elaborating entity \"ula\" for hierarchy \"ula:ula_mod\"" {  } { { "mono_ciclo_mips.v" "ula_mod" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468782252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:dataMemory " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:dataMemory\"" {  } { { "mono_ciclo_mips.v" "dataMemory" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468782276 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeData d_mem.v(15) " "Verilog HDL Always Construct warning at d_mem.v(15): variable \"writeData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682468782276 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address d_mem.v(15) " "Verilog HDL Always Construct warning at d_mem.v(15): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682468782276 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address d_mem.v(20) " "Verilog HDL Always Construct warning at d_mem.v(20): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1682468782276 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData d_mem.v(18) " "Verilog HDL Always Construct warning at d_mem.v(18): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682468782276 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] d_mem.v(18) " "Inferred latch for \"readData\[0\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] d_mem.v(18) " "Inferred latch for \"readData\[1\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] d_mem.v(18) " "Inferred latch for \"readData\[2\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] d_mem.v(18) " "Inferred latch for \"readData\[3\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] d_mem.v(18) " "Inferred latch for \"readData\[4\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] d_mem.v(18) " "Inferred latch for \"readData\[5\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] d_mem.v(18) " "Inferred latch for \"readData\[6\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] d_mem.v(18) " "Inferred latch for \"readData\[7\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] d_mem.v(18) " "Inferred latch for \"readData\[8\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] d_mem.v(18) " "Inferred latch for \"readData\[9\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] d_mem.v(18) " "Inferred latch for \"readData\[10\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] d_mem.v(18) " "Inferred latch for \"readData\[11\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] d_mem.v(18) " "Inferred latch for \"readData\[12\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] d_mem.v(18) " "Inferred latch for \"readData\[13\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] d_mem.v(18) " "Inferred latch for \"readData\[14\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] d_mem.v(18) " "Inferred latch for \"readData\[15\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] d_mem.v(18) " "Inferred latch for \"readData\[16\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] d_mem.v(18) " "Inferred latch for \"readData\[17\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] d_mem.v(18) " "Inferred latch for \"readData\[18\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] d_mem.v(18) " "Inferred latch for \"readData\[19\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] d_mem.v(18) " "Inferred latch for \"readData\[20\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] d_mem.v(18) " "Inferred latch for \"readData\[21\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] d_mem.v(18) " "Inferred latch for \"readData\[22\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] d_mem.v(18) " "Inferred latch for \"readData\[23\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] d_mem.v(18) " "Inferred latch for \"readData\[24\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] d_mem.v(18) " "Inferred latch for \"readData\[25\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] d_mem.v(18) " "Inferred latch for \"readData\[26\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] d_mem.v(18) " "Inferred latch for \"readData\[27\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] d_mem.v(18) " "Inferred latch for \"readData\[28\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] d_mem.v(18) " "Inferred latch for \"readData\[29\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] d_mem.v(18) " "Inferred latch for \"readData\[30\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] d_mem.v(18) " "Inferred latch for \"readData\[31\]\" at d_mem.v(18)" {  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468782285 "|mono_ciclo_mips|d_mem:dataMemory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:bancoDeRegistradores\|registradores " "RAM logic \"regfile:bancoDeRegistradores\|registradores\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "registradores" { Text "C:/quartusProjects/monoCicloMips/regfile.v" 2 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682468782810 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682468782810 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/quartusProjects/monoCicloMips/db/mono_ciclo_mips.ram0_i_mem_72d5bc3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/quartusProjects/monoCicloMips/db/mono_ciclo_mips.ram0_i_mem_72d5bc3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1682468782827 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682468784217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|readData\[0\] " "Latch d_mem:dataMemory\|readData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[9\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[9\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784275 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|readData\[1\] " "Latch d_mem:dataMemory\|readData\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[9\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[9\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|readData\[2\] " "Latch d_mem:dataMemory\|readData\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[9\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[9\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|readData\[3\] " "Latch d_mem:dataMemory\|readData\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[9\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[9\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|readData\[4\] " "Latch d_mem:dataMemory\|readData\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[9\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[9\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~0 " "Latch d_mem:dataMemory\|memoria~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~5 " "Latch d_mem:dataMemory\|memoria~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~10 " "Latch d_mem:dataMemory\|memoria~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~15 " "Latch d_mem:dataMemory\|memoria~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~20 " "Latch d_mem:dataMemory\|memoria~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~25 " "Latch d_mem:dataMemory\|memoria~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~30 " "Latch d_mem:dataMemory\|memoria~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~35 " "Latch d_mem:dataMemory\|memoria~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~40 " "Latch d_mem:dataMemory\|memoria~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~45 " "Latch d_mem:dataMemory\|memoria~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~50 " "Latch d_mem:dataMemory\|memoria~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~55 " "Latch d_mem:dataMemory\|memoria~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~60 " "Latch d_mem:dataMemory\|memoria~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~65 " "Latch d_mem:dataMemory\|memoria~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~70 " "Latch d_mem:dataMemory\|memoria~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~75 " "Latch d_mem:dataMemory\|memoria~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~80 " "Latch d_mem:dataMemory\|memoria~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~85 " "Latch d_mem:dataMemory\|memoria~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~90 " "Latch d_mem:dataMemory\|memoria~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~95 " "Latch d_mem:dataMemory\|memoria~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~100 " "Latch d_mem:dataMemory\|memoria~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~105 " "Latch d_mem:dataMemory\|memoria~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~110 " "Latch d_mem:dataMemory\|memoria~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~115 " "Latch d_mem:dataMemory\|memoria~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~120 " "Latch d_mem:dataMemory\|memoria~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~125 " "Latch d_mem:dataMemory\|memoria~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~130 " "Latch d_mem:dataMemory\|memoria~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~135 " "Latch d_mem:dataMemory\|memoria~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~140 " "Latch d_mem:dataMemory\|memoria~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~145 " "Latch d_mem:dataMemory\|memoria~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~150 " "Latch d_mem:dataMemory\|memoria~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~155 " "Latch d_mem:dataMemory\|memoria~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~160 " "Latch d_mem:dataMemory\|memoria~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~180 " "Latch d_mem:dataMemory\|memoria~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~200 " "Latch d_mem:dataMemory\|memoria~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~220 " "Latch d_mem:dataMemory\|memoria~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~165 " "Latch d_mem:dataMemory\|memoria~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~185 " "Latch d_mem:dataMemory\|memoria~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784276 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~205 " "Latch d_mem:dataMemory\|memoria~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~225 " "Latch d_mem:dataMemory\|memoria~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~170 " "Latch d_mem:dataMemory\|memoria~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~190 " "Latch d_mem:dataMemory\|memoria~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~210 " "Latch d_mem:dataMemory\|memoria~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~230 " "Latch d_mem:dataMemory\|memoria~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~175 " "Latch d_mem:dataMemory\|memoria~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~195 " "Latch d_mem:dataMemory\|memoria~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~215 " "Latch d_mem:dataMemory\|memoria~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~235 " "Latch d_mem:dataMemory\|memoria~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~240 " "Latch d_mem:dataMemory\|memoria~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~245 " "Latch d_mem:dataMemory\|memoria~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~250 " "Latch d_mem:dataMemory\|memoria~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~255 " "Latch d_mem:dataMemory\|memoria~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~260 " "Latch d_mem:dataMemory\|memoria~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~265 " "Latch d_mem:dataMemory\|memoria~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~270 " "Latch d_mem:dataMemory\|memoria~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~275 " "Latch d_mem:dataMemory\|memoria~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~280 " "Latch d_mem:dataMemory\|memoria~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~285 " "Latch d_mem:dataMemory\|memoria~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~290 " "Latch d_mem:dataMemory\|memoria~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~295 " "Latch d_mem:dataMemory\|memoria~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~300 " "Latch d_mem:dataMemory\|memoria~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~305 " "Latch d_mem:dataMemory\|memoria~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~310 " "Latch d_mem:dataMemory\|memoria~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~315 " "Latch d_mem:dataMemory\|memoria~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~320 " "Latch d_mem:dataMemory\|memoria~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~400 " "Latch d_mem:dataMemory\|memoria~400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~480 " "Latch d_mem:dataMemory\|memoria~480 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~560 " "Latch d_mem:dataMemory\|memoria~560 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~340 " "Latch d_mem:dataMemory\|memoria~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~420 " "Latch d_mem:dataMemory\|memoria~420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~500 " "Latch d_mem:dataMemory\|memoria~500 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~580 " "Latch d_mem:dataMemory\|memoria~580 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~360 " "Latch d_mem:dataMemory\|memoria~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~440 " "Latch d_mem:dataMemory\|memoria~440 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~520 " "Latch d_mem:dataMemory\|memoria~520 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~600 " "Latch d_mem:dataMemory\|memoria~600 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~380 " "Latch d_mem:dataMemory\|memoria~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~460 " "Latch d_mem:dataMemory\|memoria~460 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~540 " "Latch d_mem:dataMemory\|memoria~540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~620 " "Latch d_mem:dataMemory\|memoria~620 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~325 " "Latch d_mem:dataMemory\|memoria~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~405 " "Latch d_mem:dataMemory\|memoria~405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~485 " "Latch d_mem:dataMemory\|memoria~485 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~565 " "Latch d_mem:dataMemory\|memoria~565 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~345 " "Latch d_mem:dataMemory\|memoria~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~425 " "Latch d_mem:dataMemory\|memoria~425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~505 " "Latch d_mem:dataMemory\|memoria~505 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~585 " "Latch d_mem:dataMemory\|memoria~585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~365 " "Latch d_mem:dataMemory\|memoria~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~445 " "Latch d_mem:dataMemory\|memoria~445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784284 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~525 " "Latch d_mem:dataMemory\|memoria~525 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~605 " "Latch d_mem:dataMemory\|memoria~605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~385 " "Latch d_mem:dataMemory\|memoria~385 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~465 " "Latch d_mem:dataMemory\|memoria~465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~545 " "Latch d_mem:dataMemory\|memoria~545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~625 " "Latch d_mem:dataMemory\|memoria~625 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~330 " "Latch d_mem:dataMemory\|memoria~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~410 " "Latch d_mem:dataMemory\|memoria~410 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~490 " "Latch d_mem:dataMemory\|memoria~490 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~570 " "Latch d_mem:dataMemory\|memoria~570 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~350 " "Latch d_mem:dataMemory\|memoria~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~430 " "Latch d_mem:dataMemory\|memoria~430 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~510 " "Latch d_mem:dataMemory\|memoria~510 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~590 " "Latch d_mem:dataMemory\|memoria~590 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~370 " "Latch d_mem:dataMemory\|memoria~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~450 " "Latch d_mem:dataMemory\|memoria~450 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~530 " "Latch d_mem:dataMemory\|memoria~530 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~610 " "Latch d_mem:dataMemory\|memoria~610 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~390 " "Latch d_mem:dataMemory\|memoria~390 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~470 " "Latch d_mem:dataMemory\|memoria~470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~550 " "Latch d_mem:dataMemory\|memoria~550 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~630 " "Latch d_mem:dataMemory\|memoria~630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~335 " "Latch d_mem:dataMemory\|memoria~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~415 " "Latch d_mem:dataMemory\|memoria~415 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~495 " "Latch d_mem:dataMemory\|memoria~495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~575 " "Latch d_mem:dataMemory\|memoria~575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~355 " "Latch d_mem:dataMemory\|memoria~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~435 " "Latch d_mem:dataMemory\|memoria~435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~515 " "Latch d_mem:dataMemory\|memoria~515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~595 " "Latch d_mem:dataMemory\|memoria~595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~375 " "Latch d_mem:dataMemory\|memoria~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~455 " "Latch d_mem:dataMemory\|memoria~455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~535 " "Latch d_mem:dataMemory\|memoria~535 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~615 " "Latch d_mem:dataMemory\|memoria~615 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~395 " "Latch d_mem:dataMemory\|memoria~395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~475 " "Latch d_mem:dataMemory\|memoria~475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~555 " "Latch d_mem:dataMemory\|memoria~555 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~635 " "Latch d_mem:dataMemory\|memoria~635 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~640 " "Latch d_mem:dataMemory\|memoria~640 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~645 " "Latch d_mem:dataMemory\|memoria~645 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~650 " "Latch d_mem:dataMemory\|memoria~650 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~655 " "Latch d_mem:dataMemory\|memoria~655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~720 " "Latch d_mem:dataMemory\|memoria~720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~725 " "Latch d_mem:dataMemory\|memoria~725 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~730 " "Latch d_mem:dataMemory\|memoria~730 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~735 " "Latch d_mem:dataMemory\|memoria~735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~800 " "Latch d_mem:dataMemory\|memoria~800 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784292 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~805 " "Latch d_mem:dataMemory\|memoria~805 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~810 " "Latch d_mem:dataMemory\|memoria~810 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~815 " "Latch d_mem:dataMemory\|memoria~815 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~880 " "Latch d_mem:dataMemory\|memoria~880 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~885 " "Latch d_mem:dataMemory\|memoria~885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~890 " "Latch d_mem:dataMemory\|memoria~890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~895 " "Latch d_mem:dataMemory\|memoria~895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~660 " "Latch d_mem:dataMemory\|memoria~660 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~665 " "Latch d_mem:dataMemory\|memoria~665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~670 " "Latch d_mem:dataMemory\|memoria~670 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~675 " "Latch d_mem:dataMemory\|memoria~675 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~740 " "Latch d_mem:dataMemory\|memoria~740 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~745 " "Latch d_mem:dataMemory\|memoria~745 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~750 " "Latch d_mem:dataMemory\|memoria~750 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~755 " "Latch d_mem:dataMemory\|memoria~755 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~820 " "Latch d_mem:dataMemory\|memoria~820 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~825 " "Latch d_mem:dataMemory\|memoria~825 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~830 " "Latch d_mem:dataMemory\|memoria~830 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~835 " "Latch d_mem:dataMemory\|memoria~835 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~900 " "Latch d_mem:dataMemory\|memoria~900 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~905 " "Latch d_mem:dataMemory\|memoria~905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~910 " "Latch d_mem:dataMemory\|memoria~910 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~915 " "Latch d_mem:dataMemory\|memoria~915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~680 " "Latch d_mem:dataMemory\|memoria~680 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~760 " "Latch d_mem:dataMemory\|memoria~760 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~840 " "Latch d_mem:dataMemory\|memoria~840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~920 " "Latch d_mem:dataMemory\|memoria~920 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~685 " "Latch d_mem:dataMemory\|memoria~685 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~765 " "Latch d_mem:dataMemory\|memoria~765 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~845 " "Latch d_mem:dataMemory\|memoria~845 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~925 " "Latch d_mem:dataMemory\|memoria~925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~690 " "Latch d_mem:dataMemory\|memoria~690 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~770 " "Latch d_mem:dataMemory\|memoria~770 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~850 " "Latch d_mem:dataMemory\|memoria~850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~930 " "Latch d_mem:dataMemory\|memoria~930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~695 " "Latch d_mem:dataMemory\|memoria~695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~775 " "Latch d_mem:dataMemory\|memoria~775 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~855 " "Latch d_mem:dataMemory\|memoria~855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~935 " "Latch d_mem:dataMemory\|memoria~935 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~700 " "Latch d_mem:dataMemory\|memoria~700 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~705 " "Latch d_mem:dataMemory\|memoria~705 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~710 " "Latch d_mem:dataMemory\|memoria~710 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~715 " "Latch d_mem:dataMemory\|memoria~715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784300 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~780 " "Latch d_mem:dataMemory\|memoria~780 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~785 " "Latch d_mem:dataMemory\|memoria~785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~790 " "Latch d_mem:dataMemory\|memoria~790 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~795 " "Latch d_mem:dataMemory\|memoria~795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~860 " "Latch d_mem:dataMemory\|memoria~860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~865 " "Latch d_mem:dataMemory\|memoria~865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~870 " "Latch d_mem:dataMemory\|memoria~870 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~875 " "Latch d_mem:dataMemory\|memoria~875 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~940 " "Latch d_mem:dataMemory\|memoria~940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~945 " "Latch d_mem:dataMemory\|memoria~945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~950 " "Latch d_mem:dataMemory\|memoria~950 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~955 " "Latch d_mem:dataMemory\|memoria~955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~960 " "Latch d_mem:dataMemory\|memoria~960 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~980 " "Latch d_mem:dataMemory\|memoria~980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1000 " "Latch d_mem:dataMemory\|memoria~1000 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1020 " "Latch d_mem:dataMemory\|memoria~1020 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~965 " "Latch d_mem:dataMemory\|memoria~965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~985 " "Latch d_mem:dataMemory\|memoria~985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1005 " "Latch d_mem:dataMemory\|memoria~1005 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1025 " "Latch d_mem:dataMemory\|memoria~1025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~970 " "Latch d_mem:dataMemory\|memoria~970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~990 " "Latch d_mem:dataMemory\|memoria~990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1010 " "Latch d_mem:dataMemory\|memoria~1010 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1030 " "Latch d_mem:dataMemory\|memoria~1030 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~975 " "Latch d_mem:dataMemory\|memoria~975 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~995 " "Latch d_mem:dataMemory\|memoria~995 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1015 " "Latch d_mem:dataMemory\|memoria~1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1035 " "Latch d_mem:dataMemory\|memoria~1035 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1040 " "Latch d_mem:dataMemory\|memoria~1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1060 " "Latch d_mem:dataMemory\|memoria~1060 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1080 " "Latch d_mem:dataMemory\|memoria~1080 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1100 " "Latch d_mem:dataMemory\|memoria~1100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1045 " "Latch d_mem:dataMemory\|memoria~1045 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1065 " "Latch d_mem:dataMemory\|memoria~1065 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1085 " "Latch d_mem:dataMemory\|memoria~1085 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1105 " "Latch d_mem:dataMemory\|memoria~1105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1050 " "Latch d_mem:dataMemory\|memoria~1050 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1070 " "Latch d_mem:dataMemory\|memoria~1070 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1090 " "Latch d_mem:dataMemory\|memoria~1090 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1110 " "Latch d_mem:dataMemory\|memoria~1110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1055 " "Latch d_mem:dataMemory\|memoria~1055 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1075 " "Latch d_mem:dataMemory\|memoria~1075 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784308 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1095 " "Latch d_mem:dataMemory\|memoria~1095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784316 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1115 " "Latch d_mem:dataMemory\|memoria~1115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1120 " "Latch d_mem:dataMemory\|memoria~1120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1140 " "Latch d_mem:dataMemory\|memoria~1140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1160 " "Latch d_mem:dataMemory\|memoria~1160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1180 " "Latch d_mem:dataMemory\|memoria~1180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1125 " "Latch d_mem:dataMemory\|memoria~1125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1145 " "Latch d_mem:dataMemory\|memoria~1145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1165 " "Latch d_mem:dataMemory\|memoria~1165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1185 " "Latch d_mem:dataMemory\|memoria~1185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1130 " "Latch d_mem:dataMemory\|memoria~1130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1150 " "Latch d_mem:dataMemory\|memoria~1150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1170 " "Latch d_mem:dataMemory\|memoria~1170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1190 " "Latch d_mem:dataMemory\|memoria~1190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1135 " "Latch d_mem:dataMemory\|memoria~1135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1155 " "Latch d_mem:dataMemory\|memoria~1155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1175 " "Latch d_mem:dataMemory\|memoria~1175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1195 " "Latch d_mem:dataMemory\|memoria~1195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1200 " "Latch d_mem:dataMemory\|memoria~1200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1220 " "Latch d_mem:dataMemory\|memoria~1220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1240 " "Latch d_mem:dataMemory\|memoria~1240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1260 " "Latch d_mem:dataMemory\|memoria~1260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1205 " "Latch d_mem:dataMemory\|memoria~1205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1225 " "Latch d_mem:dataMemory\|memoria~1225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1245 " "Latch d_mem:dataMemory\|memoria~1245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1265 " "Latch d_mem:dataMemory\|memoria~1265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1210 " "Latch d_mem:dataMemory\|memoria~1210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1230 " "Latch d_mem:dataMemory\|memoria~1230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1250 " "Latch d_mem:dataMemory\|memoria~1250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1270 " "Latch d_mem:dataMemory\|memoria~1270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1215 " "Latch d_mem:dataMemory\|memoria~1215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1235 " "Latch d_mem:dataMemory\|memoria~1235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1255 " "Latch d_mem:dataMemory\|memoria~1255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1275 " "Latch d_mem:dataMemory\|memoria~1275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1 " "Latch d_mem:dataMemory\|memoria~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~81 " "Latch d_mem:dataMemory\|memoria~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~161 " "Latch d_mem:dataMemory\|memoria~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~241 " "Latch d_mem:dataMemory\|memoria~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~21 " "Latch d_mem:dataMemory\|memoria~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~101 " "Latch d_mem:dataMemory\|memoria~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~181 " "Latch d_mem:dataMemory\|memoria~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~261 " "Latch d_mem:dataMemory\|memoria~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~41 " "Latch d_mem:dataMemory\|memoria~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~121 " "Latch d_mem:dataMemory\|memoria~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~201 " "Latch d_mem:dataMemory\|memoria~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~281 " "Latch d_mem:dataMemory\|memoria~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~61 " "Latch d_mem:dataMemory\|memoria~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~141 " "Latch d_mem:dataMemory\|memoria~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~221 " "Latch d_mem:dataMemory\|memoria~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~301 " "Latch d_mem:dataMemory\|memoria~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~6 " "Latch d_mem:dataMemory\|memoria~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~86 " "Latch d_mem:dataMemory\|memoria~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~166 " "Latch d_mem:dataMemory\|memoria~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~246 " "Latch d_mem:dataMemory\|memoria~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~26 " "Latch d_mem:dataMemory\|memoria~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~106 " "Latch d_mem:dataMemory\|memoria~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~186 " "Latch d_mem:dataMemory\|memoria~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~266 " "Latch d_mem:dataMemory\|memoria~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~46 " "Latch d_mem:dataMemory\|memoria~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~126 " "Latch d_mem:dataMemory\|memoria~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~206 " "Latch d_mem:dataMemory\|memoria~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~286 " "Latch d_mem:dataMemory\|memoria~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~66 " "Latch d_mem:dataMemory\|memoria~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~146 " "Latch d_mem:dataMemory\|memoria~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~226 " "Latch d_mem:dataMemory\|memoria~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~306 " "Latch d_mem:dataMemory\|memoria~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~11 " "Latch d_mem:dataMemory\|memoria~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~91 " "Latch d_mem:dataMemory\|memoria~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~171 " "Latch d_mem:dataMemory\|memoria~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~251 " "Latch d_mem:dataMemory\|memoria~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~31 " "Latch d_mem:dataMemory\|memoria~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784317 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~111 " "Latch d_mem:dataMemory\|memoria~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~191 " "Latch d_mem:dataMemory\|memoria~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~271 " "Latch d_mem:dataMemory\|memoria~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~51 " "Latch d_mem:dataMemory\|memoria~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~131 " "Latch d_mem:dataMemory\|memoria~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~211 " "Latch d_mem:dataMemory\|memoria~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~291 " "Latch d_mem:dataMemory\|memoria~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~71 " "Latch d_mem:dataMemory\|memoria~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~151 " "Latch d_mem:dataMemory\|memoria~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~231 " "Latch d_mem:dataMemory\|memoria~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~311 " "Latch d_mem:dataMemory\|memoria~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~16 " "Latch d_mem:dataMemory\|memoria~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~36 " "Latch d_mem:dataMemory\|memoria~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~56 " "Latch d_mem:dataMemory\|memoria~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~76 " "Latch d_mem:dataMemory\|memoria~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~96 " "Latch d_mem:dataMemory\|memoria~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~116 " "Latch d_mem:dataMemory\|memoria~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~136 " "Latch d_mem:dataMemory\|memoria~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~156 " "Latch d_mem:dataMemory\|memoria~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~176 " "Latch d_mem:dataMemory\|memoria~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~196 " "Latch d_mem:dataMemory\|memoria~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~216 " "Latch d_mem:dataMemory\|memoria~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~236 " "Latch d_mem:dataMemory\|memoria~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~256 " "Latch d_mem:dataMemory\|memoria~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~276 " "Latch d_mem:dataMemory\|memoria~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~296 " "Latch d_mem:dataMemory\|memoria~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~316 " "Latch d_mem:dataMemory\|memoria~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~321 " "Latch d_mem:dataMemory\|memoria~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~326 " "Latch d_mem:dataMemory\|memoria~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~331 " "Latch d_mem:dataMemory\|memoria~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~336 " "Latch d_mem:dataMemory\|memoria~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~401 " "Latch d_mem:dataMemory\|memoria~401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~406 " "Latch d_mem:dataMemory\|memoria~406 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~411 " "Latch d_mem:dataMemory\|memoria~411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~416 " "Latch d_mem:dataMemory\|memoria~416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~481 " "Latch d_mem:dataMemory\|memoria~481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~486 " "Latch d_mem:dataMemory\|memoria~486 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~491 " "Latch d_mem:dataMemory\|memoria~491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~496 " "Latch d_mem:dataMemory\|memoria~496 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~561 " "Latch d_mem:dataMemory\|memoria~561 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~566 " "Latch d_mem:dataMemory\|memoria~566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~571 " "Latch d_mem:dataMemory\|memoria~571 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~576 " "Latch d_mem:dataMemory\|memoria~576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~341 " "Latch d_mem:dataMemory\|memoria~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~346 " "Latch d_mem:dataMemory\|memoria~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~351 " "Latch d_mem:dataMemory\|memoria~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~356 " "Latch d_mem:dataMemory\|memoria~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~421 " "Latch d_mem:dataMemory\|memoria~421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~426 " "Latch d_mem:dataMemory\|memoria~426 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~431 " "Latch d_mem:dataMemory\|memoria~431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~436 " "Latch d_mem:dataMemory\|memoria~436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~501 " "Latch d_mem:dataMemory\|memoria~501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~506 " "Latch d_mem:dataMemory\|memoria~506 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~511 " "Latch d_mem:dataMemory\|memoria~511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~516 " "Latch d_mem:dataMemory\|memoria~516 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~581 " "Latch d_mem:dataMemory\|memoria~581 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~586 " "Latch d_mem:dataMemory\|memoria~586 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~591 " "Latch d_mem:dataMemory\|memoria~591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~596 " "Latch d_mem:dataMemory\|memoria~596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~361 " "Latch d_mem:dataMemory\|memoria~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~366 " "Latch d_mem:dataMemory\|memoria~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~371 " "Latch d_mem:dataMemory\|memoria~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784325 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~376 " "Latch d_mem:dataMemory\|memoria~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~441 " "Latch d_mem:dataMemory\|memoria~441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~446 " "Latch d_mem:dataMemory\|memoria~446 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~451 " "Latch d_mem:dataMemory\|memoria~451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~456 " "Latch d_mem:dataMemory\|memoria~456 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~521 " "Latch d_mem:dataMemory\|memoria~521 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~526 " "Latch d_mem:dataMemory\|memoria~526 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~531 " "Latch d_mem:dataMemory\|memoria~531 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~536 " "Latch d_mem:dataMemory\|memoria~536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~601 " "Latch d_mem:dataMemory\|memoria~601 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~606 " "Latch d_mem:dataMemory\|memoria~606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~611 " "Latch d_mem:dataMemory\|memoria~611 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~616 " "Latch d_mem:dataMemory\|memoria~616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~381 " "Latch d_mem:dataMemory\|memoria~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~461 " "Latch d_mem:dataMemory\|memoria~461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~541 " "Latch d_mem:dataMemory\|memoria~541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~621 " "Latch d_mem:dataMemory\|memoria~621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~386 " "Latch d_mem:dataMemory\|memoria~386 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~466 " "Latch d_mem:dataMemory\|memoria~466 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~546 " "Latch d_mem:dataMemory\|memoria~546 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~626 " "Latch d_mem:dataMemory\|memoria~626 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~391 " "Latch d_mem:dataMemory\|memoria~391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~471 " "Latch d_mem:dataMemory\|memoria~471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~551 " "Latch d_mem:dataMemory\|memoria~551 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~631 " "Latch d_mem:dataMemory\|memoria~631 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~396 " "Latch d_mem:dataMemory\|memoria~396 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~476 " "Latch d_mem:dataMemory\|memoria~476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~556 " "Latch d_mem:dataMemory\|memoria~556 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~636 " "Latch d_mem:dataMemory\|memoria~636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~641 " "Latch d_mem:dataMemory\|memoria~641 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~661 " "Latch d_mem:dataMemory\|memoria~661 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~681 " "Latch d_mem:dataMemory\|memoria~681 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~701 " "Latch d_mem:dataMemory\|memoria~701 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~646 " "Latch d_mem:dataMemory\|memoria~646 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~666 " "Latch d_mem:dataMemory\|memoria~666 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~686 " "Latch d_mem:dataMemory\|memoria~686 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~706 " "Latch d_mem:dataMemory\|memoria~706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~651 " "Latch d_mem:dataMemory\|memoria~651 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~671 " "Latch d_mem:dataMemory\|memoria~671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~691 " "Latch d_mem:dataMemory\|memoria~691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~711 " "Latch d_mem:dataMemory\|memoria~711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~656 " "Latch d_mem:dataMemory\|memoria~656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~676 " "Latch d_mem:dataMemory\|memoria~676 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~696 " "Latch d_mem:dataMemory\|memoria~696 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~716 " "Latch d_mem:dataMemory\|memoria~716 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~721 " "Latch d_mem:dataMemory\|memoria~721 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~741 " "Latch d_mem:dataMemory\|memoria~741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~761 " "Latch d_mem:dataMemory\|memoria~761 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~781 " "Latch d_mem:dataMemory\|memoria~781 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~726 " "Latch d_mem:dataMemory\|memoria~726 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~746 " "Latch d_mem:dataMemory\|memoria~746 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~766 " "Latch d_mem:dataMemory\|memoria~766 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~786 " "Latch d_mem:dataMemory\|memoria~786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~731 " "Latch d_mem:dataMemory\|memoria~731 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~751 " "Latch d_mem:dataMemory\|memoria~751 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~771 " "Latch d_mem:dataMemory\|memoria~771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~791 " "Latch d_mem:dataMemory\|memoria~791 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784333 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~736 " "Latch d_mem:dataMemory\|memoria~736 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~756 " "Latch d_mem:dataMemory\|memoria~756 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~776 " "Latch d_mem:dataMemory\|memoria~776 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~796 " "Latch d_mem:dataMemory\|memoria~796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~801 " "Latch d_mem:dataMemory\|memoria~801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~806 " "Latch d_mem:dataMemory\|memoria~806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~811 " "Latch d_mem:dataMemory\|memoria~811 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~816 " "Latch d_mem:dataMemory\|memoria~816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~821 " "Latch d_mem:dataMemory\|memoria~821 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~826 " "Latch d_mem:dataMemory\|memoria~826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~831 " "Latch d_mem:dataMemory\|memoria~831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~836 " "Latch d_mem:dataMemory\|memoria~836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~841 " "Latch d_mem:dataMemory\|memoria~841 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~846 " "Latch d_mem:dataMemory\|memoria~846 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~851 " "Latch d_mem:dataMemory\|memoria~851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~856 " "Latch d_mem:dataMemory\|memoria~856 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~861 " "Latch d_mem:dataMemory\|memoria~861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~866 " "Latch d_mem:dataMemory\|memoria~866 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~871 " "Latch d_mem:dataMemory\|memoria~871 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~876 " "Latch d_mem:dataMemory\|memoria~876 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~881 " "Latch d_mem:dataMemory\|memoria~881 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~901 " "Latch d_mem:dataMemory\|memoria~901 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~921 " "Latch d_mem:dataMemory\|memoria~921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~941 " "Latch d_mem:dataMemory\|memoria~941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~886 " "Latch d_mem:dataMemory\|memoria~886 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~906 " "Latch d_mem:dataMemory\|memoria~906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~926 " "Latch d_mem:dataMemory\|memoria~926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~946 " "Latch d_mem:dataMemory\|memoria~946 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~891 " "Latch d_mem:dataMemory\|memoria~891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~911 " "Latch d_mem:dataMemory\|memoria~911 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~931 " "Latch d_mem:dataMemory\|memoria~931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~951 " "Latch d_mem:dataMemory\|memoria~951 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~896 " "Latch d_mem:dataMemory\|memoria~896 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~916 " "Latch d_mem:dataMemory\|memoria~916 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~936 " "Latch d_mem:dataMemory\|memoria~936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~956 " "Latch d_mem:dataMemory\|memoria~956 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~961 " "Latch d_mem:dataMemory\|memoria~961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1041 " "Latch d_mem:dataMemory\|memoria~1041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1121 " "Latch d_mem:dataMemory\|memoria~1121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1201 " "Latch d_mem:dataMemory\|memoria~1201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~981 " "Latch d_mem:dataMemory\|memoria~981 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1061 " "Latch d_mem:dataMemory\|memoria~1061 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1141 " "Latch d_mem:dataMemory\|memoria~1141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1221 " "Latch d_mem:dataMemory\|memoria~1221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1001 " "Latch d_mem:dataMemory\|memoria~1001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1081 " "Latch d_mem:dataMemory\|memoria~1081 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1161 " "Latch d_mem:dataMemory\|memoria~1161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1241 " "Latch d_mem:dataMemory\|memoria~1241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1021 " "Latch d_mem:dataMemory\|memoria~1021 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1101 " "Latch d_mem:dataMemory\|memoria~1101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1181 " "Latch d_mem:dataMemory\|memoria~1181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784341 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1261 " "Latch d_mem:dataMemory\|memoria~1261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~966 " "Latch d_mem:dataMemory\|memoria~966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1046 " "Latch d_mem:dataMemory\|memoria~1046 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1126 " "Latch d_mem:dataMemory\|memoria~1126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1206 " "Latch d_mem:dataMemory\|memoria~1206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~986 " "Latch d_mem:dataMemory\|memoria~986 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1066 " "Latch d_mem:dataMemory\|memoria~1066 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1146 " "Latch d_mem:dataMemory\|memoria~1146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1226 " "Latch d_mem:dataMemory\|memoria~1226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1006 " "Latch d_mem:dataMemory\|memoria~1006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1086 " "Latch d_mem:dataMemory\|memoria~1086 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1166 " "Latch d_mem:dataMemory\|memoria~1166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1246 " "Latch d_mem:dataMemory\|memoria~1246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1026 " "Latch d_mem:dataMemory\|memoria~1026 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1106 " "Latch d_mem:dataMemory\|memoria~1106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1186 " "Latch d_mem:dataMemory\|memoria~1186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1266 " "Latch d_mem:dataMemory\|memoria~1266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~971 " "Latch d_mem:dataMemory\|memoria~971 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1051 " "Latch d_mem:dataMemory\|memoria~1051 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1131 " "Latch d_mem:dataMemory\|memoria~1131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1211 " "Latch d_mem:dataMemory\|memoria~1211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~991 " "Latch d_mem:dataMemory\|memoria~991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1071 " "Latch d_mem:dataMemory\|memoria~1071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1151 " "Latch d_mem:dataMemory\|memoria~1151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1231 " "Latch d_mem:dataMemory\|memoria~1231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1011 " "Latch d_mem:dataMemory\|memoria~1011 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1091 " "Latch d_mem:dataMemory\|memoria~1091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1171 " "Latch d_mem:dataMemory\|memoria~1171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1251 " "Latch d_mem:dataMemory\|memoria~1251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1031 " "Latch d_mem:dataMemory\|memoria~1031 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1111 " "Latch d_mem:dataMemory\|memoria~1111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1191 " "Latch d_mem:dataMemory\|memoria~1191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1271 " "Latch d_mem:dataMemory\|memoria~1271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~976 " "Latch d_mem:dataMemory\|memoria~976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~996 " "Latch d_mem:dataMemory\|memoria~996 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1016 " "Latch d_mem:dataMemory\|memoria~1016 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1036 " "Latch d_mem:dataMemory\|memoria~1036 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1056 " "Latch d_mem:dataMemory\|memoria~1056 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1076 " "Latch d_mem:dataMemory\|memoria~1076 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1096 " "Latch d_mem:dataMemory\|memoria~1096 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1116 " "Latch d_mem:dataMemory\|memoria~1116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1136 " "Latch d_mem:dataMemory\|memoria~1136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1156 " "Latch d_mem:dataMemory\|memoria~1156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1176 " "Latch d_mem:dataMemory\|memoria~1176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1196 " "Latch d_mem:dataMemory\|memoria~1196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1216 " "Latch d_mem:dataMemory\|memoria~1216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1236 " "Latch d_mem:dataMemory\|memoria~1236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1256 " "Latch d_mem:dataMemory\|memoria~1256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1276 " "Latch d_mem:dataMemory\|memoria~1276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~2 " "Latch d_mem:dataMemory\|memoria~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~7 " "Latch d_mem:dataMemory\|memoria~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~12 " "Latch d_mem:dataMemory\|memoria~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~17 " "Latch d_mem:dataMemory\|memoria~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~82 " "Latch d_mem:dataMemory\|memoria~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~87 " "Latch d_mem:dataMemory\|memoria~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~92 " "Latch d_mem:dataMemory\|memoria~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~97 " "Latch d_mem:dataMemory\|memoria~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~162 " "Latch d_mem:dataMemory\|memoria~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~167 " "Latch d_mem:dataMemory\|memoria~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~172 " "Latch d_mem:dataMemory\|memoria~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~177 " "Latch d_mem:dataMemory\|memoria~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~242 " "Latch d_mem:dataMemory\|memoria~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~247 " "Latch d_mem:dataMemory\|memoria~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~252 " "Latch d_mem:dataMemory\|memoria~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~257 " "Latch d_mem:dataMemory\|memoria~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~22 " "Latch d_mem:dataMemory\|memoria~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~27 " "Latch d_mem:dataMemory\|memoria~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~32 " "Latch d_mem:dataMemory\|memoria~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784349 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~37 " "Latch d_mem:dataMemory\|memoria~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~102 " "Latch d_mem:dataMemory\|memoria~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~107 " "Latch d_mem:dataMemory\|memoria~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~112 " "Latch d_mem:dataMemory\|memoria~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~117 " "Latch d_mem:dataMemory\|memoria~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~182 " "Latch d_mem:dataMemory\|memoria~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~187 " "Latch d_mem:dataMemory\|memoria~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~192 " "Latch d_mem:dataMemory\|memoria~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~197 " "Latch d_mem:dataMemory\|memoria~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~262 " "Latch d_mem:dataMemory\|memoria~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~267 " "Latch d_mem:dataMemory\|memoria~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~272 " "Latch d_mem:dataMemory\|memoria~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~277 " "Latch d_mem:dataMemory\|memoria~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~42 " "Latch d_mem:dataMemory\|memoria~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~47 " "Latch d_mem:dataMemory\|memoria~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~52 " "Latch d_mem:dataMemory\|memoria~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~57 " "Latch d_mem:dataMemory\|memoria~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~122 " "Latch d_mem:dataMemory\|memoria~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~127 " "Latch d_mem:dataMemory\|memoria~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~132 " "Latch d_mem:dataMemory\|memoria~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~137 " "Latch d_mem:dataMemory\|memoria~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~202 " "Latch d_mem:dataMemory\|memoria~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~207 " "Latch d_mem:dataMemory\|memoria~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~212 " "Latch d_mem:dataMemory\|memoria~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~217 " "Latch d_mem:dataMemory\|memoria~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~282 " "Latch d_mem:dataMemory\|memoria~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~287 " "Latch d_mem:dataMemory\|memoria~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~292 " "Latch d_mem:dataMemory\|memoria~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~297 " "Latch d_mem:dataMemory\|memoria~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~62 " "Latch d_mem:dataMemory\|memoria~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~142 " "Latch d_mem:dataMemory\|memoria~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~222 " "Latch d_mem:dataMemory\|memoria~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~302 " "Latch d_mem:dataMemory\|memoria~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~67 " "Latch d_mem:dataMemory\|memoria~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~147 " "Latch d_mem:dataMemory\|memoria~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~227 " "Latch d_mem:dataMemory\|memoria~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~307 " "Latch d_mem:dataMemory\|memoria~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~72 " "Latch d_mem:dataMemory\|memoria~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~152 " "Latch d_mem:dataMemory\|memoria~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~232 " "Latch d_mem:dataMemory\|memoria~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~312 " "Latch d_mem:dataMemory\|memoria~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~77 " "Latch d_mem:dataMemory\|memoria~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~157 " "Latch d_mem:dataMemory\|memoria~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~237 " "Latch d_mem:dataMemory\|memoria~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~317 " "Latch d_mem:dataMemory\|memoria~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~322 " "Latch d_mem:dataMemory\|memoria~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~342 " "Latch d_mem:dataMemory\|memoria~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~362 " "Latch d_mem:dataMemory\|memoria~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~382 " "Latch d_mem:dataMemory\|memoria~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~327 " "Latch d_mem:dataMemory\|memoria~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~347 " "Latch d_mem:dataMemory\|memoria~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~367 " "Latch d_mem:dataMemory\|memoria~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~387 " "Latch d_mem:dataMemory\|memoria~387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~332 " "Latch d_mem:dataMemory\|memoria~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~352 " "Latch d_mem:dataMemory\|memoria~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~372 " "Latch d_mem:dataMemory\|memoria~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~392 " "Latch d_mem:dataMemory\|memoria~392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~337 " "Latch d_mem:dataMemory\|memoria~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~357 " "Latch d_mem:dataMemory\|memoria~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~377 " "Latch d_mem:dataMemory\|memoria~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~397 " "Latch d_mem:dataMemory\|memoria~397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~402 " "Latch d_mem:dataMemory\|memoria~402 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~422 " "Latch d_mem:dataMemory\|memoria~422 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784357 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~442 " "Latch d_mem:dataMemory\|memoria~442 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~462 " "Latch d_mem:dataMemory\|memoria~462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~407 " "Latch d_mem:dataMemory\|memoria~407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~427 " "Latch d_mem:dataMemory\|memoria~427 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~447 " "Latch d_mem:dataMemory\|memoria~447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~467 " "Latch d_mem:dataMemory\|memoria~467 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~412 " "Latch d_mem:dataMemory\|memoria~412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~432 " "Latch d_mem:dataMemory\|memoria~432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~452 " "Latch d_mem:dataMemory\|memoria~452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~472 " "Latch d_mem:dataMemory\|memoria~472 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~417 " "Latch d_mem:dataMemory\|memoria~417 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~437 " "Latch d_mem:dataMemory\|memoria~437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~457 " "Latch d_mem:dataMemory\|memoria~457 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~477 " "Latch d_mem:dataMemory\|memoria~477 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~482 " "Latch d_mem:dataMemory\|memoria~482 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~487 " "Latch d_mem:dataMemory\|memoria~487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~492 " "Latch d_mem:dataMemory\|memoria~492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~497 " "Latch d_mem:dataMemory\|memoria~497 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~502 " "Latch d_mem:dataMemory\|memoria~502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~507 " "Latch d_mem:dataMemory\|memoria~507 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~512 " "Latch d_mem:dataMemory\|memoria~512 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~517 " "Latch d_mem:dataMemory\|memoria~517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~522 " "Latch d_mem:dataMemory\|memoria~522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~527 " "Latch d_mem:dataMemory\|memoria~527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~532 " "Latch d_mem:dataMemory\|memoria~532 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~537 " "Latch d_mem:dataMemory\|memoria~537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~542 " "Latch d_mem:dataMemory\|memoria~542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~547 " "Latch d_mem:dataMemory\|memoria~547 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~552 " "Latch d_mem:dataMemory\|memoria~552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~557 " "Latch d_mem:dataMemory\|memoria~557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~562 " "Latch d_mem:dataMemory\|memoria~562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~582 " "Latch d_mem:dataMemory\|memoria~582 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~602 " "Latch d_mem:dataMemory\|memoria~602 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~622 " "Latch d_mem:dataMemory\|memoria~622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~567 " "Latch d_mem:dataMemory\|memoria~567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~587 " "Latch d_mem:dataMemory\|memoria~587 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~607 " "Latch d_mem:dataMemory\|memoria~607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~627 " "Latch d_mem:dataMemory\|memoria~627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~572 " "Latch d_mem:dataMemory\|memoria~572 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~592 " "Latch d_mem:dataMemory\|memoria~592 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~612 " "Latch d_mem:dataMemory\|memoria~612 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~632 " "Latch d_mem:dataMemory\|memoria~632 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~577 " "Latch d_mem:dataMemory\|memoria~577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~597 " "Latch d_mem:dataMemory\|memoria~597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~617 " "Latch d_mem:dataMemory\|memoria~617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~637 " "Latch d_mem:dataMemory\|memoria~637 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~642 " "Latch d_mem:dataMemory\|memoria~642 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~722 " "Latch d_mem:dataMemory\|memoria~722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~802 " "Latch d_mem:dataMemory\|memoria~802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~882 " "Latch d_mem:dataMemory\|memoria~882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~662 " "Latch d_mem:dataMemory\|memoria~662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~742 " "Latch d_mem:dataMemory\|memoria~742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~822 " "Latch d_mem:dataMemory\|memoria~822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~902 " "Latch d_mem:dataMemory\|memoria~902 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~682 " "Latch d_mem:dataMemory\|memoria~682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~762 " "Latch d_mem:dataMemory\|memoria~762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~842 " "Latch d_mem:dataMemory\|memoria~842 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~922 " "Latch d_mem:dataMemory\|memoria~922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~702 " "Latch d_mem:dataMemory\|memoria~702 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~782 " "Latch d_mem:dataMemory\|memoria~782 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~862 " "Latch d_mem:dataMemory\|memoria~862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~942 " "Latch d_mem:dataMemory\|memoria~942 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~647 " "Latch d_mem:dataMemory\|memoria~647 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~727 " "Latch d_mem:dataMemory\|memoria~727 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~807 " "Latch d_mem:dataMemory\|memoria~807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~887 " "Latch d_mem:dataMemory\|memoria~887 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~667 " "Latch d_mem:dataMemory\|memoria~667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~747 " "Latch d_mem:dataMemory\|memoria~747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784365 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~827 " "Latch d_mem:dataMemory\|memoria~827 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~907 " "Latch d_mem:dataMemory\|memoria~907 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~687 " "Latch d_mem:dataMemory\|memoria~687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~767 " "Latch d_mem:dataMemory\|memoria~767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~847 " "Latch d_mem:dataMemory\|memoria~847 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~927 " "Latch d_mem:dataMemory\|memoria~927 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~707 " "Latch d_mem:dataMemory\|memoria~707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~787 " "Latch d_mem:dataMemory\|memoria~787 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~867 " "Latch d_mem:dataMemory\|memoria~867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~947 " "Latch d_mem:dataMemory\|memoria~947 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~652 " "Latch d_mem:dataMemory\|memoria~652 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~732 " "Latch d_mem:dataMemory\|memoria~732 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~812 " "Latch d_mem:dataMemory\|memoria~812 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~892 " "Latch d_mem:dataMemory\|memoria~892 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~672 " "Latch d_mem:dataMemory\|memoria~672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~752 " "Latch d_mem:dataMemory\|memoria~752 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~832 " "Latch d_mem:dataMemory\|memoria~832 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~912 " "Latch d_mem:dataMemory\|memoria~912 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~692 " "Latch d_mem:dataMemory\|memoria~692 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~772 " "Latch d_mem:dataMemory\|memoria~772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~852 " "Latch d_mem:dataMemory\|memoria~852 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~932 " "Latch d_mem:dataMemory\|memoria~932 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~712 " "Latch d_mem:dataMemory\|memoria~712 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~792 " "Latch d_mem:dataMemory\|memoria~792 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~872 " "Latch d_mem:dataMemory\|memoria~872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~952 " "Latch d_mem:dataMemory\|memoria~952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~657 " "Latch d_mem:dataMemory\|memoria~657 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~677 " "Latch d_mem:dataMemory\|memoria~677 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~697 " "Latch d_mem:dataMemory\|memoria~697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~717 " "Latch d_mem:dataMemory\|memoria~717 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~737 " "Latch d_mem:dataMemory\|memoria~737 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~757 " "Latch d_mem:dataMemory\|memoria~757 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~777 " "Latch d_mem:dataMemory\|memoria~777 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~797 " "Latch d_mem:dataMemory\|memoria~797 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~817 " "Latch d_mem:dataMemory\|memoria~817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~837 " "Latch d_mem:dataMemory\|memoria~837 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~857 " "Latch d_mem:dataMemory\|memoria~857 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~877 " "Latch d_mem:dataMemory\|memoria~877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~897 " "Latch d_mem:dataMemory\|memoria~897 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~917 " "Latch d_mem:dataMemory\|memoria~917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~937 " "Latch d_mem:dataMemory\|memoria~937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~957 " "Latch d_mem:dataMemory\|memoria~957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~962 " "Latch d_mem:dataMemory\|memoria~962 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~967 " "Latch d_mem:dataMemory\|memoria~967 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~972 " "Latch d_mem:dataMemory\|memoria~972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~977 " "Latch d_mem:dataMemory\|memoria~977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1042 " "Latch d_mem:dataMemory\|memoria~1042 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1047 " "Latch d_mem:dataMemory\|memoria~1047 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1052 " "Latch d_mem:dataMemory\|memoria~1052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1057 " "Latch d_mem:dataMemory\|memoria~1057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1122 " "Latch d_mem:dataMemory\|memoria~1122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1127 " "Latch d_mem:dataMemory\|memoria~1127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1132 " "Latch d_mem:dataMemory\|memoria~1132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1137 " "Latch d_mem:dataMemory\|memoria~1137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1202 " "Latch d_mem:dataMemory\|memoria~1202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1207 " "Latch d_mem:dataMemory\|memoria~1207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1212 " "Latch d_mem:dataMemory\|memoria~1212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1217 " "Latch d_mem:dataMemory\|memoria~1217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~982 " "Latch d_mem:dataMemory\|memoria~982 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~987 " "Latch d_mem:dataMemory\|memoria~987 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~992 " "Latch d_mem:dataMemory\|memoria~992 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~997 " "Latch d_mem:dataMemory\|memoria~997 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1062 " "Latch d_mem:dataMemory\|memoria~1062 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1067 " "Latch d_mem:dataMemory\|memoria~1067 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1072 " "Latch d_mem:dataMemory\|memoria~1072 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1077 " "Latch d_mem:dataMemory\|memoria~1077 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784373 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1142 " "Latch d_mem:dataMemory\|memoria~1142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1147 " "Latch d_mem:dataMemory\|memoria~1147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1152 " "Latch d_mem:dataMemory\|memoria~1152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1157 " "Latch d_mem:dataMemory\|memoria~1157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1222 " "Latch d_mem:dataMemory\|memoria~1222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1227 " "Latch d_mem:dataMemory\|memoria~1227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1232 " "Latch d_mem:dataMemory\|memoria~1232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1237 " "Latch d_mem:dataMemory\|memoria~1237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1002 " "Latch d_mem:dataMemory\|memoria~1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1007 " "Latch d_mem:dataMemory\|memoria~1007 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1012 " "Latch d_mem:dataMemory\|memoria~1012 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1017 " "Latch d_mem:dataMemory\|memoria~1017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1082 " "Latch d_mem:dataMemory\|memoria~1082 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1087 " "Latch d_mem:dataMemory\|memoria~1087 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1092 " "Latch d_mem:dataMemory\|memoria~1092 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1097 " "Latch d_mem:dataMemory\|memoria~1097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1162 " "Latch d_mem:dataMemory\|memoria~1162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1167 " "Latch d_mem:dataMemory\|memoria~1167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1172 " "Latch d_mem:dataMemory\|memoria~1172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1177 " "Latch d_mem:dataMemory\|memoria~1177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1242 " "Latch d_mem:dataMemory\|memoria~1242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1247 " "Latch d_mem:dataMemory\|memoria~1247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1252 " "Latch d_mem:dataMemory\|memoria~1252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1257 " "Latch d_mem:dataMemory\|memoria~1257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1022 " "Latch d_mem:dataMemory\|memoria~1022 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1102 " "Latch d_mem:dataMemory\|memoria~1102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1182 " "Latch d_mem:dataMemory\|memoria~1182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1262 " "Latch d_mem:dataMemory\|memoria~1262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1027 " "Latch d_mem:dataMemory\|memoria~1027 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1107 " "Latch d_mem:dataMemory\|memoria~1107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1187 " "Latch d_mem:dataMemory\|memoria~1187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1267 " "Latch d_mem:dataMemory\|memoria~1267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1032 " "Latch d_mem:dataMemory\|memoria~1032 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1112 " "Latch d_mem:dataMemory\|memoria~1112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1192 " "Latch d_mem:dataMemory\|memoria~1192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1272 " "Latch d_mem:dataMemory\|memoria~1272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1037 " "Latch d_mem:dataMemory\|memoria~1037 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1117 " "Latch d_mem:dataMemory\|memoria~1117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1197 " "Latch d_mem:dataMemory\|memoria~1197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1277 " "Latch d_mem:dataMemory\|memoria~1277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~3 " "Latch d_mem:dataMemory\|memoria~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~23 " "Latch d_mem:dataMemory\|memoria~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~43 " "Latch d_mem:dataMemory\|memoria~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~63 " "Latch d_mem:dataMemory\|memoria~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~8 " "Latch d_mem:dataMemory\|memoria~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~28 " "Latch d_mem:dataMemory\|memoria~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~48 " "Latch d_mem:dataMemory\|memoria~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~68 " "Latch d_mem:dataMemory\|memoria~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~13 " "Latch d_mem:dataMemory\|memoria~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~33 " "Latch d_mem:dataMemory\|memoria~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~53 " "Latch d_mem:dataMemory\|memoria~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~73 " "Latch d_mem:dataMemory\|memoria~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~18 " "Latch d_mem:dataMemory\|memoria~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~38 " "Latch d_mem:dataMemory\|memoria~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~58 " "Latch d_mem:dataMemory\|memoria~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~78 " "Latch d_mem:dataMemory\|memoria~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~83 " "Latch d_mem:dataMemory\|memoria~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~103 " "Latch d_mem:dataMemory\|memoria~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~123 " "Latch d_mem:dataMemory\|memoria~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~143 " "Latch d_mem:dataMemory\|memoria~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~88 " "Latch d_mem:dataMemory\|memoria~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~108 " "Latch d_mem:dataMemory\|memoria~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~128 " "Latch d_mem:dataMemory\|memoria~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~148 " "Latch d_mem:dataMemory\|memoria~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~93 " "Latch d_mem:dataMemory\|memoria~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~113 " "Latch d_mem:dataMemory\|memoria~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~133 " "Latch d_mem:dataMemory\|memoria~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~153 " "Latch d_mem:dataMemory\|memoria~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784381 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~98 " "Latch d_mem:dataMemory\|memoria~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~118 " "Latch d_mem:dataMemory\|memoria~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~138 " "Latch d_mem:dataMemory\|memoria~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~158 " "Latch d_mem:dataMemory\|memoria~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~163 " "Latch d_mem:dataMemory\|memoria~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~168 " "Latch d_mem:dataMemory\|memoria~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~173 " "Latch d_mem:dataMemory\|memoria~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~178 " "Latch d_mem:dataMemory\|memoria~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~183 " "Latch d_mem:dataMemory\|memoria~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~188 " "Latch d_mem:dataMemory\|memoria~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~193 " "Latch d_mem:dataMemory\|memoria~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~198 " "Latch d_mem:dataMemory\|memoria~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~203 " "Latch d_mem:dataMemory\|memoria~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~208 " "Latch d_mem:dataMemory\|memoria~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~213 " "Latch d_mem:dataMemory\|memoria~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~218 " "Latch d_mem:dataMemory\|memoria~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~223 " "Latch d_mem:dataMemory\|memoria~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~228 " "Latch d_mem:dataMemory\|memoria~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~233 " "Latch d_mem:dataMemory\|memoria~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~238 " "Latch d_mem:dataMemory\|memoria~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~243 " "Latch d_mem:dataMemory\|memoria~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~263 " "Latch d_mem:dataMemory\|memoria~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~283 " "Latch d_mem:dataMemory\|memoria~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~303 " "Latch d_mem:dataMemory\|memoria~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~248 " "Latch d_mem:dataMemory\|memoria~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~268 " "Latch d_mem:dataMemory\|memoria~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~288 " "Latch d_mem:dataMemory\|memoria~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~308 " "Latch d_mem:dataMemory\|memoria~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~253 " "Latch d_mem:dataMemory\|memoria~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~273 " "Latch d_mem:dataMemory\|memoria~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~293 " "Latch d_mem:dataMemory\|memoria~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~313 " "Latch d_mem:dataMemory\|memoria~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~258 " "Latch d_mem:dataMemory\|memoria~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~278 " "Latch d_mem:dataMemory\|memoria~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~298 " "Latch d_mem:dataMemory\|memoria~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~318 " "Latch d_mem:dataMemory\|memoria~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~323 " "Latch d_mem:dataMemory\|memoria~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~403 " "Latch d_mem:dataMemory\|memoria~403 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~483 " "Latch d_mem:dataMemory\|memoria~483 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~563 " "Latch d_mem:dataMemory\|memoria~563 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~343 " "Latch d_mem:dataMemory\|memoria~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~423 " "Latch d_mem:dataMemory\|memoria~423 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~503 " "Latch d_mem:dataMemory\|memoria~503 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~583 " "Latch d_mem:dataMemory\|memoria~583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~363 " "Latch d_mem:dataMemory\|memoria~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~443 " "Latch d_mem:dataMemory\|memoria~443 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~523 " "Latch d_mem:dataMemory\|memoria~523 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~603 " "Latch d_mem:dataMemory\|memoria~603 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~383 " "Latch d_mem:dataMemory\|memoria~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~463 " "Latch d_mem:dataMemory\|memoria~463 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~543 " "Latch d_mem:dataMemory\|memoria~543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~623 " "Latch d_mem:dataMemory\|memoria~623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~328 " "Latch d_mem:dataMemory\|memoria~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~408 " "Latch d_mem:dataMemory\|memoria~408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~488 " "Latch d_mem:dataMemory\|memoria~488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~568 " "Latch d_mem:dataMemory\|memoria~568 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~348 " "Latch d_mem:dataMemory\|memoria~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~428 " "Latch d_mem:dataMemory\|memoria~428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~508 " "Latch d_mem:dataMemory\|memoria~508 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~588 " "Latch d_mem:dataMemory\|memoria~588 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~368 " "Latch d_mem:dataMemory\|memoria~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~448 " "Latch d_mem:dataMemory\|memoria~448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~528 " "Latch d_mem:dataMemory\|memoria~528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~608 " "Latch d_mem:dataMemory\|memoria~608 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~388 " "Latch d_mem:dataMemory\|memoria~388 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784389 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~468 " "Latch d_mem:dataMemory\|memoria~468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784397 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~548 " "Latch d_mem:dataMemory\|memoria~548 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~628 " "Latch d_mem:dataMemory\|memoria~628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~333 " "Latch d_mem:dataMemory\|memoria~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~413 " "Latch d_mem:dataMemory\|memoria~413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~493 " "Latch d_mem:dataMemory\|memoria~493 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~573 " "Latch d_mem:dataMemory\|memoria~573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~353 " "Latch d_mem:dataMemory\|memoria~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~433 " "Latch d_mem:dataMemory\|memoria~433 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~513 " "Latch d_mem:dataMemory\|memoria~513 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~593 " "Latch d_mem:dataMemory\|memoria~593 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~373 " "Latch d_mem:dataMemory\|memoria~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~453 " "Latch d_mem:dataMemory\|memoria~453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~533 " "Latch d_mem:dataMemory\|memoria~533 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~613 " "Latch d_mem:dataMemory\|memoria~613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~393 " "Latch d_mem:dataMemory\|memoria~393 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~473 " "Latch d_mem:dataMemory\|memoria~473 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~553 " "Latch d_mem:dataMemory\|memoria~553 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~633 " "Latch d_mem:dataMemory\|memoria~633 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~338 " "Latch d_mem:dataMemory\|memoria~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~358 " "Latch d_mem:dataMemory\|memoria~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~378 " "Latch d_mem:dataMemory\|memoria~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~398 " "Latch d_mem:dataMemory\|memoria~398 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~418 " "Latch d_mem:dataMemory\|memoria~418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~438 " "Latch d_mem:dataMemory\|memoria~438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~458 " "Latch d_mem:dataMemory\|memoria~458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~478 " "Latch d_mem:dataMemory\|memoria~478 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~498 " "Latch d_mem:dataMemory\|memoria~498 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~518 " "Latch d_mem:dataMemory\|memoria~518 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~538 " "Latch d_mem:dataMemory\|memoria~538 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~558 " "Latch d_mem:dataMemory\|memoria~558 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~578 " "Latch d_mem:dataMemory\|memoria~578 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~598 " "Latch d_mem:dataMemory\|memoria~598 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~618 " "Latch d_mem:dataMemory\|memoria~618 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~638 " "Latch d_mem:dataMemory\|memoria~638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~643 " "Latch d_mem:dataMemory\|memoria~643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~648 " "Latch d_mem:dataMemory\|memoria~648 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~653 " "Latch d_mem:dataMemory\|memoria~653 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~658 " "Latch d_mem:dataMemory\|memoria~658 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~723 " "Latch d_mem:dataMemory\|memoria~723 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~728 " "Latch d_mem:dataMemory\|memoria~728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~733 " "Latch d_mem:dataMemory\|memoria~733 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~738 " "Latch d_mem:dataMemory\|memoria~738 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~803 " "Latch d_mem:dataMemory\|memoria~803 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~808 " "Latch d_mem:dataMemory\|memoria~808 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~813 " "Latch d_mem:dataMemory\|memoria~813 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~818 " "Latch d_mem:dataMemory\|memoria~818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~883 " "Latch d_mem:dataMemory\|memoria~883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~888 " "Latch d_mem:dataMemory\|memoria~888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~893 " "Latch d_mem:dataMemory\|memoria~893 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~898 " "Latch d_mem:dataMemory\|memoria~898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~663 " "Latch d_mem:dataMemory\|memoria~663 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~668 " "Latch d_mem:dataMemory\|memoria~668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~673 " "Latch d_mem:dataMemory\|memoria~673 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~678 " "Latch d_mem:dataMemory\|memoria~678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~743 " "Latch d_mem:dataMemory\|memoria~743 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~748 " "Latch d_mem:dataMemory\|memoria~748 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~753 " "Latch d_mem:dataMemory\|memoria~753 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~758 " "Latch d_mem:dataMemory\|memoria~758 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~823 " "Latch d_mem:dataMemory\|memoria~823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~828 " "Latch d_mem:dataMemory\|memoria~828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~833 " "Latch d_mem:dataMemory\|memoria~833 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~838 " "Latch d_mem:dataMemory\|memoria~838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~903 " "Latch d_mem:dataMemory\|memoria~903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~908 " "Latch d_mem:dataMemory\|memoria~908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~913 " "Latch d_mem:dataMemory\|memoria~913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~918 " "Latch d_mem:dataMemory\|memoria~918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~683 " "Latch d_mem:dataMemory\|memoria~683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~688 " "Latch d_mem:dataMemory\|memoria~688 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~693 " "Latch d_mem:dataMemory\|memoria~693 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~698 " "Latch d_mem:dataMemory\|memoria~698 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784398 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~763 " "Latch d_mem:dataMemory\|memoria~763 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~768 " "Latch d_mem:dataMemory\|memoria~768 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~773 " "Latch d_mem:dataMemory\|memoria~773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~778 " "Latch d_mem:dataMemory\|memoria~778 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~843 " "Latch d_mem:dataMemory\|memoria~843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~848 " "Latch d_mem:dataMemory\|memoria~848 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~853 " "Latch d_mem:dataMemory\|memoria~853 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~858 " "Latch d_mem:dataMemory\|memoria~858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~923 " "Latch d_mem:dataMemory\|memoria~923 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~928 " "Latch d_mem:dataMemory\|memoria~928 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~933 " "Latch d_mem:dataMemory\|memoria~933 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~938 " "Latch d_mem:dataMemory\|memoria~938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~703 " "Latch d_mem:dataMemory\|memoria~703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~783 " "Latch d_mem:dataMemory\|memoria~783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~863 " "Latch d_mem:dataMemory\|memoria~863 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~943 " "Latch d_mem:dataMemory\|memoria~943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~708 " "Latch d_mem:dataMemory\|memoria~708 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~788 " "Latch d_mem:dataMemory\|memoria~788 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~868 " "Latch d_mem:dataMemory\|memoria~868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~948 " "Latch d_mem:dataMemory\|memoria~948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~713 " "Latch d_mem:dataMemory\|memoria~713 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~793 " "Latch d_mem:dataMemory\|memoria~793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~873 " "Latch d_mem:dataMemory\|memoria~873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~953 " "Latch d_mem:dataMemory\|memoria~953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~718 " "Latch d_mem:dataMemory\|memoria~718 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~798 " "Latch d_mem:dataMemory\|memoria~798 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~878 " "Latch d_mem:dataMemory\|memoria~878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~958 " "Latch d_mem:dataMemory\|memoria~958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~963 " "Latch d_mem:dataMemory\|memoria~963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~983 " "Latch d_mem:dataMemory\|memoria~983 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1003 " "Latch d_mem:dataMemory\|memoria~1003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1023 " "Latch d_mem:dataMemory\|memoria~1023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~968 " "Latch d_mem:dataMemory\|memoria~968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~988 " "Latch d_mem:dataMemory\|memoria~988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1008 " "Latch d_mem:dataMemory\|memoria~1008 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1028 " "Latch d_mem:dataMemory\|memoria~1028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~973 " "Latch d_mem:dataMemory\|memoria~973 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~993 " "Latch d_mem:dataMemory\|memoria~993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1013 " "Latch d_mem:dataMemory\|memoria~1013 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1033 " "Latch d_mem:dataMemory\|memoria~1033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~978 " "Latch d_mem:dataMemory\|memoria~978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~998 " "Latch d_mem:dataMemory\|memoria~998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1018 " "Latch d_mem:dataMemory\|memoria~1018 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1038 " "Latch d_mem:dataMemory\|memoria~1038 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1043 " "Latch d_mem:dataMemory\|memoria~1043 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1063 " "Latch d_mem:dataMemory\|memoria~1063 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1083 " "Latch d_mem:dataMemory\|memoria~1083 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1103 " "Latch d_mem:dataMemory\|memoria~1103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1048 " "Latch d_mem:dataMemory\|memoria~1048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1068 " "Latch d_mem:dataMemory\|memoria~1068 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1088 " "Latch d_mem:dataMemory\|memoria~1088 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1108 " "Latch d_mem:dataMemory\|memoria~1108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1053 " "Latch d_mem:dataMemory\|memoria~1053 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1073 " "Latch d_mem:dataMemory\|memoria~1073 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1093 " "Latch d_mem:dataMemory\|memoria~1093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1113 " "Latch d_mem:dataMemory\|memoria~1113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1058 " "Latch d_mem:dataMemory\|memoria~1058 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1078 " "Latch d_mem:dataMemory\|memoria~1078 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1098 " "Latch d_mem:dataMemory\|memoria~1098 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1118 " "Latch d_mem:dataMemory\|memoria~1118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1123 " "Latch d_mem:dataMemory\|memoria~1123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1128 " "Latch d_mem:dataMemory\|memoria~1128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784406 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1133 " "Latch d_mem:dataMemory\|memoria~1133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1138 " "Latch d_mem:dataMemory\|memoria~1138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1143 " "Latch d_mem:dataMemory\|memoria~1143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1148 " "Latch d_mem:dataMemory\|memoria~1148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1153 " "Latch d_mem:dataMemory\|memoria~1153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1158 " "Latch d_mem:dataMemory\|memoria~1158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1163 " "Latch d_mem:dataMemory\|memoria~1163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1168 " "Latch d_mem:dataMemory\|memoria~1168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1173 " "Latch d_mem:dataMemory\|memoria~1173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1178 " "Latch d_mem:dataMemory\|memoria~1178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1183 " "Latch d_mem:dataMemory\|memoria~1183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1188 " "Latch d_mem:dataMemory\|memoria~1188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1193 " "Latch d_mem:dataMemory\|memoria~1193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1198 " "Latch d_mem:dataMemory\|memoria~1198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1203 " "Latch d_mem:dataMemory\|memoria~1203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1223 " "Latch d_mem:dataMemory\|memoria~1223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1243 " "Latch d_mem:dataMemory\|memoria~1243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1263 " "Latch d_mem:dataMemory\|memoria~1263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1208 " "Latch d_mem:dataMemory\|memoria~1208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1228 " "Latch d_mem:dataMemory\|memoria~1228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1248 " "Latch d_mem:dataMemory\|memoria~1248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1268 " "Latch d_mem:dataMemory\|memoria~1268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1213 " "Latch d_mem:dataMemory\|memoria~1213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1233 " "Latch d_mem:dataMemory\|memoria~1233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1253 " "Latch d_mem:dataMemory\|memoria~1253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1273 " "Latch d_mem:dataMemory\|memoria~1273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1218 " "Latch d_mem:dataMemory\|memoria~1218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1238 " "Latch d_mem:dataMemory\|memoria~1238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1258 " "Latch d_mem:dataMemory\|memoria~1258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1278 " "Latch d_mem:dataMemory\|memoria~1278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~4 " "Latch d_mem:dataMemory\|memoria~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~84 " "Latch d_mem:dataMemory\|memoria~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~164 " "Latch d_mem:dataMemory\|memoria~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~244 " "Latch d_mem:dataMemory\|memoria~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~24 " "Latch d_mem:dataMemory\|memoria~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~104 " "Latch d_mem:dataMemory\|memoria~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~184 " "Latch d_mem:dataMemory\|memoria~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~264 " "Latch d_mem:dataMemory\|memoria~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~44 " "Latch d_mem:dataMemory\|memoria~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~124 " "Latch d_mem:dataMemory\|memoria~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~204 " "Latch d_mem:dataMemory\|memoria~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~284 " "Latch d_mem:dataMemory\|memoria~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~64 " "Latch d_mem:dataMemory\|memoria~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~144 " "Latch d_mem:dataMemory\|memoria~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~224 " "Latch d_mem:dataMemory\|memoria~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~304 " "Latch d_mem:dataMemory\|memoria~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~9 " "Latch d_mem:dataMemory\|memoria~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~89 " "Latch d_mem:dataMemory\|memoria~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~169 " "Latch d_mem:dataMemory\|memoria~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~249 " "Latch d_mem:dataMemory\|memoria~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~29 " "Latch d_mem:dataMemory\|memoria~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~109 " "Latch d_mem:dataMemory\|memoria~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~189 " "Latch d_mem:dataMemory\|memoria~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~269 " "Latch d_mem:dataMemory\|memoria~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~49 " "Latch d_mem:dataMemory\|memoria~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~129 " "Latch d_mem:dataMemory\|memoria~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~209 " "Latch d_mem:dataMemory\|memoria~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~289 " "Latch d_mem:dataMemory\|memoria~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~69 " "Latch d_mem:dataMemory\|memoria~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~149 " "Latch d_mem:dataMemory\|memoria~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~229 " "Latch d_mem:dataMemory\|memoria~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~309 " "Latch d_mem:dataMemory\|memoria~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~14 " "Latch d_mem:dataMemory\|memoria~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~94 " "Latch d_mem:dataMemory\|memoria~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~174 " "Latch d_mem:dataMemory\|memoria~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~254 " "Latch d_mem:dataMemory\|memoria~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~34 " "Latch d_mem:dataMemory\|memoria~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~114 " "Latch d_mem:dataMemory\|memoria~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~194 " "Latch d_mem:dataMemory\|memoria~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~274 " "Latch d_mem:dataMemory\|memoria~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784414 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~54 " "Latch d_mem:dataMemory\|memoria~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~134 " "Latch d_mem:dataMemory\|memoria~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~214 " "Latch d_mem:dataMemory\|memoria~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~294 " "Latch d_mem:dataMemory\|memoria~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~74 " "Latch d_mem:dataMemory\|memoria~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~154 " "Latch d_mem:dataMemory\|memoria~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~234 " "Latch d_mem:dataMemory\|memoria~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~314 " "Latch d_mem:dataMemory\|memoria~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~19 " "Latch d_mem:dataMemory\|memoria~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~39 " "Latch d_mem:dataMemory\|memoria~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~59 " "Latch d_mem:dataMemory\|memoria~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~79 " "Latch d_mem:dataMemory\|memoria~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~99 " "Latch d_mem:dataMemory\|memoria~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~119 " "Latch d_mem:dataMemory\|memoria~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~139 " "Latch d_mem:dataMemory\|memoria~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~159 " "Latch d_mem:dataMemory\|memoria~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~179 " "Latch d_mem:dataMemory\|memoria~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~199 " "Latch d_mem:dataMemory\|memoria~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~219 " "Latch d_mem:dataMemory\|memoria~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~239 " "Latch d_mem:dataMemory\|memoria~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~259 " "Latch d_mem:dataMemory\|memoria~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~279 " "Latch d_mem:dataMemory\|memoria~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~299 " "Latch d_mem:dataMemory\|memoria~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~319 " "Latch d_mem:dataMemory\|memoria~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~324 " "Latch d_mem:dataMemory\|memoria~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~329 " "Latch d_mem:dataMemory\|memoria~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~334 " "Latch d_mem:dataMemory\|memoria~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~339 " "Latch d_mem:dataMemory\|memoria~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~404 " "Latch d_mem:dataMemory\|memoria~404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~409 " "Latch d_mem:dataMemory\|memoria~409 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~414 " "Latch d_mem:dataMemory\|memoria~414 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~419 " "Latch d_mem:dataMemory\|memoria~419 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~484 " "Latch d_mem:dataMemory\|memoria~484 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~489 " "Latch d_mem:dataMemory\|memoria~489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~494 " "Latch d_mem:dataMemory\|memoria~494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~499 " "Latch d_mem:dataMemory\|memoria~499 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~564 " "Latch d_mem:dataMemory\|memoria~564 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~569 " "Latch d_mem:dataMemory\|memoria~569 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~574 " "Latch d_mem:dataMemory\|memoria~574 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~579 " "Latch d_mem:dataMemory\|memoria~579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~344 " "Latch d_mem:dataMemory\|memoria~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~349 " "Latch d_mem:dataMemory\|memoria~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~354 " "Latch d_mem:dataMemory\|memoria~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~359 " "Latch d_mem:dataMemory\|memoria~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~424 " "Latch d_mem:dataMemory\|memoria~424 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~429 " "Latch d_mem:dataMemory\|memoria~429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~434 " "Latch d_mem:dataMemory\|memoria~434 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~439 " "Latch d_mem:dataMemory\|memoria~439 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~504 " "Latch d_mem:dataMemory\|memoria~504 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~509 " "Latch d_mem:dataMemory\|memoria~509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~514 " "Latch d_mem:dataMemory\|memoria~514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~519 " "Latch d_mem:dataMemory\|memoria~519 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~584 " "Latch d_mem:dataMemory\|memoria~584 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~589 " "Latch d_mem:dataMemory\|memoria~589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~594 " "Latch d_mem:dataMemory\|memoria~594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~599 " "Latch d_mem:dataMemory\|memoria~599 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~364 " "Latch d_mem:dataMemory\|memoria~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~369 " "Latch d_mem:dataMemory\|memoria~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~374 " "Latch d_mem:dataMemory\|memoria~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~379 " "Latch d_mem:dataMemory\|memoria~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~444 " "Latch d_mem:dataMemory\|memoria~444 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~449 " "Latch d_mem:dataMemory\|memoria~449 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~454 " "Latch d_mem:dataMemory\|memoria~454 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~459 " "Latch d_mem:dataMemory\|memoria~459 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~524 " "Latch d_mem:dataMemory\|memoria~524 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784422 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~529 " "Latch d_mem:dataMemory\|memoria~529 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~534 " "Latch d_mem:dataMemory\|memoria~534 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~539 " "Latch d_mem:dataMemory\|memoria~539 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~604 " "Latch d_mem:dataMemory\|memoria~604 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~609 " "Latch d_mem:dataMemory\|memoria~609 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~614 " "Latch d_mem:dataMemory\|memoria~614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~619 " "Latch d_mem:dataMemory\|memoria~619 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~384 " "Latch d_mem:dataMemory\|memoria~384 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~464 " "Latch d_mem:dataMemory\|memoria~464 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~544 " "Latch d_mem:dataMemory\|memoria~544 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~624 " "Latch d_mem:dataMemory\|memoria~624 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~389 " "Latch d_mem:dataMemory\|memoria~389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~469 " "Latch d_mem:dataMemory\|memoria~469 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~549 " "Latch d_mem:dataMemory\|memoria~549 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~629 " "Latch d_mem:dataMemory\|memoria~629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~394 " "Latch d_mem:dataMemory\|memoria~394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~474 " "Latch d_mem:dataMemory\|memoria~474 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~554 " "Latch d_mem:dataMemory\|memoria~554 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~634 " "Latch d_mem:dataMemory\|memoria~634 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~399 " "Latch d_mem:dataMemory\|memoria~399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~479 " "Latch d_mem:dataMemory\|memoria~479 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~559 " "Latch d_mem:dataMemory\|memoria~559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~639 " "Latch d_mem:dataMemory\|memoria~639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~644 " "Latch d_mem:dataMemory\|memoria~644 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~664 " "Latch d_mem:dataMemory\|memoria~664 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~684 " "Latch d_mem:dataMemory\|memoria~684 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~704 " "Latch d_mem:dataMemory\|memoria~704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~649 " "Latch d_mem:dataMemory\|memoria~649 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~669 " "Latch d_mem:dataMemory\|memoria~669 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~689 " "Latch d_mem:dataMemory\|memoria~689 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~709 " "Latch d_mem:dataMemory\|memoria~709 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~654 " "Latch d_mem:dataMemory\|memoria~654 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~674 " "Latch d_mem:dataMemory\|memoria~674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~694 " "Latch d_mem:dataMemory\|memoria~694 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~714 " "Latch d_mem:dataMemory\|memoria~714 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~659 " "Latch d_mem:dataMemory\|memoria~659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~679 " "Latch d_mem:dataMemory\|memoria~679 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~699 " "Latch d_mem:dataMemory\|memoria~699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~719 " "Latch d_mem:dataMemory\|memoria~719 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~724 " "Latch d_mem:dataMemory\|memoria~724 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~744 " "Latch d_mem:dataMemory\|memoria~744 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~764 " "Latch d_mem:dataMemory\|memoria~764 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~784 " "Latch d_mem:dataMemory\|memoria~784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~729 " "Latch d_mem:dataMemory\|memoria~729 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~749 " "Latch d_mem:dataMemory\|memoria~749 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~769 " "Latch d_mem:dataMemory\|memoria~769 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~789 " "Latch d_mem:dataMemory\|memoria~789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~734 " "Latch d_mem:dataMemory\|memoria~734 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~754 " "Latch d_mem:dataMemory\|memoria~754 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~774 " "Latch d_mem:dataMemory\|memoria~774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~794 " "Latch d_mem:dataMemory\|memoria~794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~739 " "Latch d_mem:dataMemory\|memoria~739 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~759 " "Latch d_mem:dataMemory\|memoria~759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~779 " "Latch d_mem:dataMemory\|memoria~779 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~799 " "Latch d_mem:dataMemory\|memoria~799 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~804 " "Latch d_mem:dataMemory\|memoria~804 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~809 " "Latch d_mem:dataMemory\|memoria~809 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~814 " "Latch d_mem:dataMemory\|memoria~814 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~819 " "Latch d_mem:dataMemory\|memoria~819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~824 " "Latch d_mem:dataMemory\|memoria~824 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~829 " "Latch d_mem:dataMemory\|memoria~829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~834 " "Latch d_mem:dataMemory\|memoria~834 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~839 " "Latch d_mem:dataMemory\|memoria~839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~844 " "Latch d_mem:dataMemory\|memoria~844 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~849 " "Latch d_mem:dataMemory\|memoria~849 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~854 " "Latch d_mem:dataMemory\|memoria~854 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~859 " "Latch d_mem:dataMemory\|memoria~859 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~864 " "Latch d_mem:dataMemory\|memoria~864 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~869 " "Latch d_mem:dataMemory\|memoria~869 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~874 " "Latch d_mem:dataMemory\|memoria~874 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784430 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~879 " "Latch d_mem:dataMemory\|memoria~879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~884 " "Latch d_mem:dataMemory\|memoria~884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~904 " "Latch d_mem:dataMemory\|memoria~904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~924 " "Latch d_mem:dataMemory\|memoria~924 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~944 " "Latch d_mem:dataMemory\|memoria~944 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~889 " "Latch d_mem:dataMemory\|memoria~889 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~909 " "Latch d_mem:dataMemory\|memoria~909 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~929 " "Latch d_mem:dataMemory\|memoria~929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~949 " "Latch d_mem:dataMemory\|memoria~949 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~894 " "Latch d_mem:dataMemory\|memoria~894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~914 " "Latch d_mem:dataMemory\|memoria~914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~934 " "Latch d_mem:dataMemory\|memoria~934 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~954 " "Latch d_mem:dataMemory\|memoria~954 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~899 " "Latch d_mem:dataMemory\|memoria~899 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~919 " "Latch d_mem:dataMemory\|memoria~919 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~939 " "Latch d_mem:dataMemory\|memoria~939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~959 " "Latch d_mem:dataMemory\|memoria~959 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~964 " "Latch d_mem:dataMemory\|memoria~964 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1044 " "Latch d_mem:dataMemory\|memoria~1044 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1124 " "Latch d_mem:dataMemory\|memoria~1124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1204 " "Latch d_mem:dataMemory\|memoria~1204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~984 " "Latch d_mem:dataMemory\|memoria~984 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1064 " "Latch d_mem:dataMemory\|memoria~1064 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1144 " "Latch d_mem:dataMemory\|memoria~1144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1224 " "Latch d_mem:dataMemory\|memoria~1224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1004 " "Latch d_mem:dataMemory\|memoria~1004 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1084 " "Latch d_mem:dataMemory\|memoria~1084 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1164 " "Latch d_mem:dataMemory\|memoria~1164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1244 " "Latch d_mem:dataMemory\|memoria~1244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1024 " "Latch d_mem:dataMemory\|memoria~1024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1104 " "Latch d_mem:dataMemory\|memoria~1104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1184 " "Latch d_mem:dataMemory\|memoria~1184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1264 " "Latch d_mem:dataMemory\|memoria~1264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~969 " "Latch d_mem:dataMemory\|memoria~969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1049 " "Latch d_mem:dataMemory\|memoria~1049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1129 " "Latch d_mem:dataMemory\|memoria~1129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1209 " "Latch d_mem:dataMemory\|memoria~1209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~989 " "Latch d_mem:dataMemory\|memoria~989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1069 " "Latch d_mem:dataMemory\|memoria~1069 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1149 " "Latch d_mem:dataMemory\|memoria~1149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1229 " "Latch d_mem:dataMemory\|memoria~1229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1009 " "Latch d_mem:dataMemory\|memoria~1009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1089 " "Latch d_mem:dataMemory\|memoria~1089 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1169 " "Latch d_mem:dataMemory\|memoria~1169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784438 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784438 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1249 " "Latch d_mem:dataMemory\|memoria~1249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1029 " "Latch d_mem:dataMemory\|memoria~1029 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1109 " "Latch d_mem:dataMemory\|memoria~1109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1189 " "Latch d_mem:dataMemory\|memoria~1189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1269 " "Latch d_mem:dataMemory\|memoria~1269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~974 " "Latch d_mem:dataMemory\|memoria~974 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1054 " "Latch d_mem:dataMemory\|memoria~1054 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1134 " "Latch d_mem:dataMemory\|memoria~1134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1214 " "Latch d_mem:dataMemory\|memoria~1214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~994 " "Latch d_mem:dataMemory\|memoria~994 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1074 " "Latch d_mem:dataMemory\|memoria~1074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1154 " "Latch d_mem:dataMemory\|memoria~1154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1234 " "Latch d_mem:dataMemory\|memoria~1234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1014 " "Latch d_mem:dataMemory\|memoria~1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1094 " "Latch d_mem:dataMemory\|memoria~1094 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1174 " "Latch d_mem:dataMemory\|memoria~1174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1254 " "Latch d_mem:dataMemory\|memoria~1254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1034 " "Latch d_mem:dataMemory\|memoria~1034 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1114 " "Latch d_mem:dataMemory\|memoria~1114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1194 " "Latch d_mem:dataMemory\|memoria~1194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1274 " "Latch d_mem:dataMemory\|memoria~1274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~979 " "Latch d_mem:dataMemory\|memoria~979 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~999 " "Latch d_mem:dataMemory\|memoria~999 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1019 " "Latch d_mem:dataMemory\|memoria~1019 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1039 " "Latch d_mem:dataMemory\|memoria~1039 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1059 " "Latch d_mem:dataMemory\|memoria~1059 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1079 " "Latch d_mem:dataMemory\|memoria~1079 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1099 " "Latch d_mem:dataMemory\|memoria~1099 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1119 " "Latch d_mem:dataMemory\|memoria~1119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1139 " "Latch d_mem:dataMemory\|memoria~1139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1159 " "Latch d_mem:dataMemory\|memoria~1159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1179 " "Latch d_mem:dataMemory\|memoria~1179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1199 " "Latch d_mem:dataMemory\|memoria~1199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1219 " "Latch d_mem:dataMemory\|memoria~1219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1239 " "Latch d_mem:dataMemory\|memoria~1239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1259 " "Latch d_mem:dataMemory\|memoria~1259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "d_mem:dataMemory\|memoria~1279 " "Latch d_mem:dataMemory\|memoria~1279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC\[8\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC\[8\]" {  } { { "PC.v" "" { Text "C:/quartusProjects/monoCicloMips/PC.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682468784447 ""}  } { { "d_mem.v" "" { Text "C:/quartusProjects/monoCicloMips/d_mem.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682468784447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_memory_out\[30\] GND " "Pin \"instruction_memory_out\[30\]\" is stuck at GND" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682468786201 "|mono_ciclo_mips|instruction_memory_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "program_counter\[0\] GND " "Pin \"program_counter\[0\]\" is stuck at GND" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682468786201 "|mono_ciclo_mips|program_counter[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "program_counter\[1\] GND " "Pin \"program_counter\[1\]\" is stuck at GND" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682468786201 "|mono_ciclo_mips|program_counter[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682468786201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682468786544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682468789534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682468789534 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetRegFile " "No output dependent on input pin \"resetRegFile\"" {  } { { "mono_ciclo_mips.v" "" { Text "C:/quartusProjects/monoCicloMips/mono_ciclo_mips.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682468789912 "|mono_ciclo_mips|resetRegFile"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682468789912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4285 " "Implemented 4285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682468789928 ""} { "Info" "ICUT_CUT_TM_OPINS" "213 " "Implemented 213 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682468789928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4070 " "Implemented 4070 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682468789928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682468789928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2588 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2588 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682468790036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 21:26:30 2023 " "Processing ended: Tue Apr 25 21:26:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682468790036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682468790036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682468790036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682468790036 ""}
