{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742321949947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742321949948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 11:19:09 2025 " "Processing started: Tue Mar 18 11:19:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742321949948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742321949948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_control -c vga_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_control -c vga_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742321949948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742321950263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742321950263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_image1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_image1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 make_image1-image " "Found design unit 1: make_image1-image" {  } { { "make_image1.vhd" "" { Text "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/make_image1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742321956472 ""} { "Info" "ISGN_ENTITY_NAME" "1 make_image1 " "Found entity 1: make_image1" {  } { { "make_image1.vhd" "" { Text "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/make_image1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742321956472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742321956472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_control-vga " "Found design unit 1: vga_control-vga" {  } { { "vga_control.vhd" "" { Text "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/vga_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742321956473 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.vhd" "" { Text "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/vga_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742321956473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742321956473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_image0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file make_image0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 make_image0-image " "Found design unit 1: make_image0-image" {  } { { "make_image0.vhd" "" { Text "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/make_image0.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742321956475 ""} { "Info" "ISGN_ENTITY_NAME" "1 make_image0 " "Found entity 1: make_image0" {  } { { "make_image0.vhd" "" { Text "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/make_image0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742321956475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742321956475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.bdf" "" { Schematic "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/VGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742321956476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742321956476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742321956500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:inst2 " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:inst2\"" {  } { { "VGA.bdf" "inst2" { Schematic "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/VGA.bdf" { { 88 528 752 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742321956501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_image1 make_image1:inst " "Elaborating entity \"make_image1\" for hierarchy \"make_image1:inst\"" {  } { { "VGA.bdf" "inst" { Schematic "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/VGA.bdf" { { 344 536 752 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742321956502 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nblank VCC " "Pin \"nblank\" is stuck at VCC" {  } { { "VGA.bdf" "" { Schematic "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/VGA.bdf" { { 240 840 1016 256 "nblank" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742321957055 "|VGA|nblank"} { "Warning" "WMLS_MLS_STUCK_PIN" "nsync GND " "Pin \"nsync\" is stuck at GND" {  } { { "VGA.bdf" "" { Schematic "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/VGA.bdf" { { 256 840 1016 272 "nsync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742321957055 "|VGA|nsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742321957055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742321957117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742321957424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742321957424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742321957459 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742321957459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "285 " "Implemented 285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742321957459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742321957459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742321957476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 11:19:17 2025 " "Processing ended: Tue Mar 18 11:19:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742321957476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742321957476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742321957476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742321957476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742321958708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742321958709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 11:19:18 2025 " "Processing started: Tue Mar 18 11:19:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742321958709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742321958709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_control -c vga_control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_control -c vga_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742321958709 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742321959853 ""}
{ "Info" "0" "" "Project  = vga_control" {  } {  } 0 0 "Project  = vga_control" 0 0 "Fitter" 0 0 1742321959853 ""}
{ "Info" "0" "" "Revision = vga_control" {  } {  } 0 0 "Revision = vga_control" 0 0 "Fitter" 0 0 1742321959853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742321959943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742321959944 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_control 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vga_control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742321959950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742321959982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742321959982 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742321960297 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742321960360 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742321960477 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1742321967106 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742321967131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742321967140 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742321967140 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742321967141 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742321967141 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742321967142 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742321967142 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_control.sdc " "Synopsys Design Constraints File file not found: 'vga_control.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742321967780 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742321967781 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1742321967785 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1742321967786 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742321967786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742321967791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742321967792 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742321967792 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue_switch " "Node \"blue_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "blue_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742321967820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green_switch " "Node \"green_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "green_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742321967820 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red_switch " "Node \"red_switch\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "red_switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742321967820 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1742321967820 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742321967820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742321971427 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1742321971621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742321984707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742322001501 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742322003226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742322003226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742322004257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742322007042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742322007042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1742322008537 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742322008537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742322008542 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.76 " "Total time spent on timing analysis during the Fitter is 0.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742322011334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742322011370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742322011692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742322011692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742322011968 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742322013737 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1742322013954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/output_files/vga_control.fit.smsg " "Generated suppressed messages file C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/output_files/vga_control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742322014057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6953 " "Peak virtual memory: 6953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742322014473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 11:20:14 2025 " "Processing ended: Tue Mar 18 11:20:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742322014473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742322014473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742322014473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742322014473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742322015529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742322015529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 11:20:15 2025 " "Processing started: Tue Mar 18 11:20:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742322015529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742322015529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_control -c vga_control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_control -c vga_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742322015530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1742322016103 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742322022327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742322022623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 11:20:22 2025 " "Processing ended: Tue Mar 18 11:20:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742322022623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742322022623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742322022623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742322022623 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742322023230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742322023826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742322023826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 11:20:23 2025 " "Processing started: Tue Mar 18 11:20:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742322023826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742322023826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_control -c vga_control " "Command: quartus_sta vga_control -c vga_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742322023826 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742322023949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742322024355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742322024355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322024387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322024387 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_control.sdc " "Synopsys Design Constraints File file not found: 'vga_control.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1742322024764 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322024764 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst2\|hsync vga_control:inst2\|hsync " "create_clock -period 1.000 -name vga_control:inst2\|hsync vga_control:inst2\|hsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742322024765 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst2\|pixel_clk vga_control:inst2\|pixel_clk " "create_clock -period 1.000 -name vga_control:inst2\|pixel_clk vga_control:inst2\|pixel_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742322024765 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock50MHz clock50MHz " "create_clock -period 1.000 -name clock50MHz clock50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742322024765 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst2\|vsync vga_control:inst2\|vsync " "create_clock -period 1.000 -name vga_control:inst2\|vsync vga_control:inst2\|vsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1742322024765 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742322024765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1742322024767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742322024779 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742322024780 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742322024796 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742322024829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742322024829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.856 " "Worst-case setup slack is -3.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.856            -136.042 vga_control:inst2\|vsync  " "   -3.856            -136.042 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.833             -63.925 vga_control:inst2\|hsync  " "   -3.833             -63.925 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.813             -76.690 vga_control:inst2\|pixel_clk  " "   -3.813             -76.690 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.361              -3.361 clock50MHz  " "   -3.361              -3.361 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322024831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.435 " "Worst-case hold slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 vga_control:inst2\|hsync  " "    0.435               0.000 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 vga_control:inst2\|pixel_clk  " "    0.489               0.000 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 vga_control:inst2\|vsync  " "    0.772               0.000 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 clock50MHz  " "    1.278               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322024834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742322024837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742322024839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.866 " "Worst-case minimum pulse width slack is -0.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.866              -1.502 clock50MHz  " "   -0.866              -1.502 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -25.830 vga_control:inst2\|vsync  " "   -0.394             -25.830 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.424 vga_control:inst2\|pixel_clk  " "   -0.394             -14.424 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.899 vga_control:inst2\|hsync  " "   -0.394             -11.899 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322024841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322024841 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742322024857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742322024886 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742322025542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742322025600 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742322025609 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742322025609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.905 " "Worst-case setup slack is -3.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.905             -64.249 vga_control:inst2\|hsync  " "   -3.905             -64.249 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.882            -136.914 vga_control:inst2\|vsync  " "   -3.882            -136.914 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.786             -77.622 vga_control:inst2\|pixel_clk  " "   -3.786             -77.622 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.330              -3.330 clock50MHz  " "   -3.330              -3.330 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322025611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.444 " "Worst-case hold slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 vga_control:inst2\|pixel_clk  " "    0.444               0.000 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 vga_control:inst2\|hsync  " "    0.445               0.000 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767               0.000 vga_control:inst2\|vsync  " "    0.767               0.000 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.327               0.000 clock50MHz  " "    1.327               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322025615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742322025619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742322025622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.876 " "Worst-case minimum pulse width slack is -0.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876              -1.547 clock50MHz  " "   -0.876              -1.547 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -25.407 vga_control:inst2\|vsync  " "   -0.394             -25.407 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.530 vga_control:inst2\|pixel_clk  " "   -0.394             -14.530 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.817 vga_control:inst2\|hsync  " "   -0.394             -11.817 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322025624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322025624 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742322025633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742322025748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742322026327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742322026378 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742322026380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742322026380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.637 " "Worst-case setup slack is -2.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.637              -2.637 clock50MHz  " "   -2.637              -2.637 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.912             -33.533 vga_control:inst2\|pixel_clk  " "   -1.912             -33.533 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.866             -66.313 vga_control:inst2\|vsync  " "   -1.866             -66.313 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.837             -28.736 vga_control:inst2\|hsync  " "   -1.837             -28.736 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322026382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 vga_control:inst2\|hsync  " "    0.093               0.000 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 vga_control:inst2\|pixel_clk  " "    0.254               0.000 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 vga_control:inst2\|vsync  " "    0.391               0.000 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.295               0.000 clock50MHz  " "    1.295               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322026387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742322026390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742322026393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.762 " "Worst-case minimum pulse width slack is -0.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762              -1.176 clock50MHz  " "   -0.762              -1.176 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 vga_control:inst2\|vsync  " "    0.026               0.000 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 vga_control:inst2\|hsync  " "    0.087               0.000 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 vga_control:inst2\|pixel_clk  " "    0.099               0.000 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322026395 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742322026406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742322026526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1742322026530 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1742322026530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.306 " "Worst-case setup slack is -2.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.306              -2.306 clock50MHz  " "   -2.306              -2.306 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.739             -30.736 vga_control:inst2\|pixel_clk  " "   -1.739             -30.736 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684             -59.326 vga_control:inst2\|vsync  " "   -1.684             -59.326 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644             -26.034 vga_control:inst2\|hsync  " "   -1.644             -26.034 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322026532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 vga_control:inst2\|hsync  " "    0.079               0.000 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 vga_control:inst2\|pixel_clk  " "    0.173               0.000 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 vga_control:inst2\|vsync  " "    0.361               0.000 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 clock50MHz  " "    1.076               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322026536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742322026538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1742322026542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.737 " "Worst-case minimum pulse width slack is -0.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -1.134 clock50MHz  " "   -0.737              -1.134 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 vga_control:inst2\|vsync  " "    0.060               0.000 vga_control:inst2\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 vga_control:inst2\|hsync  " "    0.104               0.000 vga_control:inst2\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 vga_control:inst2\|pixel_clk  " "    0.110               0.000 vga_control:inst2\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742322026544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742322026544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742322027669 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742322027671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5202 " "Peak virtual memory: 5202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742322027721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 11:20:27 2025 " "Processing ended: Tue Mar 18 11:20:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742322027721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742322027721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742322027721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742322027721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1742322028662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742322028662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 11:20:28 2025 " "Processing started: Tue Mar 18 11:20:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742322028662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742322028662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_control -c vga_control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_control -c vga_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742322028662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1742322029368 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_control.vho C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/simulation/questa/ simulation " "Generated file vga_control.vho in folder \"C:/Users/emitchell4/Documents/ECEGR_2210/Lab6/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1742322029416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742322029446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 11:20:29 2025 " "Processing ended: Tue Mar 18 11:20:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742322029446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742322029446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742322029446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742322029446 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742322030040 ""}
