ble_pack u_core.u_sump2.ctrl_07_reg_4_LC_1_1_0 { u_core.u_sump2.ctrl_07_reg_4_THRU_LUT4_0, u_core.u_sump2.ctrl_07_reg[4] }
clb_pack LT_1_1 { u_core.u_sump2.ctrl_07_reg_4_LC_1_1_0 }
set_location LT_1_1 1 1
ble_pack u_core.u_sump2.trigger_delay_p1_11_LC_1_2_0 { u_core.u_sump2.trigger_delay_p1_11_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[11] }
ble_pack u_core.u_sump2.trigger_delay_p1_15_LC_1_2_1 { u_core.u_sump2.trigger_delay_p1_15_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[15] }
ble_pack u_core.u_sump2.a_di_p2_CR63_adreg_0_LC_1_2_4 { u_core.u_sump2.a_di_p2_CR63_adreg_RNIP8I1_0_u_core.u_sump2.a_di_p2_CR63_adreg_0_REP_LUT4_0, u_core.u_sump2.a_di_p2_CR63_adreg[0] }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_45_c_RNO_LC_1_2_5 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c_RNO }
ble_pack u_core.u_sump2.acquired_jk_RNO_7_LC_1_2_6 { u_core.u_sump2.acquired_jk_RNO_7 }
ble_pack u_core.u_sump2.a_di_p2_CR63_adreg_RNIP8I1_0_LC_1_2_7 { u_core.u_sump2.a_di_p2_CR63_adreg_RNIP8I1[0] }
clb_pack LT_1_2 { u_core.u_sump2.trigger_delay_p1_11_LC_1_2_0, u_core.u_sump2.trigger_delay_p1_15_LC_1_2_1, u_core.u_sump2.a_di_p2_CR63_adreg_0_LC_1_2_4, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_45_c_RNO_LC_1_2_5, u_core.u_sump2.acquired_jk_RNO_7_LC_1_2_6, u_core.u_sump2.a_di_p2_CR63_adreg_RNIP8I1_0_LC_1_2_7 }
set_location LT_1_2 1 2
ble_pack u_core.u_sump2.armed_jk_LC_1_3_0 { u_core.u_sump2.armed_jk_RNO, u_core.u_sump2.armed_jk }
ble_pack u_core.u_sump2.triggered_jk_LC_1_3_1 { u_core.u_sump2.triggered_jk_RNO, u_core.u_sump2.triggered_jk }
clb_pack LT_1_3 { u_core.u_sump2.armed_jk_LC_1_3_0, u_core.u_sump2.triggered_jk_LC_1_3_1 }
set_location LT_1_3 1 3
ble_pack u_core.u_sump2.acquired_jk_RNO_1_LC_1_4_0 { u_core.u_sump2.acquired_jk_RNO_1 }
ble_pack u_core.u_sump2.ctrl_07_reg_7_LC_1_4_1 { u_core.u_sump2.ctrl_07_reg_7_THRU_LUT4_0, u_core.u_sump2.ctrl_07_reg[7] }
ble_pack u_core.u_sump2.ctrl_07_reg_8_LC_1_4_2 { u_core.u_sump2.ctrl_07_reg_8_THRU_LUT4_0, u_core.u_sump2.ctrl_07_reg[8] }
ble_pack u_core.u_sump2.acquired_jk_RNO_2_LC_1_4_3 { u_core.u_sump2.acquired_jk_RNO_2 }
ble_pack u_core.u_sump2.ctrl_07_reg_5_LC_1_4_4 { u_core.u_sump2.ctrl_07_reg_5_THRU_LUT4_0, u_core.u_sump2.ctrl_07_reg[5] }
ble_pack u_core.u_sump2.acquired_jk_RNO_4_LC_1_4_5 { u_core.u_sump2.acquired_jk_RNO_4 }
ble_pack u_core.u_sump2.acquired_jk_RNO_3_LC_1_4_6 { u_core.u_sump2.acquired_jk_RNO_3 }
ble_pack u_core.u_sump2.ctrl_07_reg_6_LC_1_4_7 { u_core.u_sump2.ctrl_07_reg_6_THRU_LUT4_0, u_core.u_sump2.ctrl_07_reg[6] }
clb_pack LT_1_4 { u_core.u_sump2.acquired_jk_RNO_1_LC_1_4_0, u_core.u_sump2.ctrl_07_reg_7_LC_1_4_1, u_core.u_sump2.ctrl_07_reg_8_LC_1_4_2, u_core.u_sump2.acquired_jk_RNO_2_LC_1_4_3, u_core.u_sump2.ctrl_07_reg_5_LC_1_4_4, u_core.u_sump2.acquired_jk_RNO_4_LC_1_4_5, u_core.u_sump2.acquired_jk_RNO_3_LC_1_4_6, u_core.u_sump2.ctrl_07_reg_6_LC_1_4_7 }
set_location LT_1_4 1 4
ble_pack u_core.u_sump2.post_trig_cnt_0_LC_1_5_0 { u_core.u_sump2.post_trig_cnt_RNO[0], u_core.u_sump2.post_trig_cnt[0], u_core.u_sump2.un1_post_trig_cnt_cry_0_c }
ble_pack u_core.u_sump2.post_trig_cnt_1_LC_1_5_1 { u_core.u_sump2.post_trig_cnt_RNO[1], u_core.u_sump2.post_trig_cnt[1], u_core.u_sump2.un1_post_trig_cnt_cry_1_c }
ble_pack u_core.u_sump2.post_trig_cnt_2_LC_1_5_2 { u_core.u_sump2.post_trig_cnt_RNO[2], u_core.u_sump2.post_trig_cnt[2], u_core.u_sump2.un1_post_trig_cnt_cry_2_c }
ble_pack u_core.u_sump2.post_trig_cnt_3_LC_1_5_3 { u_core.u_sump2.post_trig_cnt_RNO[3], u_core.u_sump2.post_trig_cnt[3], u_core.u_sump2.un1_post_trig_cnt_cry_3_c }
ble_pack u_core.u_sump2.post_trig_cnt_4_LC_1_5_4 { u_core.u_sump2.post_trig_cnt_RNO[4], u_core.u_sump2.post_trig_cnt[4], u_core.u_sump2.un1_post_trig_cnt_cry_4_c }
ble_pack u_core.u_sump2.post_trig_cnt_5_LC_1_5_5 { u_core.u_sump2.post_trig_cnt_RNO[5], u_core.u_sump2.post_trig_cnt[5], u_core.u_sump2.un1_post_trig_cnt_cry_5_c }
ble_pack u_core.u_sump2.post_trig_cnt_6_LC_1_5_6 { u_core.u_sump2.post_trig_cnt_RNO[6], u_core.u_sump2.post_trig_cnt[6], u_core.u_sump2.un1_post_trig_cnt_cry_6_c }
ble_pack u_core.u_sump2.post_trig_cnt_7_LC_1_5_7 { u_core.u_sump2.post_trig_cnt_RNO[7], u_core.u_sump2.post_trig_cnt[7], u_core.u_sump2.un1_post_trig_cnt_cry_7_c }
clb_pack LT_1_5 { u_core.u_sump2.post_trig_cnt_0_LC_1_5_0, u_core.u_sump2.post_trig_cnt_1_LC_1_5_1, u_core.u_sump2.post_trig_cnt_2_LC_1_5_2, u_core.u_sump2.post_trig_cnt_3_LC_1_5_3, u_core.u_sump2.post_trig_cnt_4_LC_1_5_4, u_core.u_sump2.post_trig_cnt_5_LC_1_5_5, u_core.u_sump2.post_trig_cnt_6_LC_1_5_6, u_core.u_sump2.post_trig_cnt_7_LC_1_5_7 }
set_location LT_1_5 1 5
ble_pack u_core.u_sump2.post_trig_cnt_8_LC_1_6_0 { u_core.u_sump2.post_trig_cnt_RNO[8], u_core.u_sump2.post_trig_cnt[8], u_core.u_sump2.un1_post_trig_cnt_cry_8_c }
ble_pack u_core.u_sump2.post_trig_cnt_9_LC_1_6_1 { u_core.u_sump2.post_trig_cnt_RNO[9], u_core.u_sump2.post_trig_cnt[9] }
clb_pack LT_1_6 { u_core.u_sump2.post_trig_cnt_8_LC_1_6_0, u_core.u_sump2.post_trig_cnt_9_LC_1_6_1 }
set_location LT_1_6 1 6
ble_pack u_core.u_sump2.rle_time_0_LC_1_7_0 { u_core.u_sump2.rle_time_RNO[0], u_core.u_sump2.rle_time[0], u_core.u_sump2.un1_rle_time_cry_0_c }
ble_pack u_core.u_sump2.rle_time_1_LC_1_7_1 { u_core.u_sump2.rle_time_RNO[1], u_core.u_sump2.rle_time[1], u_core.u_sump2.un1_rle_time_cry_1_c }
ble_pack u_core.u_sump2.rle_time_2_LC_1_7_2 { u_core.u_sump2.rle_time_RNO[2], u_core.u_sump2.rle_time[2], u_core.u_sump2.un1_rle_time_cry_2_c }
ble_pack u_core.u_sump2.rle_time_3_LC_1_7_3 { u_core.u_sump2.rle_time_RNO[3], u_core.u_sump2.rle_time[3], u_core.u_sump2.un1_rle_time_cry_3_c }
ble_pack u_core.u_sump2.rle_time_4_LC_1_7_4 { u_core.u_sump2.rle_time_RNO[4], u_core.u_sump2.rle_time[4], u_core.u_sump2.un1_rle_time_cry_4_c }
ble_pack u_core.u_sump2.rle_time_5_LC_1_7_5 { u_core.u_sump2.rle_time_RNO[5], u_core.u_sump2.rle_time[5], u_core.u_sump2.un1_rle_time_cry_5_c }
ble_pack u_core.u_sump2.rle_time_6_LC_1_7_6 { u_core.u_sump2.rle_time_RNO[6], u_core.u_sump2.rle_time[6], u_core.u_sump2.un1_rle_time_cry_6_c }
ble_pack u_core.u_sump2.rle_time_7_LC_1_7_7 { u_core.u_sump2.rle_time_RNO[7], u_core.u_sump2.rle_time[7], u_core.u_sump2.un1_rle_time_cry_7_c }
clb_pack LT_1_7 { u_core.u_sump2.rle_time_0_LC_1_7_0, u_core.u_sump2.rle_time_1_LC_1_7_1, u_core.u_sump2.rle_time_2_LC_1_7_2, u_core.u_sump2.rle_time_3_LC_1_7_3, u_core.u_sump2.rle_time_4_LC_1_7_4, u_core.u_sump2.rle_time_5_LC_1_7_5, u_core.u_sump2.rle_time_6_LC_1_7_6, u_core.u_sump2.rle_time_7_LC_1_7_7 }
set_location LT_1_7 1 7
ble_pack u_core.u_sump2.rle_time_8_LC_1_8_0 { u_core.u_sump2.rle_time_RNO[8], u_core.u_sump2.rle_time[8], u_core.u_sump2.un1_rle_time_cry_8_c }
ble_pack u_core.u_sump2.rle_time_9_LC_1_8_1 { u_core.u_sump2.rle_time_RNO[9], u_core.u_sump2.rle_time[9], u_core.u_sump2.un1_rle_time_cry_9_c }
ble_pack u_core.u_sump2.rle_time_10_LC_1_8_2 { u_core.u_sump2.rle_time_RNO[10], u_core.u_sump2.rle_time[10], u_core.u_sump2.un1_rle_time_cry_10_c }
ble_pack u_core.u_sump2.rle_time_11_LC_1_8_3 { u_core.u_sump2.rle_time_RNO[11], u_core.u_sump2.rle_time[11], u_core.u_sump2.un1_rle_time_cry_11_c }
ble_pack u_core.u_sump2.rle_time_12_LC_1_8_4 { u_core.u_sump2.rle_time_RNO[12], u_core.u_sump2.rle_time[12], u_core.u_sump2.un1_rle_time_cry_12_c }
ble_pack u_core.u_sump2.rle_time_13_LC_1_8_5 { u_core.u_sump2.rle_time_RNO[13], u_core.u_sump2.rle_time[13], u_core.u_sump2.un1_rle_time_cry_13_c }
ble_pack u_core.u_sump2.rle_time_14_LC_1_8_6 { u_core.u_sump2.rle_time_RNO[14], u_core.u_sump2.rle_time[14], u_core.u_sump2.un1_rle_time_cry_14_c }
ble_pack u_core.u_sump2.rle_time_15_LC_1_8_7 { u_core.u_sump2.rle_time_RNO[15], u_core.u_sump2.rle_time[15], u_core.u_sump2.un1_rle_time_cry_15_c }
clb_pack LT_1_8 { u_core.u_sump2.rle_time_8_LC_1_8_0, u_core.u_sump2.rle_time_9_LC_1_8_1, u_core.u_sump2.rle_time_10_LC_1_8_2, u_core.u_sump2.rle_time_11_LC_1_8_3, u_core.u_sump2.rle_time_12_LC_1_8_4, u_core.u_sump2.rle_time_13_LC_1_8_5, u_core.u_sump2.rle_time_14_LC_1_8_6, u_core.u_sump2.rle_time_15_LC_1_8_7 }
set_location LT_1_8 1 8
ble_pack u_core.u_sump2.rle_time_16_LC_1_9_0 { u_core.u_sump2.rle_time_RNO[16], u_core.u_sump2.rle_time[16], u_core.u_sump2.un1_rle_time_cry_16_c }
ble_pack u_core.u_sump2.rle_time_17_LC_1_9_1 { u_core.u_sump2.rle_time_RNO[17], u_core.u_sump2.rle_time[17], u_core.u_sump2.un1_rle_time_cry_17_c }
ble_pack u_core.u_sump2.rle_time_18_LC_1_9_2 { u_core.u_sump2.rle_time_RNO[18], u_core.u_sump2.rle_time[18], u_core.u_sump2.un1_rle_time_cry_18_c }
ble_pack u_core.u_sump2.rle_time_19_LC_1_9_3 { u_core.u_sump2.rle_time_RNO[19], u_core.u_sump2.rle_time[19], u_core.u_sump2.un1_rle_time_cry_19_c }
ble_pack u_core.u_sump2.rle_time_20_LC_1_9_4 { u_core.u_sump2.rle_time_RNO[20], u_core.u_sump2.rle_time[20], u_core.u_sump2.un1_rle_time_cry_20_c }
ble_pack u_core.u_sump2.rle_time_21_LC_1_9_5 { u_core.u_sump2.rle_time_RNO[21], u_core.u_sump2.rle_time[21], u_core.u_sump2.un1_rle_time_cry_21_c }
ble_pack u_core.u_sump2.rle_time_22_LC_1_9_6 { u_core.u_sump2.rle_time_RNO[22], u_core.u_sump2.rle_time[22], u_core.u_sump2.un1_rle_time_cry_22_c }
ble_pack u_core.u_sump2.rle_time_23_LC_1_9_7 { u_core.u_sump2.rle_time_RNO[23], u_core.u_sump2.rle_time[23], u_core.u_sump2.un1_rle_time_cry_23_c }
clb_pack LT_1_9 { u_core.u_sump2.rle_time_16_LC_1_9_0, u_core.u_sump2.rle_time_17_LC_1_9_1, u_core.u_sump2.rle_time_18_LC_1_9_2, u_core.u_sump2.rle_time_19_LC_1_9_3, u_core.u_sump2.rle_time_20_LC_1_9_4, u_core.u_sump2.rle_time_21_LC_1_9_5, u_core.u_sump2.rle_time_22_LC_1_9_6, u_core.u_sump2.rle_time_23_LC_1_9_7 }
set_location LT_1_9 1 9
ble_pack u_core.u_sump2.rle_time_24_LC_1_10_0 { u_core.u_sump2.rle_time_RNO[24], u_core.u_sump2.rle_time[24], u_core.u_sump2.un1_rle_time_cry_24_c }
ble_pack u_core.u_sump2.rle_time_25_LC_1_10_1 { u_core.u_sump2.rle_time_RNO[25], u_core.u_sump2.rle_time[25], u_core.u_sump2.un1_rle_time_cry_25_c }
ble_pack u_core.u_sump2.rle_time_26_LC_1_10_2 { u_core.u_sump2.rle_time_RNO[26], u_core.u_sump2.rle_time[26], u_core.u_sump2.un1_rle_time_cry_26_c }
ble_pack u_core.u_sump2.rle_time_27_LC_1_10_3 { u_core.u_sump2.rle_time_RNO[27], u_core.u_sump2.rle_time[27], u_core.u_sump2.un1_rle_time_cry_27_c }
ble_pack u_core.u_sump2.rle_time_28_LC_1_10_4 { u_core.u_sump2.rle_time_RNO[28], u_core.u_sump2.rle_time[28], u_core.u_sump2.un1_rle_time_cry_28_c }
ble_pack u_core.u_sump2.rle_time_29_LC_1_10_5 { u_core.u_sump2.rle_time_RNO[29], u_core.u_sump2.rle_time[29], u_core.u_sump2.un1_rle_time_cry_29_c }
ble_pack u_core.u_sump2.rle_time_30_LC_1_10_6 { u_core.u_sump2.rle_time_RNO[30], u_core.u_sump2.rle_time[30], u_core.u_sump2.un1_rle_time_cry_30_c }
ble_pack u_core.u_sump2.rle_time_31_LC_1_10_7 { u_core.u_sump2.rle_time_RNO[31], u_core.u_sump2.rle_time[31] }
clb_pack LT_1_10 { u_core.u_sump2.rle_time_24_LC_1_10_0, u_core.u_sump2.rle_time_25_LC_1_10_1, u_core.u_sump2.rle_time_26_LC_1_10_2, u_core.u_sump2.rle_time_27_LC_1_10_3, u_core.u_sump2.rle_time_28_LC_1_10_4, u_core.u_sump2.rle_time_29_LC_1_10_5, u_core.u_sump2.rle_time_30_LC_1_10_6, u_core.u_sump2.rle_time_31_LC_1_10_7 }
set_location LT_1_10 1 10
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m16_LC_1_11_0 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m16 }
ble_pack u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_oe_l_LC_1_11_1 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m17, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_bm_LC_1_11_2 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_bm }
ble_pack u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_out_LC_1_11_3 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_ns, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_am_LC_1_11_4 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_am }
ble_pack u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_3_LC_1_11_5 { u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_1_LC_1_11_6 { u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_0_LC_1_11_7 { u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[0] }
clb_pack LT_1_11 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m16_LC_1_11_0, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_oe_l_LC_1_11_1, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_bm_LC_1_11_2, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_out_LC_1_11_3, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_am_LC_1_11_4, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_3_LC_1_11_5, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_1_LC_1_11_6, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_0_LC_1_11_7 }
set_location LT_1_11 1 11
ble_pack u_mesa_pi_spi.miso_sr_16_LC_1_12_0 { u_mesa_pi_spi.miso_sr_RNO[16], u_mesa_pi_spi.miso_sr[16] }
ble_pack gpio_pin_iobuf_RNO_18_LC_1_12_1 { gpio_pin_iobuf_RNO[18] }
ble_pack gpio_pin_iobuf_RNO_19_LC_1_12_2 { gpio_pin_iobuf_RNO[19] }
ble_pack gpio_pin_iobuf_RNO_20_LC_1_12_3 { gpio_pin_iobuf_RNO[20] }
ble_pack gpio_pin_iobuf_RNO_21_LC_1_12_4 { gpio_pin_iobuf_RNO[21] }
ble_pack gpio_pin_iobuf_RNO_22_LC_1_12_5 { gpio_pin_iobuf_RNO[22] }
ble_pack gpio_pin_iobuf_RNO_23_LC_1_12_6 { gpio_pin_iobuf_RNO[23] }
ble_pack gpio_pin_iobuf_RNO_8_LC_1_12_7 { gpio_pin_iobuf_RNO[8] }
clb_pack LT_1_12 { u_mesa_pi_spi.miso_sr_16_LC_1_12_0, gpio_pin_iobuf_RNO_18_LC_1_12_1, gpio_pin_iobuf_RNO_19_LC_1_12_2, gpio_pin_iobuf_RNO_20_LC_1_12_3, gpio_pin_iobuf_RNO_21_LC_1_12_4, gpio_pin_iobuf_RNO_22_LC_1_12_5, gpio_pin_iobuf_RNO_23_LC_1_12_6, gpio_pin_iobuf_RNO_8_LC_1_12_7 }
set_location LT_1_12 1 12
ble_pack u_core.u_gpio_core.lb_0084_reg_6_LC_1_13_0 { u_core.u_gpio_core.lb_0084_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[6] }
ble_pack u_core.u_gpio_core.lb_0084_reg_9_LC_1_13_1 { u_core.u_gpio_core.lb_0084_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[9] }
clb_pack LT_1_13 { u_core.u_gpio_core.lb_0084_reg_6_LC_1_13_0, u_core.u_gpio_core.lb_0084_reg_9_LC_1_13_1 }
set_location LT_1_13 1 13
ble_pack u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_ctrl_p1_LC_1_14_0 { u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_3_LC_1_14_1 { u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_LC_1_14_2 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_LC_1_14_3 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_ctrl_p1_LC_1_14_4 { u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_p1_LC_1_14_5 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_3_LC_1_14_6 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_p1_LC_1_14_7 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_p1 }
clb_pack LT_1_14 { u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_ctrl_p1_LC_1_14_0, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_3_LC_1_14_1, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_LC_1_14_2, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_LC_1_14_3, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_ctrl_p1_LC_1_14_4, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_p1_LC_1_14_5, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_3_LC_1_14_6, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_p1_LC_1_14_7 }
set_location LT_1_14 1 14
ble_pack u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_RNO_0_LC_1_15_0 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_0_LC_1_15_2 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_0_LC_1_15_3 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_1_LC_1_15_4 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_0_LC_1_15_5 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_1_LC_1_15_6 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_2_LC_1_15_7 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[2] }
clb_pack LT_1_15 { u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_RNO_0_LC_1_15_0, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_0_LC_1_15_2, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_0_LC_1_15_3, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_1_LC_1_15_4, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_0_LC_1_15_5, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_1_LC_1_15_6, u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_2_LC_1_15_7 }
set_location LT_1_15 1 15
ble_pack u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_RNO_0_LC_1_16_0 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_LC_1_16_1 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_2_LC_1_16_2 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_1_LC_1_16_3 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_LC_1_16_4 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_3_LC_1_16_5 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_0_LC_1_16_6 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_1_LC_1_16_7 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[1] }
clb_pack LT_1_16 { u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_RNO_0_LC_1_16_0, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_LC_1_16_1, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_2_LC_1_16_2, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_1_LC_1_16_3, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_LC_1_16_4, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_3_LC_1_16_5, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_0_LC_1_16_6, u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_1_LC_1_16_7 }
set_location LT_1_16 1 16
ble_pack u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_0_LC_1_17_0 { u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_p1_LC_1_17_1 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_oe_l_LC_1_17_2 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m5, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_oe_l }
ble_pack gpio_pin_iobuf_RNO_1_LC_1_17_3 { gpio_pin_iobuf_RNO[1] }
ble_pack u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_3_LC_1_17_4 { u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_2_LC_1_17_5 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m16_LC_1_17_6 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m16 }
ble_pack u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_oe_l_LC_1_17_7 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m17, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_oe_l }
clb_pack LT_1_17 { u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_0_LC_1_17_0, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_p1_LC_1_17_1, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_oe_l_LC_1_17_2, gpio_pin_iobuf_RNO_1_LC_1_17_3, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_3_LC_1_17_4, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_2_LC_1_17_5, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m16_LC_1_17_6, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_oe_l_LC_1_17_7 }
set_location LT_1_17 1 17
ble_pack u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_1_LC_1_18_0 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m4_LC_1_18_1 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m4 }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_bm_LC_1_18_2 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_bm }
ble_pack u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_out_LC_1_18_3 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_ns, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_am_LC_1_18_4 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_am }
ble_pack u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_0_LC_1_18_5 { u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_1_LC_1_18_6 { u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_2_LC_1_18_7 { u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[2] }
clb_pack LT_1_18 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_1_LC_1_18_0, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m4_LC_1_18_1, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_bm_LC_1_18_2, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_out_LC_1_18_3, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_am_LC_1_18_4, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_0_LC_1_18_5, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_1_LC_1_18_6, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_2_LC_1_18_7 }
set_location LT_1_18 1 18
ble_pack u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_RNO_0_LC_1_19_0 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_LC_1_19_1 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_0_LC_1_19_2 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_LC_1_19_3 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_1_LC_1_19_4 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_0_LC_1_19_5 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_1_LC_1_19_6 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_3_LC_1_19_7 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[3] }
clb_pack LT_1_19 { u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_RNO_0_LC_1_19_0, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_LC_1_19_1, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_0_LC_1_19_2, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_LC_1_19_3, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_1_LC_1_19_4, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_0_LC_1_19_5, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_1_LC_1_19_6, u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_3_LC_1_19_7 }
set_location LT_1_19 1 19
ble_pack u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_RNO_0_LC_1_20_0 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_LC_1_20_1 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l }
ble_pack gpio_pin_iobuf_RNO_2_LC_1_20_2 { gpio_pin_iobuf_RNO[2] }
ble_pack u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_1_LC_1_20_3 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_LC_1_20_4 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0_LC_1_20_5 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_0_LC_1_20_6 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_2_LC_1_20_7 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[2] }
clb_pack LT_1_20 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_RNO_0_LC_1_20_0, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_LC_1_20_1, gpio_pin_iobuf_RNO_2_LC_1_20_2, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_1_LC_1_20_3, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_LC_1_20_4, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0_LC_1_20_5, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_0_LC_1_20_6, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_2_LC_1_20_7 }
set_location LT_1_20 1 20
ble_pack u_core.u_sump2.trigger_dly_cnt_2_LC_2_1_0 { u_core.u_sump2.trigger_dly_cnt_RNO[2], u_core.u_sump2.trigger_dly_cnt[2] }
ble_pack u_core.u_sump2.trigger_dly_cnt_3_LC_2_1_1 { u_core.u_sump2.trigger_dly_cnt_RNO[3], u_core.u_sump2.trigger_dly_cnt[3] }
ble_pack u_core.u_sump2.trigger_dly_cnt_4_LC_2_1_2 { u_core.u_sump2.trigger_dly_cnt_RNO[4], u_core.u_sump2.trigger_dly_cnt[4] }
ble_pack u_core.u_sump2.trigger_dly_cnt_5_LC_2_1_3 { u_core.u_sump2.trigger_dly_cnt_RNO[5], u_core.u_sump2.trigger_dly_cnt[5] }
ble_pack u_core.u_sump2.trigger_dly_cnt_6_LC_2_1_4 { u_core.u_sump2.trigger_dly_cnt_RNO[6], u_core.u_sump2.trigger_dly_cnt[6] }
ble_pack u_core.u_sump2.trigger_dly_cnt_7_LC_2_1_5 { u_core.u_sump2.trigger_dly_cnt_RNO[7], u_core.u_sump2.trigger_dly_cnt[7] }
ble_pack u_core.u_sump2.trigger_dly_cnt_8_LC_2_1_6 { u_core.u_sump2.trigger_dly_cnt_RNO[8], u_core.u_sump2.trigger_dly_cnt[8] }
ble_pack u_core.u_sump2.trigger_dly_cnt_9_LC_2_1_7 { u_core.u_sump2.trigger_dly_cnt_RNO[9], u_core.u_sump2.trigger_dly_cnt[9] }
clb_pack LT_2_1 { u_core.u_sump2.trigger_dly_cnt_2_LC_2_1_0, u_core.u_sump2.trigger_dly_cnt_3_LC_2_1_1, u_core.u_sump2.trigger_dly_cnt_4_LC_2_1_2, u_core.u_sump2.trigger_dly_cnt_5_LC_2_1_3, u_core.u_sump2.trigger_dly_cnt_6_LC_2_1_4, u_core.u_sump2.trigger_dly_cnt_7_LC_2_1_5, u_core.u_sump2.trigger_dly_cnt_8_LC_2_1_6, u_core.u_sump2.trigger_dly_cnt_9_LC_2_1_7 }
set_location LT_2_1 2 1
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_0_LC_2_2_0 { u_core.u_sump2.trigger_dly_cnt_RNO_0[0], u_core.u_sump2.un1_trigger_dly_cnt_cry_0_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_1_LC_2_2_1 { u_core.u_sump2.trigger_dly_cnt_RNO_0[1], u_core.u_sump2.un1_trigger_dly_cnt_cry_1_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_2_LC_2_2_2 { u_core.u_sump2.trigger_dly_cnt_RNO_0[2], u_core.u_sump2.un1_trigger_dly_cnt_cry_2_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_3_LC_2_2_3 { u_core.u_sump2.trigger_dly_cnt_RNO_0[3], u_core.u_sump2.un1_trigger_dly_cnt_cry_3_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_4_LC_2_2_4 { u_core.u_sump2.trigger_dly_cnt_RNO_0[4], u_core.u_sump2.un1_trigger_dly_cnt_cry_4_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_5_LC_2_2_5 { u_core.u_sump2.trigger_dly_cnt_RNO_0[5], u_core.u_sump2.un1_trigger_dly_cnt_cry_5_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_6_LC_2_2_6 { u_core.u_sump2.trigger_dly_cnt_RNO_0[6], u_core.u_sump2.un1_trigger_dly_cnt_cry_6_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_7_LC_2_2_7 { u_core.u_sump2.trigger_dly_cnt_RNO_0[7], u_core.u_sump2.un1_trigger_dly_cnt_cry_7_c }
clb_pack LT_2_2 { u_core.u_sump2.trigger_dly_cnt_RNO_0_0_LC_2_2_0, u_core.u_sump2.trigger_dly_cnt_RNO_0_1_LC_2_2_1, u_core.u_sump2.trigger_dly_cnt_RNO_0_2_LC_2_2_2, u_core.u_sump2.trigger_dly_cnt_RNO_0_3_LC_2_2_3, u_core.u_sump2.trigger_dly_cnt_RNO_0_4_LC_2_2_4, u_core.u_sump2.trigger_dly_cnt_RNO_0_5_LC_2_2_5, u_core.u_sump2.trigger_dly_cnt_RNO_0_6_LC_2_2_6, u_core.u_sump2.trigger_dly_cnt_RNO_0_7_LC_2_2_7 }
set_location LT_2_2 2 2
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_8_LC_2_3_0 { u_core.u_sump2.trigger_dly_cnt_RNO_0[8], u_core.u_sump2.un1_trigger_dly_cnt_cry_8_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_9_LC_2_3_1 { u_core.u_sump2.trigger_dly_cnt_RNO_0[9], u_core.u_sump2.un1_trigger_dly_cnt_cry_9_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_10_LC_2_3_2 { u_core.u_sump2.trigger_dly_cnt_RNO_0[10], u_core.u_sump2.un1_trigger_dly_cnt_cry_10_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_11_LC_2_3_3 { u_core.u_sump2.trigger_dly_cnt_RNO_0[11], u_core.u_sump2.un1_trigger_dly_cnt_cry_11_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_12_LC_2_3_4 { u_core.u_sump2.trigger_dly_cnt_RNO_0[12], u_core.u_sump2.un1_trigger_dly_cnt_cry_12_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_13_LC_2_3_5 { u_core.u_sump2.trigger_dly_cnt_RNO_0[13], u_core.u_sump2.un1_trigger_dly_cnt_cry_13_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_14_LC_2_3_6 { u_core.u_sump2.trigger_dly_cnt_RNO_0[14], u_core.u_sump2.un1_trigger_dly_cnt_cry_14_c }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNO_0_15_LC_2_3_7 { u_core.u_sump2.trigger_dly_cnt_RNO_0[15] }
clb_pack LT_2_3 { u_core.u_sump2.trigger_dly_cnt_RNO_0_8_LC_2_3_0, u_core.u_sump2.trigger_dly_cnt_RNO_0_9_LC_2_3_1, u_core.u_sump2.trigger_dly_cnt_RNO_0_10_LC_2_3_2, u_core.u_sump2.trigger_dly_cnt_RNO_0_11_LC_2_3_3, u_core.u_sump2.trigger_dly_cnt_RNO_0_12_LC_2_3_4, u_core.u_sump2.trigger_dly_cnt_RNO_0_13_LC_2_3_5, u_core.u_sump2.trigger_dly_cnt_RNO_0_14_LC_2_3_6, u_core.u_sump2.trigger_dly_cnt_RNO_0_15_LC_2_3_7 }
set_location LT_2_3 2 3
ble_pack u_core.u_sump2.ctrl_06_reg_24_LC_2_4_0 { u_core.u_sump2.ctrl_06_reg_24_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[24] }
ble_pack u_core.u_sump2.ctrl_06_reg_25_LC_2_4_1 { u_core.u_sump2.ctrl_06_reg_25_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[25] }
ble_pack u_core.u_sump2.ctrl_06_reg_26_LC_2_4_2 { u_core.u_sump2.ctrl_06_reg_26_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[26] }
ble_pack u_core.u_sump2.ctrl_06_reg_27_LC_2_4_3 { u_core.u_sump2.ctrl_06_reg_27_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[27] }
ble_pack u_core.u_sump2.ctrl_06_reg_28_LC_2_4_4 { u_core.u_sump2.ctrl_06_reg_28_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[28] }
ble_pack u_core.u_sump2.ctrl_06_reg_29_LC_2_4_5 { u_core.u_sump2.ctrl_06_reg_29_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[29] }
ble_pack u_core.u_sump2.ctrl_06_reg_30_LC_2_4_6 { u_core.u_sump2.ctrl_06_reg_30_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[30] }
ble_pack u_core.u_sump2.ctrl_06_reg_31_LC_2_4_7 { u_core.u_sump2.ctrl_06_reg_31_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[31] }
clb_pack LT_2_4 { u_core.u_sump2.ctrl_06_reg_24_LC_2_4_0, u_core.u_sump2.ctrl_06_reg_25_LC_2_4_1, u_core.u_sump2.ctrl_06_reg_26_LC_2_4_2, u_core.u_sump2.ctrl_06_reg_27_LC_2_4_3, u_core.u_sump2.ctrl_06_reg_28_LC_2_4_4, u_core.u_sump2.ctrl_06_reg_29_LC_2_4_5, u_core.u_sump2.ctrl_06_reg_30_LC_2_4_6, u_core.u_sump2.ctrl_06_reg_31_LC_2_4_7 }
set_location LT_2_4 2 4
ble_pack u_core.u_sump2.ctrl_cmd_p1_RNIK7IB_1_LC_2_5_0 { u_core.u_sump2.ctrl_cmd_p1_RNIK7IB[1] }
ble_pack u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_0_0_LC_2_5_1 { u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_0[0] }
ble_pack u_core.u_sump2.rle_done_jk_RNIN27I_LC_2_5_2 { u_core.u_sump2.rle_done_jk_RNIN27I }
ble_pack u_core.u_sump2.c_addr_p1_9_LC_2_5_3 { u_core.u_sump2.c_addr_p1_9_THRU_LUT4_0, u_core.u_sump2.c_addr_p1[9] }
ble_pack u_core.u_sump2.acquired_jk_RNO_0_LC_2_5_4 { u_core.u_sump2.acquired_jk_RNO_0 }
ble_pack u_core.u_sump2.acquired_jk_LC_2_5_5 { u_core.u_sump2.acquired_jk_RNO, u_core.u_sump2.acquired_jk }
ble_pack u_core.u_sump2.acquired_jk_RNIV0PA_LC_2_5_6 { u_core.u_sump2.acquired_jk_RNIV0PA }
ble_pack u_core.u_sump2.triggered_jk_RNIBLTM2_LC_2_5_7 { u_core.u_sump2.triggered_jk_RNIBLTM2 }
clb_pack LT_2_5 { u_core.u_sump2.ctrl_cmd_p1_RNIK7IB_1_LC_2_5_0, u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_0_0_LC_2_5_1, u_core.u_sump2.rle_done_jk_RNIN27I_LC_2_5_2, u_core.u_sump2.c_addr_p1_9_LC_2_5_3, u_core.u_sump2.acquired_jk_RNO_0_LC_2_5_4, u_core.u_sump2.acquired_jk_LC_2_5_5, u_core.u_sump2.acquired_jk_RNIV0PA_LC_2_5_6, u_core.u_sump2.triggered_jk_RNIBLTM2_LC_2_5_7 }
set_location LT_2_5 2 5
ble_pack u_core.u_sump2.acquired_jk_RNO_5_LC_2_6_0 { u_core.u_sump2.acquired_jk_RNO_5 }
ble_pack u_core.u_sump2.ctrl_07_reg_3_LC_2_6_1 { u_core.u_sump2.ctrl_07_reg_3_THRU_LUT4_0, u_core.u_sump2.ctrl_07_reg[3] }
ble_pack u_core.u_sump2.triggered_jk_RNI92RC_LC_2_6_2 { u_core.u_sump2.triggered_jk_RNI92RC }
ble_pack u_core.u_sump2.ctrl_04_reg_e_0_RNI23PB_2_LC_2_6_3 { u_core.u_sump2.ctrl_04_reg_e_0_RNI23PB[2] }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_RNIMALB4_LC_2_6_4 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNIMALB4 }
ble_pack u_core.u_sump2.data_en_loc_p1_RNIQR7JH_0_LC_2_6_5 { u_core.u_sump2.data_en_loc_p1_RNIQR7JH_0 }
ble_pack u_core.u_sump2.ctrl_cmd_p1_RNI6TNDK_1_LC_2_6_6 { u_core.u_sump2.ctrl_cmd_p1_RNI6TNDK[1] }
clb_pack LT_2_6 { u_core.u_sump2.acquired_jk_RNO_5_LC_2_6_0, u_core.u_sump2.ctrl_07_reg_3_LC_2_6_1, u_core.u_sump2.triggered_jk_RNI92RC_LC_2_6_2, u_core.u_sump2.ctrl_04_reg_e_0_RNI23PB_2_LC_2_6_3, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_RNIMALB4_LC_2_6_4, u_core.u_sump2.data_en_loc_p1_RNIQR7JH_0_LC_2_6_5, u_core.u_sump2.ctrl_cmd_p1_RNI6TNDK_1_LC_2_6_6 }
set_location LT_2_6 2 6
ble_pack u_core.events_din_18_LC_2_7_0 { u_core.events_din_18_THRU_LUT4_0, u_core.events_din[18] }
ble_pack u_core.u_sump2.a_di_25_LC_2_7_1 { u_core.u_sump2.a_di_25_THRU_LUT4_0, u_core.u_sump2.a_di[25] }
ble_pack u_core.events_din_2_LC_2_7_2 { u_core.events_din_2_THRU_LUT4_0, u_core.events_din[2] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNISAHC1_18_LC_2_7_3 { u_core.u_sump2.ctrl_13_reg_p1_RNISAHC1[18] }
ble_pack u_core.u_sump2.c_addr_p1_5_LC_2_7_4 { u_core.u_sump2.c_addr_p1_5_THRU_LUT4_0, u_core.u_sump2.c_addr_p1[5] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_2_LC_2_7_5 { u_core.u_sump2.ctrl_13_reg_p1_2_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[2] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_3_LC_2_7_6 { u_core.u_sump2.ctrl_13_reg_p1_3_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[3] }
ble_pack u_core.events_din_19_LC_2_7_7 { u_core.events_din_19_THRU_LUT4_0, u_core.events_din[19] }
clb_pack LT_2_7 { u_core.events_din_18_LC_2_7_0, u_core.u_sump2.a_di_25_LC_2_7_1, u_core.events_din_2_LC_2_7_2, u_core.u_sump2.ctrl_13_reg_p1_RNISAHC1_18_LC_2_7_3, u_core.u_sump2.c_addr_p1_5_LC_2_7_4, u_core.u_sump2.ctrl_13_reg_p1_2_LC_2_7_5, u_core.u_sump2.ctrl_13_reg_p1_3_LC_2_7_6, u_core.events_din_19_LC_2_7_7 }
set_location LT_2_7 2 7
ble_pack u_core.u_sump2.c_addr_0_LC_2_8_0 { u_core.u_sump2.c_addr_RNO[0], u_core.u_sump2.c_addr[0], u_core.u_sump2.un1_c_addr_cry_0_c }
ble_pack u_core.u_sump2.c_addr_1_LC_2_8_1 { u_core.u_sump2.c_addr_RNO[1], u_core.u_sump2.c_addr[1], u_core.u_sump2.un1_c_addr_cry_1_c }
ble_pack u_core.u_sump2.c_addr_2_LC_2_8_2 { u_core.u_sump2.c_addr_RNO[2], u_core.u_sump2.c_addr[2], u_core.u_sump2.un1_c_addr_cry_2_c }
ble_pack u_core.u_sump2.c_addr_3_LC_2_8_3 { u_core.u_sump2.c_addr_RNO[3], u_core.u_sump2.c_addr[3], u_core.u_sump2.un1_c_addr_cry_3_c }
ble_pack u_core.u_sump2.c_addr_4_LC_2_8_4 { u_core.u_sump2.c_addr_RNO[4], u_core.u_sump2.c_addr[4], u_core.u_sump2.un1_c_addr_cry_4_c }
ble_pack u_core.u_sump2.c_addr_5_LC_2_8_5 { u_core.u_sump2.c_addr_RNO[5], u_core.u_sump2.c_addr[5], u_core.u_sump2.un1_c_addr_cry_5_c }
ble_pack u_core.u_sump2.c_addr_6_LC_2_8_6 { u_core.u_sump2.c_addr_RNO[6], u_core.u_sump2.c_addr[6], u_core.u_sump2.un1_c_addr_cry_6_c }
ble_pack u_core.u_sump2.c_addr_7_LC_2_8_7 { u_core.u_sump2.c_addr_RNO[7], u_core.u_sump2.c_addr[7], u_core.u_sump2.un1_c_addr_cry_7_c }
clb_pack LT_2_8 { u_core.u_sump2.c_addr_0_LC_2_8_0, u_core.u_sump2.c_addr_1_LC_2_8_1, u_core.u_sump2.c_addr_2_LC_2_8_2, u_core.u_sump2.c_addr_3_LC_2_8_3, u_core.u_sump2.c_addr_4_LC_2_8_4, u_core.u_sump2.c_addr_5_LC_2_8_5, u_core.u_sump2.c_addr_6_LC_2_8_6, u_core.u_sump2.c_addr_7_LC_2_8_7 }
set_location LT_2_8 2 8
ble_pack u_core.u_sump2.c_addr_8_LC_2_9_0 { u_core.u_sump2.c_addr_RNO[8], u_core.u_sump2.c_addr[8], u_core.u_sump2.un1_c_addr_cry_8_c }
ble_pack u_core.u_sump2.c_addr_9_LC_2_9_1 { u_core.u_sump2.c_addr_RNO[9], u_core.u_sump2.c_addr[9] }
clb_pack LT_2_9 { u_core.u_sump2.c_addr_8_LC_2_9_0, u_core.u_sump2.c_addr_9_LC_2_9_1 }
set_location LT_2_9 2 9
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_bm_LC_2_10_0 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_bm }
ble_pack u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_out_LC_2_10_1 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_ns, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_am_LC_2_10_2 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_am }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m4_LC_2_10_3 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m4 }
ble_pack u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_oe_l_LC_2_10_4 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m5, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_0_LC_2_10_5 { u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_1_LC_2_10_6 { u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_2_LC_2_10_7 { u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[2] }
clb_pack LT_2_10 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_bm_LC_2_10_0, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_out_LC_2_10_1, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_am_LC_2_10_2, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m4_LC_2_10_3, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_oe_l_LC_2_10_4, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_0_LC_2_10_5, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_1_LC_2_10_6, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_2_LC_2_10_7 }
set_location LT_2_10 2 10
ble_pack u_core.u_gpio_core.lb_0028_reg_30_LC_2_11_0 { u_core.u_gpio_core.lb_0028_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[30] }
ble_pack u_core.u_gpio_core.lb_0028_reg_31_LC_2_11_1 { u_core.u_gpio_core.lb_0028_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[31] }
ble_pack u_core.u_gpio_core.lb_0028_reg_4_LC_2_11_2 { u_core.u_gpio_core.lb_0028_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[4] }
ble_pack u_core.u_gpio_core.lb_0028_reg_5_LC_2_11_3 { u_core.u_gpio_core.lb_0028_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[5] }
ble_pack u_core.u_gpio_core.lb_0028_reg_6_LC_2_11_4 { u_core.u_gpio_core.lb_0028_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[6] }
ble_pack u_core.u_gpio_core.lb_0028_reg_7_LC_2_11_5 { u_core.u_gpio_core.lb_0028_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[7] }
ble_pack u_core.u_gpio_core.lb_0028_reg_8_LC_2_11_6 { u_core.u_gpio_core.lb_0028_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[8] }
ble_pack u_core.u_gpio_core.lb_0028_reg_9_LC_2_11_7 { u_core.u_gpio_core.lb_0028_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[9] }
clb_pack LT_2_11 { u_core.u_gpio_core.lb_0028_reg_30_LC_2_11_0, u_core.u_gpio_core.lb_0028_reg_31_LC_2_11_1, u_core.u_gpio_core.lb_0028_reg_4_LC_2_11_2, u_core.u_gpio_core.lb_0028_reg_5_LC_2_11_3, u_core.u_gpio_core.lb_0028_reg_6_LC_2_11_4, u_core.u_gpio_core.lb_0028_reg_7_LC_2_11_5, u_core.u_gpio_core.lb_0028_reg_8_LC_2_11_6, u_core.u_gpio_core.lb_0028_reg_9_LC_2_11_7 }
set_location LT_2_11 2 11
ble_pack u_core.u_gpio_core.lb_0094_reg_0_LC_2_12_0 { u_core.u_gpio_core.lb_0094_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[0] }
ble_pack u_core.u_gpio_core.lb_0094_reg_1_LC_2_12_1 { u_core.u_gpio_core.lb_0094_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[1] }
ble_pack u_core.u_gpio_core.lb_0094_reg_10_LC_2_12_2 { u_core.u_gpio_core.lb_0094_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[10] }
ble_pack u_core.u_gpio_core.lb_0094_reg_11_LC_2_12_3 { u_core.u_gpio_core.lb_0094_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[11] }
ble_pack u_core.u_gpio_core.lb_0094_reg_12_LC_2_12_4 { u_core.u_gpio_core.lb_0094_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[12] }
ble_pack u_core.u_gpio_core.lb_0094_reg_13_LC_2_12_5 { u_core.u_gpio_core.lb_0094_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[13] }
ble_pack u_core.u_gpio_core.lb_0094_reg_14_LC_2_12_6 { u_core.u_gpio_core.lb_0094_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[14] }
ble_pack u_core.u_gpio_core.lb_0094_reg_15_LC_2_12_7 { u_core.u_gpio_core.lb_0094_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[15] }
clb_pack LT_2_12 { u_core.u_gpio_core.lb_0094_reg_0_LC_2_12_0, u_core.u_gpio_core.lb_0094_reg_1_LC_2_12_1, u_core.u_gpio_core.lb_0094_reg_10_LC_2_12_2, u_core.u_gpio_core.lb_0094_reg_11_LC_2_12_3, u_core.u_gpio_core.lb_0094_reg_12_LC_2_12_4, u_core.u_gpio_core.lb_0094_reg_13_LC_2_12_5, u_core.u_gpio_core.lb_0094_reg_14_LC_2_12_6, u_core.u_gpio_core.lb_0094_reg_15_LC_2_12_7 }
set_location LT_2_12 2 12
ble_pack u_core.u_gpio_core.lb_0038_reg_17_LC_2_13_0 { u_core.u_gpio_core.lb_0038_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[17] }
ble_pack u_core.u_gpio_core.lb_0038_reg_29_LC_2_13_1 { u_core.u_gpio_core.lb_0038_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[29] }
ble_pack u_core.u_gpio_core.lb_0038_reg_3_LC_2_13_2 { u_core.u_gpio_core.lb_0038_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[3] }
ble_pack u_core.u_gpio_core.lb_0038_reg_31_LC_2_13_3 { u_core.u_gpio_core.lb_0038_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[31] }
ble_pack u_core.u_gpio_core.lb_0038_reg_4_LC_2_13_4 { u_core.u_gpio_core.lb_0038_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[4] }
ble_pack u_core.u_gpio_core.lb_0038_reg_5_LC_2_13_5 { u_core.u_gpio_core.lb_0038_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[5] }
ble_pack u_core.u_gpio_core.lb_0038_reg_7_LC_2_13_6 { u_core.u_gpio_core.lb_0038_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[7] }
ble_pack u_core.u_gpio_core.lb_0038_reg_8_LC_2_13_7 { u_core.u_gpio_core.lb_0038_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[8] }
clb_pack LT_2_13 { u_core.u_gpio_core.lb_0038_reg_17_LC_2_13_0, u_core.u_gpio_core.lb_0038_reg_29_LC_2_13_1, u_core.u_gpio_core.lb_0038_reg_3_LC_2_13_2, u_core.u_gpio_core.lb_0038_reg_31_LC_2_13_3, u_core.u_gpio_core.lb_0038_reg_4_LC_2_13_4, u_core.u_gpio_core.lb_0038_reg_5_LC_2_13_5, u_core.u_gpio_core.lb_0038_reg_7_LC_2_13_6, u_core.u_gpio_core.lb_0038_reg_8_LC_2_13_7 }
set_location LT_2_13 2 13
ble_pack u_core.u_gpio_core.lb_0028_reg_16_LC_2_14_0 { u_core.u_gpio_core.lb_0028_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[16] }
ble_pack u_core.u_gpio_core.lb_0028_reg_17_LC_2_14_1 { u_core.u_gpio_core.lb_0028_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[17] }
ble_pack u_core.u_gpio_core.lb_0028_reg_18_LC_2_14_2 { u_core.u_gpio_core.lb_0028_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[18] }
ble_pack u_core.u_gpio_core.lb_0028_reg_19_LC_2_14_3 { u_core.u_gpio_core.lb_0028_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[19] }
ble_pack u_core.u_gpio_core.lb_0028_reg_2_LC_2_14_4 { u_core.u_gpio_core.lb_0028_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[2] }
ble_pack u_core.u_gpio_core.lb_0028_reg_20_LC_2_14_5 { u_core.u_gpio_core.lb_0028_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[20] }
ble_pack u_core.u_gpio_core.lb_0028_reg_21_LC_2_14_6 { u_core.u_gpio_core.lb_0028_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[21] }
ble_pack u_core.u_gpio_core.lb_0028_reg_22_LC_2_14_7 { u_core.u_gpio_core.lb_0028_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[22] }
clb_pack LT_2_14 { u_core.u_gpio_core.lb_0028_reg_16_LC_2_14_0, u_core.u_gpio_core.lb_0028_reg_17_LC_2_14_1, u_core.u_gpio_core.lb_0028_reg_18_LC_2_14_2, u_core.u_gpio_core.lb_0028_reg_19_LC_2_14_3, u_core.u_gpio_core.lb_0028_reg_2_LC_2_14_4, u_core.u_gpio_core.lb_0028_reg_20_LC_2_14_5, u_core.u_gpio_core.lb_0028_reg_21_LC_2_14_6, u_core.u_gpio_core.lb_0028_reg_22_LC_2_14_7 }
set_location LT_2_14 2 14
ble_pack u_core.u_gpio_core.lb_0020_reg_0_LC_2_15_0 { u_core.u_gpio_core.lb_0020_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[0] }
ble_pack u_core.u_gpio_core.lb_0020_reg_1_LC_2_15_1 { u_core.u_gpio_core.lb_0020_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[1] }
ble_pack u_core.u_gpio_core.lb_0020_reg_10_LC_2_15_2 { u_core.u_gpio_core.lb_0020_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[10] }
ble_pack u_core.u_gpio_core.lb_0020_reg_11_LC_2_15_3 { u_core.u_gpio_core.lb_0020_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[11] }
ble_pack u_core.u_gpio_core.lb_0020_reg_12_LC_2_15_4 { u_core.u_gpio_core.lb_0020_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[12] }
ble_pack u_core.u_gpio_core.lb_0020_reg_13_LC_2_15_5 { u_core.u_gpio_core.lb_0020_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[13] }
ble_pack u_core.u_gpio_core.lb_0020_reg_14_LC_2_15_6 { u_core.u_gpio_core.lb_0020_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[14] }
ble_pack u_core.u_gpio_core.lb_0020_reg_15_LC_2_15_7 { u_core.u_gpio_core.lb_0020_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[15] }
clb_pack LT_2_15 { u_core.u_gpio_core.lb_0020_reg_0_LC_2_15_0, u_core.u_gpio_core.lb_0020_reg_1_LC_2_15_1, u_core.u_gpio_core.lb_0020_reg_10_LC_2_15_2, u_core.u_gpio_core.lb_0020_reg_11_LC_2_15_3, u_core.u_gpio_core.lb_0020_reg_12_LC_2_15_4, u_core.u_gpio_core.lb_0020_reg_13_LC_2_15_5, u_core.u_gpio_core.lb_0020_reg_14_LC_2_15_6, u_core.u_gpio_core.lb_0020_reg_15_LC_2_15_7 }
set_location LT_2_15 2 15
ble_pack u_core.u_gpio_core.lb_0020_reg_30_LC_2_16_0 { u_core.u_gpio_core.lb_0020_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[30] }
ble_pack u_core.u_gpio_core.lb_0020_reg_31_LC_2_16_1 { u_core.u_gpio_core.lb_0020_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[31] }
ble_pack u_core.u_gpio_core.lb_0020_reg_4_LC_2_16_2 { u_core.u_gpio_core.lb_0020_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[4] }
ble_pack u_core.u_gpio_core.lb_0020_reg_5_LC_2_16_3 { u_core.u_gpio_core.lb_0020_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[5] }
ble_pack u_core.u_gpio_core.lb_0020_reg_6_LC_2_16_4 { u_core.u_gpio_core.lb_0020_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[6] }
ble_pack u_core.u_gpio_core.lb_0020_reg_7_LC_2_16_5 { u_core.u_gpio_core.lb_0020_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[7] }
ble_pack u_core.u_gpio_core.lb_0020_reg_8_LC_2_16_6 { u_core.u_gpio_core.lb_0020_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[8] }
ble_pack u_core.u_gpio_core.lb_0020_reg_9_LC_2_16_7 { u_core.u_gpio_core.lb_0020_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[9] }
clb_pack LT_2_16 { u_core.u_gpio_core.lb_0020_reg_30_LC_2_16_0, u_core.u_gpio_core.lb_0020_reg_31_LC_2_16_1, u_core.u_gpio_core.lb_0020_reg_4_LC_2_16_2, u_core.u_gpio_core.lb_0020_reg_5_LC_2_16_3, u_core.u_gpio_core.lb_0020_reg_6_LC_2_16_4, u_core.u_gpio_core.lb_0020_reg_7_LC_2_16_5, u_core.u_gpio_core.lb_0020_reg_8_LC_2_16_6, u_core.u_gpio_core.lb_0020_reg_9_LC_2_16_7 }
set_location LT_2_16 2 16
ble_pack u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_3_LC_2_17_0 { u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_3_LC_2_17_1 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_bm_LC_2_17_2 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_bm }
ble_pack u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_out_LC_2_17_3 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_ns, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_am_LC_2_17_4 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_am }
ble_pack u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_ctrl_p1_LC_2_17_5 { u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_1_LC_2_17_6 { u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_3_LC_2_17_7 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[3] }
clb_pack LT_2_17 { u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_3_LC_2_17_0, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_3_LC_2_17_1, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_bm_LC_2_17_2, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_out_LC_2_17_3, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_am_LC_2_17_4, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_ctrl_p1_LC_2_17_5, u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_1_LC_2_17_6, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_3_LC_2_17_7 }
set_location LT_2_17 2 17
ble_pack u_core.u_gpio_core.lb_0028_reg_23_LC_2_18_0 { u_core.u_gpio_core.lb_0028_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[23] }
ble_pack u_core.u_gpio_core.lb_0028_reg_24_LC_2_18_1 { u_core.u_gpio_core.lb_0028_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[24] }
ble_pack u_core.u_gpio_core.lb_0028_reg_25_LC_2_18_2 { u_core.u_gpio_core.lb_0028_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[25] }
ble_pack u_core.u_gpio_core.lb_0028_reg_26_LC_2_18_3 { u_core.u_gpio_core.lb_0028_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[26] }
ble_pack u_core.u_gpio_core.lb_0028_reg_27_LC_2_18_4 { u_core.u_gpio_core.lb_0028_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[27] }
ble_pack u_core.u_gpio_core.lb_0028_reg_28_LC_2_18_5 { u_core.u_gpio_core.lb_0028_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[28] }
ble_pack u_core.u_gpio_core.lb_0028_reg_29_LC_2_18_6 { u_core.u_gpio_core.lb_0028_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[29] }
ble_pack u_core.u_gpio_core.lb_0028_reg_3_LC_2_18_7 { u_core.u_gpio_core.lb_0028_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[3] }
clb_pack LT_2_18 { u_core.u_gpio_core.lb_0028_reg_23_LC_2_18_0, u_core.u_gpio_core.lb_0028_reg_24_LC_2_18_1, u_core.u_gpio_core.lb_0028_reg_25_LC_2_18_2, u_core.u_gpio_core.lb_0028_reg_26_LC_2_18_3, u_core.u_gpio_core.lb_0028_reg_27_LC_2_18_4, u_core.u_gpio_core.lb_0028_reg_28_LC_2_18_5, u_core.u_gpio_core.lb_0028_reg_29_LC_2_18_6, u_core.u_gpio_core.lb_0028_reg_3_LC_2_18_7 }
set_location LT_2_18 2 18
ble_pack u_core.u_gpio_core.lb_0020_reg_16_LC_2_19_0 { u_core.u_gpio_core.lb_0020_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[16] }
ble_pack u_core.u_gpio_core.lb_0020_reg_17_LC_2_19_1 { u_core.u_gpio_core.lb_0020_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[17] }
ble_pack u_core.u_gpio_core.lb_0020_reg_18_LC_2_19_2 { u_core.u_gpio_core.lb_0020_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[18] }
ble_pack u_core.u_gpio_core.lb_0020_reg_19_LC_2_19_3 { u_core.u_gpio_core.lb_0020_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[19] }
ble_pack u_core.u_gpio_core.lb_0020_reg_2_LC_2_19_4 { u_core.u_gpio_core.lb_0020_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[2] }
ble_pack u_core.u_gpio_core.lb_0020_reg_20_LC_2_19_5 { u_core.u_gpio_core.lb_0020_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[20] }
ble_pack u_core.u_gpio_core.lb_0020_reg_21_LC_2_19_6 { u_core.u_gpio_core.lb_0020_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[21] }
ble_pack u_core.u_gpio_core.lb_0020_reg_22_LC_2_19_7 { u_core.u_gpio_core.lb_0020_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[22] }
clb_pack LT_2_19 { u_core.u_gpio_core.lb_0020_reg_16_LC_2_19_0, u_core.u_gpio_core.lb_0020_reg_17_LC_2_19_1, u_core.u_gpio_core.lb_0020_reg_18_LC_2_19_2, u_core.u_gpio_core.lb_0020_reg_19_LC_2_19_3, u_core.u_gpio_core.lb_0020_reg_2_LC_2_19_4, u_core.u_gpio_core.lb_0020_reg_20_LC_2_19_5, u_core.u_gpio_core.lb_0020_reg_21_LC_2_19_6, u_core.u_gpio_core.lb_0020_reg_22_LC_2_19_7 }
set_location LT_2_19 2 19
ble_pack u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_RNO_0_LC_2_20_0 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_LC_2_20_1 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l }
ble_pack gpio_pin_iobuf_RNO_3_LC_2_20_2 { gpio_pin_iobuf_RNO[3] }
ble_pack u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_0_LC_2_20_3 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_LC_2_20_4 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_1_LC_2_20_5 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_0_LC_2_20_6 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_1_LC_2_20_7 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[1] }
clb_pack LT_2_20 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_RNO_0_LC_2_20_0, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_LC_2_20_1, gpio_pin_iobuf_RNO_3_LC_2_20_2, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_0_LC_2_20_3, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_LC_2_20_4, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_1_LC_2_20_5, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_0_LC_2_20_6, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_1_LC_2_20_7 }
set_location LT_2_20 2 20
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_33_c_RNO_LC_3_1_0 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_33_c_RNO }
ble_pack u_core.u_sump2.trigger_delay_p1_4_LC_3_1_1 { u_core.u_sump2.trigger_delay_p1_4_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[4] }
ble_pack u_core.u_sump2.trigger_delay_p1_5_LC_3_1_2 { u_core.u_sump2.trigger_delay_p1_5_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[5] }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNIJMGG_2_LC_3_1_3 { u_core.u_sump2.trigger_dly_cnt_RNIJMGG[2] }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_39_c_RNO_LC_3_1_4 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_39_c_RNO }
ble_pack u_core.u_sump2.trigger_delay_p1_2_LC_3_1_5 { u_core.u_sump2.trigger_delay_p1_2_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[2] }
ble_pack u_core.u_sump2.trigger_delay_p1_3_LC_3_1_6 { u_core.u_sump2.trigger_delay_p1_3_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[3] }
clb_pack LT_3_1 { u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_33_c_RNO_LC_3_1_0, u_core.u_sump2.trigger_delay_p1_4_LC_3_1_1, u_core.u_sump2.trigger_delay_p1_5_LC_3_1_2, u_core.u_sump2.trigger_dly_cnt_RNIJMGG_2_LC_3_1_3, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_39_c_RNO_LC_3_1_4, u_core.u_sump2.trigger_delay_p1_2_LC_3_1_5, u_core.u_sump2.trigger_delay_p1_3_LC_3_1_6 }
set_location LT_3_1 3 1
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_15_c_RNO_LC_3_2_0 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_15_c_RNO }
ble_pack u_core.u_sump2.trigger_delay_p1_10_LC_3_2_1 { u_core.u_sump2.trigger_delay_p1_10_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[10] }
ble_pack u_core.u_sump2.trigger_delay_p1_14_LC_3_2_2 { u_core.u_sump2.trigger_delay_p1_14_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[14] }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNINQGG_15_LC_3_2_3 { u_core.u_sump2.trigger_dly_cnt_RNINQGG[15] }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNI2J2A2_0_LC_3_2_4 { u_core.u_sump2.trigger_dly_cnt_RNI2J2A2[0] }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNIUIGK_1_LC_3_2_5 { u_core.u_sump2.trigger_dly_cnt_RNIUIGK[1] }
ble_pack u_core.u_sump2.trigger_dly_cnt_RNIQEGK_0_LC_3_2_6 { u_core.u_sump2.trigger_dly_cnt_RNIQEGK[0] }
clb_pack LT_3_2 { u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_15_c_RNO_LC_3_2_0, u_core.u_sump2.trigger_delay_p1_10_LC_3_2_1, u_core.u_sump2.trigger_delay_p1_14_LC_3_2_2, u_core.u_sump2.trigger_dly_cnt_RNINQGG_15_LC_3_2_3, u_core.u_sump2.trigger_dly_cnt_RNI2J2A2_0_LC_3_2_4, u_core.u_sump2.trigger_dly_cnt_RNIUIGK_1_LC_3_2_5, u_core.u_sump2.trigger_dly_cnt_RNIQEGK_0_LC_3_2_6 }
set_location LT_3_2 3 2
ble_pack u_core.u_sump2.trigger_dly_cnt_0_LC_3_3_0 { u_core.u_sump2.trigger_dly_cnt_RNO[0], u_core.u_sump2.trigger_dly_cnt[0] }
ble_pack u_core.u_sump2.trigger_dly_cnt_1_LC_3_3_1 { u_core.u_sump2.trigger_dly_cnt_RNO[1], u_core.u_sump2.trigger_dly_cnt[1] }
ble_pack u_core.u_sump2.trigger_dly_cnt_10_LC_3_3_2 { u_core.u_sump2.trigger_dly_cnt_RNO[10], u_core.u_sump2.trigger_dly_cnt[10] }
ble_pack u_core.u_sump2.trigger_dly_cnt_11_LC_3_3_3 { u_core.u_sump2.trigger_dly_cnt_RNO[11], u_core.u_sump2.trigger_dly_cnt[11] }
ble_pack u_core.u_sump2.trigger_dly_cnt_12_LC_3_3_4 { u_core.u_sump2.trigger_dly_cnt_RNO[12], u_core.u_sump2.trigger_dly_cnt[12] }
ble_pack u_core.u_sump2.trigger_dly_cnt_13_LC_3_3_5 { u_core.u_sump2.trigger_dly_cnt_RNO[13], u_core.u_sump2.trigger_dly_cnt[13] }
ble_pack u_core.u_sump2.trigger_dly_cnt_14_LC_3_3_6 { u_core.u_sump2.trigger_dly_cnt_RNO[14], u_core.u_sump2.trigger_dly_cnt[14] }
ble_pack u_core.u_sump2.trigger_dly_cnt_15_LC_3_3_7 { u_core.u_sump2.trigger_dly_cnt_RNO[15], u_core.u_sump2.trigger_dly_cnt[15] }
clb_pack LT_3_3 { u_core.u_sump2.trigger_dly_cnt_0_LC_3_3_0, u_core.u_sump2.trigger_dly_cnt_1_LC_3_3_1, u_core.u_sump2.trigger_dly_cnt_10_LC_3_3_2, u_core.u_sump2.trigger_dly_cnt_11_LC_3_3_3, u_core.u_sump2.trigger_dly_cnt_12_LC_3_3_4, u_core.u_sump2.trigger_dly_cnt_13_LC_3_3_5, u_core.u_sump2.trigger_dly_cnt_14_LC_3_3_6, u_core.u_sump2.trigger_dly_cnt_15_LC_3_3_7 }
set_location LT_3_3 3 3
ble_pack u_core.u_sump2.ctrl_13_reg_0_LC_3_4_0 { u_core.u_sump2.ctrl_13_reg_0_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[0] }
ble_pack u_core.u_sump2.ctrl_13_reg_1_LC_3_4_1 { u_core.u_sump2.ctrl_13_reg_1_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[1] }
ble_pack u_core.u_sump2.ctrl_13_reg_10_LC_3_4_2 { u_core.u_sump2.ctrl_13_reg_10_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[10] }
ble_pack u_core.u_sump2.ctrl_13_reg_17_LC_3_4_3 { u_core.u_sump2.ctrl_13_reg_17_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[17] }
ble_pack u_core.u_sump2.ctrl_13_reg_12_LC_3_4_4 { u_core.u_sump2.ctrl_13_reg_12_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[12] }
ble_pack u_core.u_sump2.ctrl_13_reg_13_LC_3_4_5 { u_core.u_sump2.ctrl_13_reg_13_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[13] }
ble_pack u_core.u_sump2.ctrl_13_reg_14_LC_3_4_6 { u_core.u_sump2.ctrl_13_reg_14_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[14] }
ble_pack u_core.u_sump2.ctrl_13_reg_15_LC_3_4_7 { u_core.u_sump2.ctrl_13_reg_15_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[15] }
clb_pack LT_3_4 { u_core.u_sump2.ctrl_13_reg_0_LC_3_4_0, u_core.u_sump2.ctrl_13_reg_1_LC_3_4_1, u_core.u_sump2.ctrl_13_reg_10_LC_3_4_2, u_core.u_sump2.ctrl_13_reg_17_LC_3_4_3, u_core.u_sump2.ctrl_13_reg_12_LC_3_4_4, u_core.u_sump2.ctrl_13_reg_13_LC_3_4_5, u_core.u_sump2.ctrl_13_reg_14_LC_3_4_6, u_core.u_sump2.ctrl_13_reg_15_LC_3_4_7 }
set_location LT_3_4 3 4
ble_pack u_core.u_sump2.ctrl_13_reg_16_LC_3_5_0 { u_core.u_sump2.ctrl_13_reg_16_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[16] }
ble_pack u_core.u_sump2.ctrl_13_reg_11_LC_3_5_1 { u_core.u_sump2.ctrl_13_reg_11_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[11] }
ble_pack u_core.u_sump2.ctrl_13_reg_18_LC_3_5_2 { u_core.u_sump2.ctrl_13_reg_18_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[18] }
ble_pack u_core.u_sump2.ctrl_13_reg_19_LC_3_5_3 { u_core.u_sump2.ctrl_13_reg_19_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[19] }
ble_pack u_core.u_sump2.ctrl_13_reg_2_LC_3_5_4 { u_core.u_sump2.ctrl_13_reg_2_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[2] }
ble_pack u_core.u_sump2.ctrl_13_reg_9_LC_3_5_5 { u_core.u_sump2.ctrl_13_reg_9_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[9] }
ble_pack u_core.u_sump2.ctrl_13_reg_28_LC_3_5_6 { u_core.u_sump2.ctrl_13_reg_28_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[28] }
ble_pack u_core.u_sump2.ctrl_13_reg_22_LC_3_5_7 { u_core.u_sump2.ctrl_13_reg_22_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[22] }
clb_pack LT_3_5 { u_core.u_sump2.ctrl_13_reg_16_LC_3_5_0, u_core.u_sump2.ctrl_13_reg_11_LC_3_5_1, u_core.u_sump2.ctrl_13_reg_18_LC_3_5_2, u_core.u_sump2.ctrl_13_reg_19_LC_3_5_3, u_core.u_sump2.ctrl_13_reg_2_LC_3_5_4, u_core.u_sump2.ctrl_13_reg_9_LC_3_5_5, u_core.u_sump2.ctrl_13_reg_28_LC_3_5_6, u_core.u_sump2.ctrl_13_reg_22_LC_3_5_7 }
set_location LT_3_5 3 5
ble_pack u_core.u_sump2.ctrl_13_reg_p1_17_LC_3_6_0 { u_core.u_sump2.ctrl_13_reg_p1_17_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[17] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_0_LC_3_6_1 { u_core.u_sump2.ctrl_13_reg_p1_0_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[0] }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_4_c_RNO_LC_3_6_2 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_4_c_RNO }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_16_LC_3_6_3 { u_core.u_sump2.ctrl_13_reg_p1_16_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[16] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_1_LC_3_6_4 { u_core.u_sump2.ctrl_13_reg_p1_1_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[1] }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_RNO_LC_3_6_5 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_0_c_RNO }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_18_LC_3_6_6 { u_core.u_sump2.ctrl_13_reg_p1_18_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[18] }
ble_pack u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_0_LC_3_6_7 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_0 }
clb_pack LT_3_6 { u_core.u_sump2.ctrl_13_reg_p1_17_LC_3_6_0, u_core.u_sump2.ctrl_13_reg_p1_0_LC_3_6_1, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_4_c_RNO_LC_3_6_2, u_core.u_sump2.ctrl_13_reg_p1_16_LC_3_6_3, u_core.u_sump2.ctrl_13_reg_p1_1_LC_3_6_4, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_RNO_LC_3_6_5, u_core.u_sump2.ctrl_13_reg_p1_18_LC_3_6_6, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_0_LC_3_6_7 }
set_location LT_3_6 3 6
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNI0FHC1_19_LC_3_7_0 { u_core.u_sump2.ctrl_13_reg_p1_RNI0FHC1[19] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNI835I5_16_LC_3_7_1 { u_core.u_sump2.ctrl_13_reg_p1_RNI835I5[16] }
ble_pack u_core.events_din_3_LC_3_7_2 { u_core.events_din_3_THRU_LUT4_0, u_core.events_din[3] }
ble_pack u_core.u_sump2.c_addr_p1_4_LC_3_7_3 { u_core.u_sump2.c_addr_p1_4_THRU_LUT4_0, u_core.u_sump2.c_addr_p1[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_11_LC_3_7_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[11] }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_2_LC_3_7_5 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_19_LC_3_7_6 { u_core.u_sump2.ctrl_13_reg_p1_19_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[19] }
ble_pack u_core.u_sump2.events_pre_2_LC_3_7_7 { u_core.u_sump2.events_pre_RNO[2], u_core.u_sump2.events_pre[2] }
clb_pack LT_3_7 { u_core.u_sump2.ctrl_13_reg_p1_RNI0FHC1_19_LC_3_7_0, u_core.u_sump2.ctrl_13_reg_p1_RNI835I5_16_LC_3_7_1, u_core.events_din_3_LC_3_7_2, u_core.u_sump2.c_addr_p1_4_LC_3_7_3, u_core.u_gpio_core.lb_rd_d_1_RNO_3_11_LC_3_7_4, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_2_LC_3_7_5, u_core.u_sump2.ctrl_13_reg_p1_19_LC_3_7_6, u_core.u_sump2.events_pre_2_LC_3_7_7 }
set_location LT_3_7 3 7
ble_pack u_core.u_gpio_core.lb_0028_reg_0_LC_3_8_0 { u_core.u_gpio_core.lb_0028_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[0] }
ble_pack u_core.u_gpio_core.lb_0028_reg_1_LC_3_8_1 { u_core.u_gpio_core.lb_0028_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[1] }
ble_pack u_core.u_gpio_core.lb_0028_reg_10_LC_3_8_2 { u_core.u_gpio_core.lb_0028_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[10] }
ble_pack u_core.u_gpio_core.lb_0028_reg_11_LC_3_8_3 { u_core.u_gpio_core.lb_0028_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[11] }
ble_pack u_core.u_gpio_core.lb_0028_reg_12_LC_3_8_4 { u_core.u_gpio_core.lb_0028_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[12] }
ble_pack u_core.u_gpio_core.lb_0028_reg_13_LC_3_8_5 { u_core.u_gpio_core.lb_0028_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[13] }
ble_pack u_core.u_gpio_core.lb_0028_reg_14_LC_3_8_6 { u_core.u_gpio_core.lb_0028_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[14] }
ble_pack u_core.u_gpio_core.lb_0028_reg_15_LC_3_8_7 { u_core.u_gpio_core.lb_0028_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_0028_reg[15] }
clb_pack LT_3_8 { u_core.u_gpio_core.lb_0028_reg_0_LC_3_8_0, u_core.u_gpio_core.lb_0028_reg_1_LC_3_8_1, u_core.u_gpio_core.lb_0028_reg_10_LC_3_8_2, u_core.u_gpio_core.lb_0028_reg_11_LC_3_8_3, u_core.u_gpio_core.lb_0028_reg_12_LC_3_8_4, u_core.u_gpio_core.lb_0028_reg_13_LC_3_8_5, u_core.u_gpio_core.lb_0028_reg_14_LC_3_8_6, u_core.u_gpio_core.lb_0028_reg_15_LC_3_8_7 }
set_location LT_3_8 3 8
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_RNO_0_LC_3_9_0 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_LC_3_9_1 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_1_LC_3_9_2 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_LC_3_9_3 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_0_LC_3_9_4 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_sump2.a_di_4_LC_3_9_5 { u_core.u_sump2.a_di_4_THRU_LUT4_0, u_core.u_sump2.a_di[4] }
ble_pack u_core.u_sump2.a_di_43_LC_3_9_6 { u_core.u_sump2.a_di_43_THRU_LUT4_0, u_core.u_sump2.a_di[43] }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_3_LC_3_9_7 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[3] }
clb_pack LT_3_9 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_RNO_0_LC_3_9_0, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_LC_3_9_1, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_1_LC_3_9_2, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_LC_3_9_3, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_0_LC_3_9_4, u_core.u_sump2.a_di_4_LC_3_9_5, u_core.u_sump2.a_di_43_LC_3_9_6, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_3_LC_3_9_7 }
set_location LT_3_9 3 9
ble_pack u_core.u_sump2.a_di_35_LC_3_10_0 { u_core.u_sump2.a_di_35_THRU_LUT4_0, u_core.u_sump2.a_di[35] }
ble_pack u_core.u_sump2.a_di_36_LC_3_10_1 { u_core.u_sump2.a_di_36_THRU_LUT4_0, u_core.u_sump2.a_di[36] }
ble_pack u_core.u_sump2.a_di_37_LC_3_10_2 { u_core.u_sump2.a_di_37_THRU_LUT4_0, u_core.u_sump2.a_di[37] }
ble_pack u_core.u_sump2.a_di_38_LC_3_10_3 { u_core.u_sump2.a_di_38_THRU_LUT4_0, u_core.u_sump2.a_di[38] }
ble_pack u_core.u_sump2.a_di_39_LC_3_10_4 { u_core.u_sump2.a_di_39_THRU_LUT4_0, u_core.u_sump2.a_di[39] }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1Z0Z_0_LC_3_10_5 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1Z0Z_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_sump2.a_di_40_LC_3_10_6 { u_core.u_sump2.a_di_40_THRU_LUT4_0, u_core.u_sump2.a_di[40] }
ble_pack u_core.u_sump2.a_di_41_LC_3_10_7 { u_core.u_sump2.a_di_41_THRU_LUT4_0, u_core.u_sump2.a_di[41] }
clb_pack LT_3_10 { u_core.u_sump2.a_di_35_LC_3_10_0, u_core.u_sump2.a_di_36_LC_3_10_1, u_core.u_sump2.a_di_37_LC_3_10_2, u_core.u_sump2.a_di_38_LC_3_10_3, u_core.u_sump2.a_di_39_LC_3_10_4, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1Z0Z_0_LC_3_10_5, u_core.u_sump2.a_di_40_LC_3_10_6, u_core.u_sump2.a_di_41_LC_3_10_7 }
set_location LT_3_10 3 10
ble_pack u_core.u_sump2.a_di_42_LC_3_11_0 { u_core.u_sump2.a_di_42_THRU_LUT4_0, u_core.u_sump2.a_di[42] }
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_1_LC_3_11_1 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_sump2.a_di_44_LC_3_11_2 { u_core.u_sump2.a_di_44_THRU_LUT4_0, u_core.u_sump2.a_di[44] }
ble_pack u_core.u_sump2.a_di_45_LC_3_11_3 { u_core.u_sump2.a_di_45_THRU_LUT4_0, u_core.u_sump2.a_di[45] }
ble_pack u_core.u_sump2.a_di_46_LC_3_11_4 { u_core.u_sump2.a_di_46_THRU_LUT4_0, u_core.u_sump2.a_di[46] }
ble_pack u_core.u_sump2.a_di_47_LC_3_11_5 { u_core.u_sump2.a_di_47_THRU_LUT4_0, u_core.u_sump2.a_di[47] }
ble_pack u_core.u_sump2.a_di_5_LC_3_11_6 { u_core.u_sump2.a_di_5_THRU_LUT4_0, u_core.u_sump2.a_di[5] }
ble_pack u_core.u_sump2.a_di_6_LC_3_11_7 { u_core.u_sump2.a_di_6_THRU_LUT4_0, u_core.u_sump2.a_di[6] }
clb_pack LT_3_11 { u_core.u_sump2.a_di_42_LC_3_11_0, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_1_LC_3_11_1, u_core.u_sump2.a_di_44_LC_3_11_2, u_core.u_sump2.a_di_45_LC_3_11_3, u_core.u_sump2.a_di_46_LC_3_11_4, u_core.u_sump2.a_di_47_LC_3_11_5, u_core.u_sump2.a_di_5_LC_3_11_6, u_core.u_sump2.a_di_6_LC_3_11_7 }
set_location LT_3_11 3 11
ble_pack u_core.u_gpio_core.lb_008c_reg_17_LC_3_12_0 { u_core.u_gpio_core.lb_008c_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[17] }
ble_pack u_core.u_gpio_core.lb_008c_reg_18_LC_3_12_1 { u_core.u_gpio_core.lb_008c_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[18] }
ble_pack u_core.u_gpio_core.lb_008c_reg_24_LC_3_12_2 { u_core.u_gpio_core.lb_008c_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[24] }
ble_pack u_core.u_gpio_core.lb_008c_reg_29_LC_3_12_3 { u_core.u_gpio_core.lb_008c_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[29] }
ble_pack u_core.u_gpio_core.lb_008c_reg_3_LC_3_12_4 { u_core.u_gpio_core.lb_008c_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[3] }
ble_pack u_core.u_gpio_core.lb_008c_reg_4_LC_3_12_5 { u_core.u_gpio_core.lb_008c_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[4] }
ble_pack u_core.u_gpio_core.lb_008c_reg_6_LC_3_12_6 { u_core.u_gpio_core.lb_008c_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[6] }
ble_pack u_core.u_gpio_core.lb_008c_reg_8_LC_3_12_7 { u_core.u_gpio_core.lb_008c_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[8] }
clb_pack LT_3_12 { u_core.u_gpio_core.lb_008c_reg_17_LC_3_12_0, u_core.u_gpio_core.lb_008c_reg_18_LC_3_12_1, u_core.u_gpio_core.lb_008c_reg_24_LC_3_12_2, u_core.u_gpio_core.lb_008c_reg_29_LC_3_12_3, u_core.u_gpio_core.lb_008c_reg_3_LC_3_12_4, u_core.u_gpio_core.lb_008c_reg_4_LC_3_12_5, u_core.u_gpio_core.lb_008c_reg_6_LC_3_12_6, u_core.u_gpio_core.lb_008c_reg_8_LC_3_12_7 }
set_location LT_3_12 3 12
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_11_LC_3_13_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[11] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_6_LC_3_13_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_6_LC_3_13_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_6_LC_3_13_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_6_LC_3_13_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_6_LC_3_13_5 { u_core.u_gpio_core.lb_rd_d_1_RNO[6], u_core.u_gpio_core.lb_rd_d_1[6] }
clb_pack LT_3_13 { u_core.u_gpio_core.lb_rd_d_1_RNO_1_11_LC_3_13_0, u_core.u_gpio_core.lb_rd_d_1_RNO_0_6_LC_3_13_1, u_core.u_gpio_core.lb_rd_d_1_RNO_3_6_LC_3_13_2, u_core.u_gpio_core.lb_rd_d_1_RNO_2_6_LC_3_13_3, u_core.u_gpio_core.lb_rd_d_1_RNO_1_6_LC_3_13_4, u_core.u_gpio_core.lb_rd_d_1_6_LC_3_13_5 }
set_location LT_3_13 3 13
ble_pack u_core.u_gpio_core.lb_008c_reg_0_LC_3_14_0 { u_core.u_gpio_core.lb_008c_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[0] }
ble_pack u_core.u_gpio_core.lb_008c_reg_1_LC_3_14_1 { u_core.u_gpio_core.lb_008c_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[1] }
ble_pack u_core.u_gpio_core.lb_008c_reg_10_LC_3_14_2 { u_core.u_gpio_core.lb_008c_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[10] }
ble_pack u_core.u_gpio_core.lb_008c_reg_11_LC_3_14_3 { u_core.u_gpio_core.lb_008c_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[11] }
ble_pack u_core.u_gpio_core.lb_008c_reg_13_LC_3_14_4 { u_core.u_gpio_core.lb_008c_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[13] }
ble_pack u_core.u_gpio_core.lb_008c_reg_14_LC_3_14_5 { u_core.u_gpio_core.lb_008c_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[14] }
ble_pack u_core.u_gpio_core.lb_008c_reg_15_LC_3_14_6 { u_core.u_gpio_core.lb_008c_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[15] }
ble_pack u_core.u_gpio_core.lb_008c_reg_16_LC_3_14_7 { u_core.u_gpio_core.lb_008c_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[16] }
clb_pack LT_3_14 { u_core.u_gpio_core.lb_008c_reg_0_LC_3_14_0, u_core.u_gpio_core.lb_008c_reg_1_LC_3_14_1, u_core.u_gpio_core.lb_008c_reg_10_LC_3_14_2, u_core.u_gpio_core.lb_008c_reg_11_LC_3_14_3, u_core.u_gpio_core.lb_008c_reg_13_LC_3_14_4, u_core.u_gpio_core.lb_008c_reg_14_LC_3_14_5, u_core.u_gpio_core.lb_008c_reg_15_LC_3_14_6, u_core.u_gpio_core.lb_008c_reg_16_LC_3_14_7 }
set_location LT_3_14 3 14
ble_pack u_core.u_gpio_core.lb_0094_reg_30_LC_3_15_0 { u_core.u_gpio_core.lb_0094_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[30] }
ble_pack u_core.u_gpio_core.lb_0094_reg_31_LC_3_15_1 { u_core.u_gpio_core.lb_0094_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[31] }
ble_pack u_core.u_gpio_core.lb_0094_reg_4_LC_3_15_2 { u_core.u_gpio_core.lb_0094_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[4] }
ble_pack u_core.u_gpio_core.lb_0094_reg_5_LC_3_15_3 { u_core.u_gpio_core.lb_0094_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[5] }
ble_pack u_core.u_gpio_core.lb_0094_reg_6_LC_3_15_4 { u_core.u_gpio_core.lb_0094_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[6] }
ble_pack u_core.u_gpio_core.lb_0094_reg_7_LC_3_15_5 { u_core.u_gpio_core.lb_0094_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[7] }
ble_pack u_core.u_gpio_core.lb_0094_reg_8_LC_3_15_6 { u_core.u_gpio_core.lb_0094_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[8] }
ble_pack u_core.u_gpio_core.lb_0094_reg_9_LC_3_15_7 { u_core.u_gpio_core.lb_0094_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[9] }
clb_pack LT_3_15 { u_core.u_gpio_core.lb_0094_reg_30_LC_3_15_0, u_core.u_gpio_core.lb_0094_reg_31_LC_3_15_1, u_core.u_gpio_core.lb_0094_reg_4_LC_3_15_2, u_core.u_gpio_core.lb_0094_reg_5_LC_3_15_3, u_core.u_gpio_core.lb_0094_reg_6_LC_3_15_4, u_core.u_gpio_core.lb_0094_reg_7_LC_3_15_5, u_core.u_gpio_core.lb_0094_reg_8_LC_3_15_6, u_core.u_gpio_core.lb_0094_reg_9_LC_3_15_7 }
set_location LT_3_15 3 15
ble_pack u_core.u_gpio_core.lb_0098_reg_4_LC_3_16_0 { u_core.u_gpio_core.lb_0098_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[4] }
ble_pack u_core.u_gpio_core.lb_0098_reg_5_LC_3_16_1 { u_core.u_gpio_core.lb_0098_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[5] }
ble_pack u_core.u_gpio_core.lb_0098_reg_6_LC_3_16_2 { u_core.u_gpio_core.lb_0098_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[6] }
ble_pack u_core.u_gpio_core.lb_0098_reg_7_LC_3_16_3 { u_core.u_gpio_core.lb_0098_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[7] }
ble_pack u_core.u_gpio_core.lb_0098_reg_8_LC_3_16_4 { u_core.u_gpio_core.lb_0098_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[8] }
ble_pack u_core.u_gpio_core.lb_0098_reg_9_LC_3_16_5 { u_core.u_gpio_core.lb_0098_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[9] }
clb_pack LT_3_16 { u_core.u_gpio_core.lb_0098_reg_4_LC_3_16_0, u_core.u_gpio_core.lb_0098_reg_5_LC_3_16_1, u_core.u_gpio_core.lb_0098_reg_6_LC_3_16_2, u_core.u_gpio_core.lb_0098_reg_7_LC_3_16_3, u_core.u_gpio_core.lb_0098_reg_8_LC_3_16_4, u_core.u_gpio_core.lb_0098_reg_9_LC_3_16_5 }
set_location LT_3_16 3 16
ble_pack u_core.u_gpio_core.lb_0030_reg_4_LC_3_17_0 { u_core.u_gpio_core.lb_0030_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[4] }
ble_pack u_core.u_gpio_core.lb_0030_reg_5_LC_3_17_1 { u_core.u_gpio_core.lb_0030_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[5] }
ble_pack u_core.u_gpio_core.lb_0030_reg_6_LC_3_17_2 { u_core.u_gpio_core.lb_0030_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[6] }
ble_pack u_core.u_gpio_core.lb_0030_reg_7_LC_3_17_3 { u_core.u_gpio_core.lb_0030_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[7] }
ble_pack u_core.u_gpio_core.lb_0030_reg_8_LC_3_17_4 { u_core.u_gpio_core.lb_0030_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[8] }
clb_pack LT_3_17 { u_core.u_gpio_core.lb_0030_reg_4_LC_3_17_0, u_core.u_gpio_core.lb_0030_reg_5_LC_3_17_1, u_core.u_gpio_core.lb_0030_reg_6_LC_3_17_2, u_core.u_gpio_core.lb_0030_reg_7_LC_3_17_3, u_core.u_gpio_core.lb_0030_reg_8_LC_3_17_4 }
set_location LT_3_17 3 17
ble_pack u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_p1_LC_3_18_0 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_3_LC_3_18_1 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_2_LC_3_18_2 { u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_p1_LC_3_18_3 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_1_LC_3_18_4 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_2_LC_3_18_5 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_0_LC_3_18_6 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_1_LC_3_18_7 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[1] }
clb_pack LT_3_18 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_p1_LC_3_18_0, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_3_LC_3_18_1, u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_2_LC_3_18_2, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_p1_LC_3_18_3, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_1_LC_3_18_4, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_2_LC_3_18_5, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_0_LC_3_18_6, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_1_LC_3_18_7 }
set_location LT_3_18 3 18
ble_pack u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_RNO_0_LC_3_19_0 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_LC_3_19_1 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_p1_LC_3_19_2 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_0_LC_3_19_3 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_LC_3_19_4 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_1_LC_3_19_5 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_0_LC_3_19_6 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_1_LC_3_19_7 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_1 }
clb_pack LT_3_19 { u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_RNO_0_LC_3_19_0, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_LC_3_19_1, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_p1_LC_3_19_2, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_0_LC_3_19_3, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_LC_3_19_4, u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_1_LC_3_19_5, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_0_LC_3_19_6, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_1_LC_3_19_7 }
set_location LT_3_19 3 19
ble_pack u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_RNO_0_LC_3_20_0 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_LC_3_20_1 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l }
ble_pack gpio_pin_iobuf_RNO_0_LC_3_20_2 { gpio_pin_iobuf_RNO[0] }
ble_pack u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_0_LC_3_20_3 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_LC_3_20_4 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out }
ble_pack gpio_pin_iobuf_RNO_4_LC_3_20_5 { gpio_pin_iobuf_RNO[4] }
ble_pack u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_0_LC_3_20_6 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_2_LC_3_20_7 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[2] }
clb_pack LT_3_20 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_RNO_0_LC_3_20_0, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_LC_3_20_1, gpio_pin_iobuf_RNO_0_LC_3_20_2, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_0_LC_3_20_3, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_LC_3_20_4, gpio_pin_iobuf_RNO_4_LC_3_20_5, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_0_LC_3_20_6, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_2_LC_3_20_7 }
set_location LT_3_20 3 20
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_1_c_RNO_LC_5_1_0 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_1_c_RNO }
ble_pack u_core.u_sump2.trigger_delay_p1_0_LC_5_1_1 { u_core.u_sump2.trigger_delay_p1_0_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[0] }
ble_pack u_core.u_sump2.trigger_delay_p1_1_LC_5_1_2 { u_core.u_sump2.trigger_delay_p1_1_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[1] }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_21_c_RNO_LC_5_1_3 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_21_c_RNO }
ble_pack u_core.u_sump2.trigger_delay_p1_6_LC_5_1_4 { u_core.u_sump2.trigger_delay_p1_6_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[6] }
ble_pack u_core.u_sump2.trigger_delay_p1_7_LC_5_1_5 { u_core.u_sump2.trigger_delay_p1_7_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[7] }
ble_pack u_core.u_sump2.a_di_12_LC_5_1_6 { u_core.u_sump2.a_di_12_THRU_LUT4_0, u_core.u_sump2.a_di[12] }
ble_pack u_core.u_sump2.a_di_20_LC_5_1_7 { u_core.u_sump2.a_di_20_THRU_LUT4_0, u_core.u_sump2.a_di[20] }
clb_pack LT_5_1 { u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_1_c_RNO_LC_5_1_0, u_core.u_sump2.trigger_delay_p1_0_LC_5_1_1, u_core.u_sump2.trigger_delay_p1_1_LC_5_1_2, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_21_c_RNO_LC_5_1_3, u_core.u_sump2.trigger_delay_p1_6_LC_5_1_4, u_core.u_sump2.trigger_delay_p1_7_LC_5_1_5, u_core.u_sump2.a_di_12_LC_5_1_6, u_core.u_sump2.a_di_20_LC_5_1_7 }
set_location LT_5_1 5 1
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_1_c_LC_5_2_0 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_1_c }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_39_c_LC_5_2_1 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_39_c }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_33_c_LC_5_2_2 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_33_c }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_21_c_LC_5_2_3 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_21_c }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_27_c_LC_5_2_4 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_27_c }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_15_c_LC_5_2_5 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_15_c }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_9_c_LC_5_2_6 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_9_c }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_45_c_LC_5_2_7 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c }
clb_pack LT_5_2 { u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_1_c_LC_5_2_0, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_39_c_LC_5_2_1, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_33_c_LC_5_2_2, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_21_c_LC_5_2_3, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_27_c_LC_5_2_4, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_15_c_LC_5_2_5, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_9_c_LC_5_2_6, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_45_c_LC_5_2_7 }
set_location LT_5_2 5 2
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_45_c_RNICU4J1_LC_5_3_0 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c_RNICU4J1 }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_9_c_RNO_LC_5_3_1 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_9_c_RNO }
ble_pack u_core.u_sump2.a_di_22_LC_5_3_2 { u_core.u_sump2.a_di_22_THRU_LUT4_0, u_core.u_sump2.a_di[22] }
ble_pack u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_27_c_RNO_LC_5_3_3 { u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_27_c_RNO }
ble_pack u_core.u_sump2.trigger_delay_p1_9_LC_5_3_4 { u_core.u_sump2.trigger_delay_p1_9_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[9] }
ble_pack u_core.u_sump2.trigger_delay_p1_13_LC_5_3_7 { u_core.u_sump2.trigger_delay_p1_13_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[13] }
clb_pack LT_5_3 { u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_45_c_RNICU4J1_LC_5_3_0, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_9_c_RNO_LC_5_3_1, u_core.u_sump2.a_di_22_LC_5_3_2, u_core.u_sump2.proc_cap_un1_trigger_dly_cnt_1_0_I_27_c_RNO_LC_5_3_3, u_core.u_sump2.trigger_delay_p1_9_LC_5_3_4, u_core.u_sump2.trigger_delay_p1_13_LC_5_3_7 }
set_location LT_5_3 5 3
ble_pack u_core.u_sump2.trigger_delay_p1_8_LC_5_4_0 { u_core.u_sump2.trigger_delay_p1_8_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[8] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_13_LC_5_4_1 { u_core.u_sump2.ctrl_13_reg_p1_13_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[13] }
ble_pack u_core.u_sump2.trigger_delay_p1_12_LC_5_4_2 { u_core.u_sump2.trigger_delay_p1_12_THRU_LUT4_0, u_core.u_sump2.trigger_delay_p1[12] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_12_LC_5_4_3 { u_core.u_sump2.ctrl_13_reg_p1_12_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[12] }
ble_pack u_core.u_sump2.a_di_24_LC_5_4_4 { u_core.u_sump2.a_di_24_THRU_LUT4_0, u_core.u_sump2.a_di[24] }
ble_pack u_core.u_sump2.events_loc_3_LC_5_4_5 { u_core.u_sump2.events_loc_3_THRU_LUT4_0, u_core.u_sump2.events_loc[3] }
ble_pack u_core.u_sump2.a_di_26_LC_5_4_6 { u_core.u_sump2.a_di_26_THRU_LUT4_0, u_core.u_sump2.a_di[26] }
clb_pack LT_5_4 { u_core.u_sump2.trigger_delay_p1_8_LC_5_4_0, u_core.u_sump2.ctrl_13_reg_p1_13_LC_5_4_1, u_core.u_sump2.trigger_delay_p1_12_LC_5_4_2, u_core.u_sump2.ctrl_13_reg_p1_12_LC_5_4_3, u_core.u_sump2.a_di_24_LC_5_4_4, u_core.u_sump2.events_loc_3_LC_5_4_5, u_core.u_sump2.a_di_26_LC_5_4_6 }
set_location LT_5_4 5 4
ble_pack u_core.u_sump2.trigger_loc_LC_5_5_0 { u_core.u_sump2.trigger_loc_RNO, u_core.u_sump2.trigger_loc }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_14_LC_5_5_2 { u_core.u_sump2.ctrl_13_reg_p1_14_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[14] }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_3_c_RNO_LC_5_5_3 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_3_c_RNO }
ble_pack u_core.u_sump2.a_di_23_LC_5_5_4 { u_core.u_sump2.a_di_23_THRU_LUT4_0, u_core.u_sump2.a_di[23] }
ble_pack u_core.u_sump2.a_di_21_LC_5_5_5 { u_core.u_sump2.a_di_21_THRU_LUT4_0, u_core.u_sump2.a_di[21] }
ble_pack u_core.u_sump2.acquired_jk_RNI3U20I_LC_5_5_6 { u_core.u_sump2.acquired_jk_RNI3U20I }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_15_LC_5_5_7 { u_core.u_sump2.ctrl_13_reg_p1_15_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[15] }
clb_pack LT_5_5 { u_core.u_sump2.trigger_loc_LC_5_5_0, u_core.u_sump2.ctrl_13_reg_p1_14_LC_5_5_2, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_3_c_RNO_LC_5_5_3, u_core.u_sump2.a_di_23_LC_5_5_4, u_core.u_sump2.a_di_21_LC_5_5_5, u_core.u_sump2.acquired_jk_RNI3U20I_LC_5_5_6, u_core.u_sump2.ctrl_13_reg_p1_15_LC_5_5_7 }
set_location LT_5_5 5 5
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_LC_5_6_0 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_0_c }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_1_c_LC_5_6_1 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_1_c }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_2_c_LC_5_6_2 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_2_c }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_3_c_LC_5_6_3 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_3_c }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_4_c_LC_5_6_4 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_4_c }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_5_c_LC_5_6_5 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_5_c }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_6_c_LC_5_6_6 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_6_c }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_LC_5_6_7 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c }
clb_pack LT_5_6 { u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_0_c_LC_5_6_0, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_1_c_LC_5_6_1, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_2_c_LC_5_6_2, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_3_c_LC_5_6_3, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_4_c_LC_5_6_4, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_5_c_LC_5_6_5, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_6_c_LC_5_6_6, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_LC_5_6_7 }
set_location LT_5_6 5 6
ble_pack u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_LUT4_0_LC_5_7_0 { u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_LUT4_0 }
ble_pack u_core.u_sump2.a_di_18_LC_5_7_1 { u_core.u_sump2.a_di_18_THRU_LUT4_0, u_core.u_sump2.a_di[18] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_22_LC_5_7_3 { u_core.u_sump2.ctrl_13_reg_p1_22_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[22] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_25_LC_5_7_4 { u_core.u_sump2.ctrl_13_reg_p1_25_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[25] }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_6_c_RNO_LC_5_7_5 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_6_c_RNO }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_24_LC_5_7_6 { u_core.u_sump2.ctrl_13_reg_p1_24_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[24] }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_RNID68G4_LC_5_7_7 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNID68G4 }
clb_pack LT_5_7 { u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_LUT4_0_LC_5_7_0, u_core.u_sump2.a_di_18_LC_5_7_1, u_core.u_sump2.ctrl_13_reg_p1_22_LC_5_7_3, u_core.u_sump2.ctrl_13_reg_p1_25_LC_5_7_4, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_6_c_RNO_LC_5_7_5, u_core.u_sump2.ctrl_13_reg_p1_24_LC_5_7_6, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_RNID68G4_LC_5_7_7 }
set_location LT_5_7 5 7
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNIQAJC1_22_LC_5_8_0 { u_core.u_sump2.ctrl_13_reg_p1_RNIQAJC1[22] }
ble_pack u_core.u_sump2.data_en_loc_p1_RNO_4_LC_5_8_1 { u_core.u_sump2.data_en_loc_p1_RNO_4 }
ble_pack u_core.events_din_6_LC_5_8_2 { u_core.events_din_6_THRU_LUT4_0, u_core.events_din[6] }
ble_pack u_core.events_din_23_LC_5_8_3 { u_core.events_din_23_THRU_LUT4_0, u_core.events_din[23] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_28_LC_5_8_4 { u_core.u_sump2.ctrl_13_reg_p1_28_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[28] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNIUEJC1_23_LC_5_8_5 { u_core.u_sump2.ctrl_13_reg_p1_RNIUEJC1[23] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNI03DI5_20_LC_5_8_6 { u_core.u_sump2.ctrl_13_reg_p1_RNI03DI5[20] }
ble_pack gpio_pin_iobuf_RNO_16_LC_5_8_7 { gpio_pin_iobuf_RNO[16] }
clb_pack LT_5_8 { u_core.u_sump2.ctrl_13_reg_p1_RNIQAJC1_22_LC_5_8_0, u_core.u_sump2.data_en_loc_p1_RNO_4_LC_5_8_1, u_core.events_din_6_LC_5_8_2, u_core.events_din_23_LC_5_8_3, u_core.u_sump2.ctrl_13_reg_p1_28_LC_5_8_4, u_core.u_sump2.ctrl_13_reg_p1_RNIUEJC1_23_LC_5_8_5, u_core.u_sump2.ctrl_13_reg_p1_RNI03DI5_20_LC_5_8_6, gpio_pin_iobuf_RNO_16_LC_5_8_7 }
set_location LT_5_8 5 8
ble_pack u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_RNO_0_LC_5_9_0 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_LC_5_9_1 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_1_LC_5_9_2 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_LC_5_9_3 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_13_LC_5_9_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[13] }
ble_pack u_core.events_din_22_LC_5_9_5 { u_core.events_din_22_THRU_LUT4_0, u_core.events_din[22] }
ble_pack u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_1_LC_5_9_6 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_3_LC_5_9_7 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[3] }
clb_pack LT_5_9 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_RNO_0_LC_5_9_0, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_LC_5_9_1, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_1_LC_5_9_2, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_LC_5_9_3, u_core.u_gpio_core.lb_rd_d_1_RNO_3_13_LC_5_9_4, u_core.events_din_22_LC_5_9_5, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_1_LC_5_9_6, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_3_LC_5_9_7 }
set_location LT_5_9 5 9
ble_pack u_core.u_sump2.a_di_7_LC_5_10_0 { u_core.u_sump2.a_di_7_THRU_LUT4_0, u_core.u_sump2.a_di[7] }
ble_pack u_core.u_sump2.a_di_8_LC_5_10_1 { u_core.u_sump2.a_di_8_THRU_LUT4_0, u_core.u_sump2.a_di[8] }
ble_pack u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_0_LC_5_10_2 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_sump2.b_do_0_18_LC_5_10_3 { u_core.u_sump2.b_do_0_18_THRU_LUT4_0, u_core.u_sump2.b_do_0[18] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_4_LC_5_10_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[4] }
ble_pack u_core.u_gpio_core.gpio_pin_q_1_5_LC_5_10_5 { u_core.u_gpio_core.gpio_pin_q_1_5_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[5] }
ble_pack u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_1_0_LC_5_10_6 { u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_1[0] }
ble_pack u_core.u_sump2.b_do_p1_35_LC_5_10_7 { u_core.u_sump2.b_do_p1_35_THRU_LUT4_0, u_core.u_sump2.b_do_p1[35] }
clb_pack LT_5_10 { u_core.u_sump2.a_di_7_LC_5_10_0, u_core.u_sump2.a_di_8_LC_5_10_1, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_0_LC_5_10_2, u_core.u_sump2.b_do_0_18_LC_5_10_3, u_core.u_gpio_core.lb_rd_d_1_RNO_6_4_LC_5_10_4, u_core.u_gpio_core.gpio_pin_q_1_5_LC_5_10_5, u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_1_0_LC_5_10_6, u_core.u_sump2.b_do_p1_35_LC_5_10_7 }
set_location LT_5_10 5 10
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_4_LC_5_11_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_4_LC_5_11_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[4], u_core.u_gpio_core.lb_rd_d_1[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_4_LC_5_11_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_4_LC_5_11_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_4_LC_5_11_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[4] }
ble_pack u_core.u_sump2.b_do_0_19_LC_5_11_5 { u_core.u_sump2.b_do_0_19_THRU_LUT4_0, u_core.u_sump2.b_do_0[19] }
ble_pack u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_ctrl_p1_LC_5_11_6 { u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gpio_pin_q_1_20_LC_5_11_7 { u_core.u_gpio_core.gpio_pin_q_1_20_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[20] }
clb_pack LT_5_11 { u_core.u_gpio_core.lb_rd_d_1_RNO_1_4_LC_5_11_0, u_core.u_gpio_core.lb_rd_d_1_4_LC_5_11_1, u_core.u_gpio_core.lb_rd_d_1_RNO_4_4_LC_5_11_2, u_core.u_gpio_core.lb_rd_d_1_RNO_3_4_LC_5_11_3, u_core.u_gpio_core.lb_rd_d_1_RNO_0_4_LC_5_11_4, u_core.u_sump2.b_do_0_19_LC_5_11_5, u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_ctrl_p1_LC_5_11_6, u_core.u_gpio_core.gpio_pin_q_1_20_LC_5_11_7 }
set_location LT_5_11 5 11
ble_pack u_core.u_gpio_core.lb_0088_reg_0_LC_5_12_0 { u_core.u_gpio_core.lb_0088_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[0] }
ble_pack u_core.u_gpio_core.lb_0088_reg_1_LC_5_12_1 { u_core.u_gpio_core.lb_0088_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[1] }
ble_pack u_core.u_gpio_core.lb_0088_reg_11_LC_5_12_2 { u_core.u_gpio_core.lb_0088_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[11] }
ble_pack u_core.u_gpio_core.lb_0088_reg_12_LC_5_12_3 { u_core.u_gpio_core.lb_0088_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[12] }
ble_pack u_core.u_gpio_core.lb_0088_reg_13_LC_5_12_4 { u_core.u_gpio_core.lb_0088_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[13] }
ble_pack u_core.u_gpio_core.lb_0088_reg_16_LC_5_12_5 { u_core.u_gpio_core.lb_0088_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[16] }
ble_pack u_core.u_gpio_core.lb_0088_reg_18_LC_5_12_6 { u_core.u_gpio_core.lb_0088_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[18] }
ble_pack u_core.u_gpio_core.lb_0088_reg_19_LC_5_12_7 { u_core.u_gpio_core.lb_0088_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[19] }
clb_pack LT_5_12 { u_core.u_gpio_core.lb_0088_reg_0_LC_5_12_0, u_core.u_gpio_core.lb_0088_reg_1_LC_5_12_1, u_core.u_gpio_core.lb_0088_reg_11_LC_5_12_2, u_core.u_gpio_core.lb_0088_reg_12_LC_5_12_3, u_core.u_gpio_core.lb_0088_reg_13_LC_5_12_4, u_core.u_gpio_core.lb_0088_reg_16_LC_5_12_5, u_core.u_gpio_core.lb_0088_reg_18_LC_5_12_6, u_core.u_gpio_core.lb_0088_reg_19_LC_5_12_7 }
set_location LT_5_12 5 12
ble_pack u_core.u_gpio_core.lb_0084_reg_1_LC_5_13_0 { u_core.u_gpio_core.lb_0084_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[1] }
ble_pack u_core.u_gpio_core.lb_0084_reg_10_LC_5_13_1 { u_core.u_gpio_core.lb_0084_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[10] }
ble_pack u_core.u_gpio_core.lb_0084_reg_11_LC_5_13_2 { u_core.u_gpio_core.lb_0084_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[11] }
ble_pack u_core.u_gpio_core.lb_0084_reg_12_LC_5_13_3 { u_core.u_gpio_core.lb_0084_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[12] }
ble_pack u_core.u_gpio_core.lb_0084_reg_13_LC_5_13_4 { u_core.u_gpio_core.lb_0084_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[13] }
ble_pack u_core.u_gpio_core.lb_0084_reg_14_LC_5_13_5 { u_core.u_gpio_core.lb_0084_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[14] }
ble_pack u_core.u_gpio_core.lb_0084_reg_15_LC_5_13_6 { u_core.u_gpio_core.lb_0084_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[15] }
ble_pack u_core.u_gpio_core.lb_0084_reg_16_LC_5_13_7 { u_core.u_gpio_core.lb_0084_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[16] }
clb_pack LT_5_13 { u_core.u_gpio_core.lb_0084_reg_1_LC_5_13_0, u_core.u_gpio_core.lb_0084_reg_10_LC_5_13_1, u_core.u_gpio_core.lb_0084_reg_11_LC_5_13_2, u_core.u_gpio_core.lb_0084_reg_12_LC_5_13_3, u_core.u_gpio_core.lb_0084_reg_13_LC_5_13_4, u_core.u_gpio_core.lb_0084_reg_14_LC_5_13_5, u_core.u_gpio_core.lb_0084_reg_15_LC_5_13_6, u_core.u_gpio_core.lb_0084_reg_16_LC_5_13_7 }
set_location LT_5_13 5 13
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_11_LC_5_14_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[11] }
ble_pack u_core.u_gpio_core.lb_0090_reg_11_LC_5_14_1 { u_core.u_gpio_core.lb_0090_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[11] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_13_LC_5_14_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[13] }
ble_pack u_core.u_gpio_core.lb_0090_reg_13_LC_5_14_3 { u_core.u_gpio_core.lb_0090_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[13] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_0_LC_5_14_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[0] }
ble_pack u_core.u_gpio_core.lb_0090_reg_0_LC_5_14_5 { u_core.u_gpio_core.lb_0090_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_1_LC_5_14_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[1] }
ble_pack u_core.u_gpio_core.lb_0090_reg_1_LC_5_14_7 { u_core.u_gpio_core.lb_0090_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[1] }
clb_pack LT_5_14 { u_core.u_gpio_core.lb_rd_d_1_RNO_4_11_LC_5_14_0, u_core.u_gpio_core.lb_0090_reg_11_LC_5_14_1, u_core.u_gpio_core.lb_rd_d_1_RNO_4_13_LC_5_14_2, u_core.u_gpio_core.lb_0090_reg_13_LC_5_14_3, u_core.u_gpio_core.lb_rd_d_1_RNO_5_0_LC_5_14_4, u_core.u_gpio_core.lb_0090_reg_0_LC_5_14_5, u_core.u_gpio_core.lb_rd_d_1_RNO_5_1_LC_5_14_6, u_core.u_gpio_core.lb_0090_reg_1_LC_5_14_7 }
set_location LT_5_14 5 14
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_8_LC_5_15_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[8] }
ble_pack u_core.u_gpio_core.lb_0084_reg_8_LC_5_15_1 { u_core.u_gpio_core.lb_0084_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[8] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_10_LC_5_15_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_15_LC_5_15_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[15] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_3_4_LC_5_15_4 { u_core.u_gpio_core.lb_addr_p1_RNII5654_3[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_8_4_LC_5_15_5 { u_core.u_gpio_core.lb_addr_p1_RNII5654_8[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_4_LC_5_15_6 { u_core.u_gpio_core.lb_addr_p1_RNII5654[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_7_4_LC_5_15_7 { u_core.u_gpio_core.lb_addr_p1_RNII5654_7[4] }
clb_pack LT_5_15 { u_core.u_gpio_core.lb_rd_d_1_RNO_4_8_LC_5_15_0, u_core.u_gpio_core.lb_0084_reg_8_LC_5_15_1, u_core.u_gpio_core.lb_rd_d_1_RNO_6_10_LC_5_15_2, u_core.u_gpio_core.lb_rd_d_1_RNO_7_15_LC_5_15_3, u_core.u_gpio_core.lb_addr_p1_RNII5654_3_4_LC_5_15_4, u_core.u_gpio_core.lb_addr_p1_RNII5654_8_4_LC_5_15_5, u_core.u_gpio_core.lb_addr_p1_RNII5654_4_LC_5_15_6, u_core.u_gpio_core.lb_addr_p1_RNII5654_7_4_LC_5_15_7 }
set_location LT_5_15 5 15
ble_pack u_core.u_gpio_core.lb_002c_reg_30_LC_5_16_0 { u_core.u_gpio_core.lb_002c_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[30] }
ble_pack u_core.u_gpio_core.lb_002c_reg_31_LC_5_16_1 { u_core.u_gpio_core.lb_002c_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[31] }
ble_pack u_core.u_gpio_core.lb_002c_reg_4_LC_5_16_2 { u_core.u_gpio_core.lb_002c_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[4] }
ble_pack u_core.u_gpio_core.lb_002c_reg_5_LC_5_16_3 { u_core.u_gpio_core.lb_002c_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[5] }
ble_pack u_core.u_gpio_core.lb_002c_reg_6_LC_5_16_4 { u_core.u_gpio_core.lb_002c_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[6] }
ble_pack u_core.u_gpio_core.lb_002c_reg_7_LC_5_16_5 { u_core.u_gpio_core.lb_002c_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[7] }
ble_pack u_core.u_gpio_core.lb_002c_reg_8_LC_5_16_6 { u_core.u_gpio_core.lb_002c_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[8] }
ble_pack u_core.u_gpio_core.lb_002c_reg_28_LC_5_16_7 { u_core.u_gpio_core.lb_002c_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[28] }
clb_pack LT_5_16 { u_core.u_gpio_core.lb_002c_reg_30_LC_5_16_0, u_core.u_gpio_core.lb_002c_reg_31_LC_5_16_1, u_core.u_gpio_core.lb_002c_reg_4_LC_5_16_2, u_core.u_gpio_core.lb_002c_reg_5_LC_5_16_3, u_core.u_gpio_core.lb_002c_reg_6_LC_5_16_4, u_core.u_gpio_core.lb_002c_reg_7_LC_5_16_5, u_core.u_gpio_core.lb_002c_reg_8_LC_5_16_6, u_core.u_gpio_core.lb_002c_reg_28_LC_5_16_7 }
set_location LT_5_16 5 16
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_6_LC_5_17_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_6_LC_5_17_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[6] }
ble_pack u_core.u_gpio_core.lb_0090_reg_6_LC_5_17_2 { u_core.u_gpio_core.lb_0090_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_6_LC_5_17_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_6_LC_5_17_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_19_LC_5_17_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[19] }
ble_pack u_core.u_gpio_core.lb_0090_reg_19_LC_5_17_6 { u_core.u_gpio_core.lb_0090_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[19] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_2_LC_5_17_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[2] }
clb_pack LT_5_17 { u_core.u_gpio_core.lb_rd_d_1_RNO_6_6_LC_5_17_0, u_core.u_gpio_core.lb_rd_d_1_RNO_8_6_LC_5_17_1, u_core.u_gpio_core.lb_0090_reg_6_LC_5_17_2, u_core.u_gpio_core.lb_rd_d_1_RNO_7_6_LC_5_17_3, u_core.u_gpio_core.lb_rd_d_1_RNO_4_6_LC_5_17_4, u_core.u_gpio_core.lb_rd_d_1_RNO_5_19_LC_5_17_5, u_core.u_gpio_core.lb_0090_reg_19_LC_5_17_6, u_core.u_gpio_core.lb_rd_d_1_RNO_5_2_LC_5_17_7 }
set_location LT_5_17 5 17
ble_pack u_core.u_gpio_core.lb_009c_reg_31_LC_5_18_0 { u_core.u_gpio_core.lb_009c_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[31] }
ble_pack u_core.u_gpio_core.lb_009c_reg_4_LC_5_18_1 { u_core.u_gpio_core.lb_009c_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[4] }
ble_pack u_core.u_gpio_core.lb_009c_reg_5_LC_5_18_2 { u_core.u_gpio_core.lb_009c_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[5] }
ble_pack u_core.u_gpio_core.lb_009c_reg_6_LC_5_18_3 { u_core.u_gpio_core.lb_009c_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[6] }
ble_pack u_core.u_gpio_core.lb_009c_reg_7_LC_5_18_4 { u_core.u_gpio_core.lb_009c_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[7] }
ble_pack u_core.u_gpio_core.lb_009c_reg_8_LC_5_18_5 { u_core.u_gpio_core.lb_009c_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[8] }
ble_pack u_core.u_gpio_core.lb_009c_reg_9_LC_5_18_6 { u_core.u_gpio_core.lb_009c_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[9] }
clb_pack LT_5_18 { u_core.u_gpio_core.lb_009c_reg_31_LC_5_18_0, u_core.u_gpio_core.lb_009c_reg_4_LC_5_18_1, u_core.u_gpio_core.lb_009c_reg_5_LC_5_18_2, u_core.u_gpio_core.lb_009c_reg_6_LC_5_18_3, u_core.u_gpio_core.lb_009c_reg_7_LC_5_18_4, u_core.u_gpio_core.lb_009c_reg_8_LC_5_18_5, u_core.u_gpio_core.lb_009c_reg_9_LC_5_18_6 }
set_location LT_5_18 5 18
ble_pack u_core.u_gpio_core.lb_003c_reg_30_LC_5_19_0 { u_core.u_gpio_core.lb_003c_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[30] }
ble_pack u_core.u_gpio_core.lb_003c_reg_31_LC_5_19_1 { u_core.u_gpio_core.lb_003c_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[31] }
ble_pack u_core.u_gpio_core.lb_003c_reg_4_LC_5_19_2 { u_core.u_gpio_core.lb_003c_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[4] }
ble_pack u_core.u_gpio_core.lb_003c_reg_5_LC_5_19_3 { u_core.u_gpio_core.lb_003c_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[5] }
ble_pack u_core.u_gpio_core.lb_003c_reg_6_LC_5_19_4 { u_core.u_gpio_core.lb_003c_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[6] }
ble_pack u_core.u_gpio_core.lb_003c_reg_7_LC_5_19_5 { u_core.u_gpio_core.lb_003c_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[7] }
clb_pack LT_5_19 { u_core.u_gpio_core.lb_003c_reg_30_LC_5_19_0, u_core.u_gpio_core.lb_003c_reg_31_LC_5_19_1, u_core.u_gpio_core.lb_003c_reg_4_LC_5_19_2, u_core.u_gpio_core.lb_003c_reg_5_LC_5_19_3, u_core.u_gpio_core.lb_003c_reg_6_LC_5_19_4, u_core.u_gpio_core.lb_003c_reg_7_LC_5_19_5 }
set_location LT_5_19 5 19
ble_pack u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_2_LC_5_20_0 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_p1_LC_5_20_1 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_1_LC_5_20_2 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_0_LC_5_20_3 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_LC_5_20_4 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_RNO_0_LC_5_20_5 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_LC_5_20_6 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_1_LC_5_20_7 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[1] }
clb_pack LT_5_20 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_2_LC_5_20_0, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_p1_LC_5_20_1, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_1_LC_5_20_2, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_0_LC_5_20_3, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_LC_5_20_4, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_RNO_0_LC_5_20_5, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_LC_5_20_6, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_1_LC_5_20_7 }
set_location LT_5_20 5 20
ble_pack u_core.u_sump2.ctrl_06_reg_16_LC_6_1_0 { u_core.u_sump2.ctrl_06_reg_16_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[16] }
ble_pack u_core.u_sump2.ctrl_06_reg_17_LC_6_1_1 { u_core.u_sump2.ctrl_06_reg_17_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[17] }
ble_pack u_core.u_sump2.ctrl_06_reg_18_LC_6_1_2 { u_core.u_sump2.ctrl_06_reg_18_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[18] }
ble_pack u_core.u_sump2.ctrl_06_reg_19_LC_6_1_3 { u_core.u_sump2.ctrl_06_reg_19_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[19] }
ble_pack u_core.u_sump2.ctrl_06_reg_20_LC_6_1_4 { u_core.u_sump2.ctrl_06_reg_20_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[20] }
ble_pack u_core.u_sump2.ctrl_06_reg_21_LC_6_1_5 { u_core.u_sump2.ctrl_06_reg_21_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[21] }
ble_pack u_core.u_sump2.ctrl_06_reg_22_LC_6_1_6 { u_core.u_sump2.ctrl_06_reg_22_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[22] }
ble_pack u_core.u_sump2.ctrl_06_reg_23_LC_6_1_7 { u_core.u_sump2.ctrl_06_reg_23_THRU_LUT4_0, u_core.u_sump2.ctrl_06_reg[23] }
clb_pack LT_6_1 { u_core.u_sump2.ctrl_06_reg_16_LC_6_1_0, u_core.u_sump2.ctrl_06_reg_17_LC_6_1_1, u_core.u_sump2.ctrl_06_reg_18_LC_6_1_2, u_core.u_sump2.ctrl_06_reg_19_LC_6_1_3, u_core.u_sump2.ctrl_06_reg_20_LC_6_1_4, u_core.u_sump2.ctrl_06_reg_21_LC_6_1_5, u_core.u_sump2.ctrl_06_reg_22_LC_6_1_6, u_core.u_sump2.ctrl_06_reg_23_LC_6_1_7 }
set_location LT_6_1 6 1
ble_pack u_core.u_sump2.trigger_ptr_8_LC_6_2_0 { u_core.u_sump2.trigger_ptr_8_THRU_LUT4_0, u_core.u_sump2.trigger_ptr[8] }
ble_pack u_core.u_sump2.trigger_ptr_9_LC_6_2_1 { u_core.u_sump2.trigger_ptr_9_THRU_LUT4_0, u_core.u_sump2.trigger_ptr[9] }
clb_pack LT_6_2 { u_core.u_sump2.trigger_ptr_8_LC_6_2_0, u_core.u_sump2.trigger_ptr_9_LC_6_2_1 }
set_location LT_6_2 6 2
ble_pack u_core.u_sump2.trigger_ptr_0_LC_6_3_0 { u_core.u_sump2.trigger_ptr_0_THRU_LUT4_0, u_core.u_sump2.trigger_ptr[0] }
ble_pack u_core.u_sump2.trigger_ptr_1_LC_6_3_1 { u_core.u_sump2.trigger_ptr_1_THRU_LUT4_0, u_core.u_sump2.trigger_ptr[1] }
ble_pack u_core.u_sump2.trigger_ptr_2_LC_6_3_2 { u_core.u_sump2.trigger_ptr_2_THRU_LUT4_0, u_core.u_sump2.trigger_ptr[2] }
ble_pack u_core.u_sump2.trigger_ptr_3_LC_6_3_3 { u_core.u_sump2.trigger_ptr_3_THRU_LUT4_0, u_core.u_sump2.trigger_ptr[3] }
ble_pack u_core.u_sump2.trigger_ptr_4_LC_6_3_4 { u_core.u_sump2.trigger_ptr_4_THRU_LUT4_0, u_core.u_sump2.trigger_ptr[4] }
ble_pack u_core.u_sump2.trigger_ptr_5_LC_6_3_5 { u_core.u_sump2.trigger_ptr_5_THRU_LUT4_0, u_core.u_sump2.trigger_ptr[5] }
ble_pack u_core.u_sump2.trigger_ptr_6_LC_6_3_6 { u_core.u_sump2.trigger_ptr_6_THRU_LUT4_0, u_core.u_sump2.trigger_ptr[6] }
ble_pack u_core.u_sump2.trigger_ptr_7_LC_6_3_7 { u_core.u_sump2.trigger_ptr_7_THRU_LUT4_0, u_core.u_sump2.trigger_ptr[7] }
clb_pack LT_6_3 { u_core.u_sump2.trigger_ptr_0_LC_6_3_0, u_core.u_sump2.trigger_ptr_1_LC_6_3_1, u_core.u_sump2.trigger_ptr_2_LC_6_3_2, u_core.u_sump2.trigger_ptr_3_LC_6_3_3, u_core.u_sump2.trigger_ptr_4_LC_6_3_4, u_core.u_sump2.trigger_ptr_5_LC_6_3_5, u_core.u_sump2.trigger_ptr_6_LC_6_3_6, u_core.u_sump2.trigger_ptr_7_LC_6_3_7 }
set_location LT_6_3 6 3
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_13_LC_6_4_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[13] }
ble_pack u_core.u_gpio_core.gpio_pin_q_1_13_LC_6_4_1 { u_core.u_gpio_core.gpio_pin_q_1_13_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[13] }
ble_pack u_core.u_sump2.events_loc_2_LC_6_4_2 { u_core.u_sump2.events_loc_2_THRU_LUT4_0, u_core.u_sump2.events_loc[2] }
ble_pack u_core.events_din_13_LC_6_4_3 { u_core.events_din_13_THRU_LUT4_0, u_core.events_din[13] }
ble_pack u_core.u_sump2.a_di_27_LC_6_4_4 { u_core.u_sump2.a_di_27_THRU_LUT4_0, u_core.u_sump2.a_di[27] }
ble_pack u_core.u_sump2.data_en_loc_p1_RNO_5_LC_6_4_5 { u_core.u_sump2.data_en_loc_p1_RNO_5 }
ble_pack u_core.events_din_12_LC_6_4_6 { u_core.events_din_12_THRU_LUT4_0, u_core.events_din[12] }
ble_pack u_core.u_sump2.a_addr_p2_8_LC_6_4_7 { u_core.u_sump2.a_addr_p2_8_THRU_LUT4_0, u_core.u_sump2.a_addr_p2[8] }
clb_pack LT_6_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2_13_LC_6_4_0, u_core.u_gpio_core.gpio_pin_q_1_13_LC_6_4_1, u_core.u_sump2.events_loc_2_LC_6_4_2, u_core.events_din_13_LC_6_4_3, u_core.u_sump2.a_di_27_LC_6_4_4, u_core.u_sump2.data_en_loc_p1_RNO_5_LC_6_4_5, u_core.events_din_12_LC_6_4_6, u_core.u_sump2.a_addr_p2_8_LC_6_4_7 }
set_location LT_6_4 6 4
ble_pack u_core.u_sump2.data_en_loc_p1_RNO_3_LC_6_5_0 { u_core.u_sump2.data_en_loc_p1_RNO_3 }
ble_pack u_core.u_sump2.a_we_p1_LC_6_5_1 { u_core.u_sump2.a_we_p1_THRU_LUT4_0, u_core.u_sump2.a_we_p1 }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_10_LC_6_5_2 { u_core.u_sump2.ctrl_13_reg_p1_10_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[10] }
ble_pack u_core.u_sump2.acquired_jk_RNI48FA_LC_6_5_3 { u_core.u_sump2.acquired_jk_RNI48FA }
ble_pack u_core.u_sump2.a_we_p2_LC_6_5_4 { u_core.u_sump2.a_we_p2_THRU_LUT4_0, u_core.u_sump2.a_we_p2 }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNISOJJ1_14_LC_6_5_5 { u_core.u_sump2.ctrl_13_reg_p1_RNISOJJ1[14] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNI5JPP_10_LC_6_5_6 { u_core.u_sump2.ctrl_13_reg_p1_RNI5JPP[10] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNIKGJJ1_12_LC_6_5_7 { u_core.u_sump2.ctrl_13_reg_p1_RNIKGJJ1[12] }
clb_pack LT_6_5 { u_core.u_sump2.data_en_loc_p1_RNO_3_LC_6_5_0, u_core.u_sump2.a_we_p1_LC_6_5_1, u_core.u_sump2.ctrl_13_reg_p1_10_LC_6_5_2, u_core.u_sump2.acquired_jk_RNI48FA_LC_6_5_3, u_core.u_sump2.a_we_p2_LC_6_5_4, u_core.u_sump2.ctrl_13_reg_p1_RNISOJJ1_14_LC_6_5_5, u_core.u_sump2.ctrl_13_reg_p1_RNI5JPP_10_LC_6_5_6, u_core.u_sump2.ctrl_13_reg_p1_RNIKGJJ1_12_LC_6_5_7 }
set_location LT_6_5 6 5
ble_pack u_core.u_gpio_core.gpio_pin_q_1_3_LC_6_6_0 { u_core.u_gpio_core.gpio_pin_q_1_3_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[3] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNIH7ID5_10_LC_6_6_1 { u_core.u_sump2.ctrl_13_reg_p1_RNIH7ID5[10] }
ble_pack u_core.u_sump2.data_en_loc_p1_RNIQR7JH_LC_6_6_2 { u_core.u_sump2.data_en_loc_p1_RNIQR7JH }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNIO6HC1_17_LC_6_6_3 { u_core.u_sump2.ctrl_13_reg_p1_RNIO6HC1[17] }
ble_pack u_core.events_din_17_LC_6_6_4 { u_core.events_din_17_THRU_LUT4_0, u_core.events_din[17] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNIK2HC1_16_LC_6_6_5 { u_core.u_sump2.ctrl_13_reg_p1_RNIK2HC1[16] }
ble_pack u_core.events_din_16_LC_6_6_6 { u_core.events_din_16_THRU_LUT4_0, u_core.events_din[16] }
ble_pack u_core.u_sump2.a_addr_p1_9_LC_6_6_7 { u_core.u_sump2.a_addr_p1_9_THRU_LUT4_0, u_core.u_sump2.a_addr_p1[9] }
clb_pack LT_6_6 { u_core.u_gpio_core.gpio_pin_q_1_3_LC_6_6_0, u_core.u_sump2.ctrl_13_reg_p1_RNIH7ID5_10_LC_6_6_1, u_core.u_sump2.data_en_loc_p1_RNIQR7JH_LC_6_6_2, u_core.u_sump2.ctrl_13_reg_p1_RNIO6HC1_17_LC_6_6_3, u_core.events_din_17_LC_6_6_4, u_core.u_sump2.ctrl_13_reg_p1_RNIK2HC1_16_LC_6_6_5, u_core.events_din_16_LC_6_6_6, u_core.u_sump2.a_addr_p1_9_LC_6_6_7 }
set_location LT_6_6 6 6
ble_pack u_core.u_sump2.a_addr_p1_8_LC_6_7_1 { u_core.u_sump2.a_addr_p1_8_THRU_LUT4_0, u_core.u_sump2.a_addr_p1[8] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_23_LC_6_7_2 { u_core.u_sump2.ctrl_13_reg_p1_23_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[23] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_26_LC_6_7_3 { u_core.u_sump2.ctrl_13_reg_p1_26_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[26] }
ble_pack u_core.u_sump2.data_en_loc_p1_LC_6_7_4 { u_core.u_sump2.data_en_loc_p1_RNO, u_core.u_sump2.data_en_loc_p1 }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_RNO_LC_6_7_5 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNO }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_27_LC_6_7_6 { u_core.u_sump2.ctrl_13_reg_p1_27_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[27] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_29_LC_6_7_7 { u_core.u_sump2.ctrl_13_reg_p1_29_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[29] }
clb_pack LT_6_7 { u_core.u_sump2.a_addr_p1_8_LC_6_7_1, u_core.u_sump2.ctrl_13_reg_p1_23_LC_6_7_2, u_core.u_sump2.ctrl_13_reg_p1_26_LC_6_7_3, u_core.u_sump2.data_en_loc_p1_LC_6_7_4, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_7_c_RNO_LC_6_7_5, u_core.u_sump2.ctrl_13_reg_p1_27_LC_6_7_6, u_core.u_sump2.ctrl_13_reg_p1_29_LC_6_7_7 }
set_location LT_6_7 6 7
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_5_c_RNO_LC_6_8_0 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_5_c_RNO }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_31_LC_6_8_1 { u_core.u_sump2.ctrl_13_reg_p1_31_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[31] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNIM6JC1_21_LC_6_8_2 { u_core.u_sump2.ctrl_13_reg_p1_RNIM6JC1[21] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_6_LC_6_8_3 { u_core.u_sump2.ctrl_13_reg_p1_6_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[6] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_5_LC_6_8_4 { u_core.u_sump2.ctrl_13_reg_p1_5_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[5] }
ble_pack u_core.events_din_21_LC_6_8_5 { u_core.events_din_21_THRU_LUT4_0, u_core.events_din[21] }
ble_pack u_core.u_sump2.data_en_loc_p1_RNO_0_LC_6_8_6 { u_core.u_sump2.data_en_loc_p1_RNO_0 }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_1_c_RNO_LC_6_8_7 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_1_c_RNO }
clb_pack LT_6_8 { u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_5_c_RNO_LC_6_8_0, u_core.u_sump2.ctrl_13_reg_p1_31_LC_6_8_1, u_core.u_sump2.ctrl_13_reg_p1_RNIM6JC1_21_LC_6_8_2, u_core.u_sump2.ctrl_13_reg_p1_6_LC_6_8_3, u_core.u_sump2.ctrl_13_reg_p1_5_LC_6_8_4, u_core.events_din_21_LC_6_8_5, u_core.u_sump2.data_en_loc_p1_RNO_0_LC_6_8_6, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_1_c_RNO_LC_6_8_7 }
set_location LT_6_8 6 8
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNII2JC1_20_LC_6_9_0 { u_core.u_sump2.ctrl_13_reg_p1_RNII2JC1[20] }
ble_pack u_core.events_din_4_LC_6_9_2 { u_core.events_din_4_THRU_LUT4_0, u_core.events_din[4] }
ble_pack u_core.u_sump2.events_loc_4_LC_6_9_3 { u_core.u_sump2.events_loc_4_THRU_LUT4_0, u_core.u_sump2.events_loc[4] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_7_LC_6_9_4 { u_core.u_sump2.ctrl_13_reg_p1_7_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[7] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_20_LC_6_9_5 { u_core.u_sump2.ctrl_13_reg_p1_20_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[20] }
ble_pack u_core.events_din_20_LC_6_9_7 { u_core.events_din_20_THRU_LUT4_0, u_core.events_din[20] }
clb_pack LT_6_9 { u_core.u_sump2.ctrl_13_reg_p1_RNII2JC1_20_LC_6_9_0, u_core.events_din_4_LC_6_9_2, u_core.u_sump2.events_loc_4_LC_6_9_3, u_core.u_sump2.ctrl_13_reg_p1_7_LC_6_9_4, u_core.u_sump2.ctrl_13_reg_p1_20_LC_6_9_5, u_core.events_din_20_LC_6_9_7 }
set_location LT_6_9 6 9
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_13_LC_6_10_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[13] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_13_LC_6_10_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[13] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_13_LC_6_10_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[13] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_13_LC_6_10_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[13] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_13_LC_6_10_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[13] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_13_LC_6_10_5 { u_core.u_gpio_core.lb_rd_d_1_RNO[13], u_core.u_gpio_core.lb_rd_d_1[13] }
clb_pack LT_6_10 { u_core.u_gpio_core.lb_rd_d_1_RNO_6_13_LC_6_10_0, u_core.u_gpio_core.lb_rd_d_1_RNO_8_13_LC_6_10_1, u_core.u_gpio_core.lb_rd_d_1_RNO_7_13_LC_6_10_2, u_core.u_gpio_core.lb_rd_d_1_RNO_5_13_LC_6_10_3, u_core.u_gpio_core.lb_rd_d_1_RNO_0_13_LC_6_10_4, u_core.u_gpio_core.lb_rd_d_1_13_LC_6_10_5 }
set_location LT_6_10 6 10
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_17_LC_6_11_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[17] }
ble_pack u_core.u_gpio_core.lb_0030_reg_17_LC_6_11_1 { u_core.u_gpio_core.lb_0030_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_20_LC_6_11_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[20] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_12_LC_6_11_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_12_LC_6_11_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[12] }
ble_pack u_core.u_gpio_core.lb_0030_reg_20_LC_6_11_5 { u_core.u_gpio_core.lb_0030_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[20] }
ble_pack lb_rd_p1_RNI3L15_LC_6_11_6 { lb_rd_p1_RNI3L15 }
ble_pack u_core.u_sump2.N_2149_i_0_a2_LC_6_11_7 { u_core.u_sump2.N_2149_i_0_a2 }
clb_pack LT_6_11 { u_core.u_gpio_core.lb_rd_d_1_RNO_1_17_LC_6_11_0, u_core.u_gpio_core.lb_0030_reg_17_LC_6_11_1, u_core.u_gpio_core.lb_rd_d_1_RNO_9_20_LC_6_11_2, u_core.u_gpio_core.lb_rd_d_1_RNO_11_12_LC_6_11_3, u_core.u_gpio_core.lb_rd_d_1_RNO_8_12_LC_6_11_4, u_core.u_gpio_core.lb_0030_reg_20_LC_6_11_5, lb_rd_p1_RNI3L15_LC_6_11_6, u_core.u_sump2.N_2149_i_0_a2_LC_6_11_7 }
set_location LT_6_11 6 11
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_7_LC_6_12_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_7_LC_6_12_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[7], u_core.u_gpio_core.lb_rd_d_1[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_7_LC_6_12_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_7_LC_6_12_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_7_LC_6_12_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_7_LC_6_12_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[7] }
clb_pack LT_6_12 { u_core.u_gpio_core.lb_rd_d_1_RNO_2_7_LC_6_12_0, u_core.u_gpio_core.lb_rd_d_1_7_LC_6_12_1, u_core.u_gpio_core.lb_rd_d_1_RNO_0_7_LC_6_12_2, u_core.u_gpio_core.lb_rd_d_1_RNO_4_7_LC_6_12_3, u_core.u_gpio_core.lb_rd_d_1_RNO_1_7_LC_6_12_4, u_core.u_gpio_core.lb_rd_d_1_RNO_6_7_LC_6_12_5 }
set_location LT_6_12 6 12
ble_pack u_core.u_gpio_core.lb_0084_reg_0_LC_6_13_0 { u_core.u_gpio_core.lb_0084_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_0_LC_6_13_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_0_LC_6_13_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_0_LC_6_13_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_0_LC_6_13_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_1_LC_6_13_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[1] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_1_LC_6_13_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[1] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_1_LC_6_13_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[1] }
clb_pack LT_6_13 { u_core.u_gpio_core.lb_0084_reg_0_LC_6_13_0, u_core.u_gpio_core.lb_rd_d_1_RNO_8_0_LC_6_13_1, u_core.u_gpio_core.lb_rd_d_1_RNO_3_0_LC_6_13_2, u_core.u_gpio_core.lb_rd_d_1_RNO_10_0_LC_6_13_3, u_core.u_gpio_core.lb_rd_d_1_RNO_7_0_LC_6_13_4, u_core.u_gpio_core.lb_rd_d_1_RNO_8_1_LC_6_13_5, u_core.u_gpio_core.lb_rd_d_1_RNO_3_1_LC_6_13_6, u_core.u_gpio_core.lb_rd_d_1_RNO_7_1_LC_6_13_7 }
set_location LT_6_13 6 13
ble_pack u_core.u_gpio_core.lb_rd_d_1_0_LC_6_14_0 { u_core.u_gpio_core.lb_rd_d_1_RNO[0], u_core.u_gpio_core.lb_rd_d_1[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_0_LC_6_14_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[0] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_4_LC_6_14_2 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_0_LC_6_14_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_0_LC_6_14_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_0_LC_6_14_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_0_LC_6_14_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[0] }
clb_pack LT_6_14 { u_core.u_gpio_core.lb_rd_d_1_0_LC_6_14_0, u_core.u_gpio_core.lb_rd_d_1_RNO_9_0_LC_6_14_1, u_core.u_gpio_core.lb_addr_p1_RNISHQR3_4_LC_6_14_2, u_core.u_gpio_core.lb_rd_d_1_RNO_2_0_LC_6_14_3, u_core.u_gpio_core.lb_rd_d_1_RNO_4_0_LC_6_14_4, u_core.u_gpio_core.lb_rd_d_1_RNO_1_0_LC_6_14_5, u_core.u_gpio_core.lb_rd_d_1_RNO_6_0_LC_6_14_6 }
set_location LT_6_14 6 14
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_12_LC_6_15_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_12_LC_6_15_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[12], u_core.u_gpio_core.lb_rd_d_1[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_12_LC_6_15_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_12_LC_6_15_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_12_LC_6_15_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[12] }
clb_pack LT_6_15 { u_core.u_gpio_core.lb_rd_d_1_RNO_2_12_LC_6_15_0, u_core.u_gpio_core.lb_rd_d_1_12_LC_6_15_1, u_core.u_gpio_core.lb_rd_d_1_RNO_1_12_LC_6_15_2, u_core.u_gpio_core.lb_rd_d_1_RNO_0_12_LC_6_15_3, u_core.u_gpio_core.lb_rd_d_1_RNO_7_12_LC_6_15_4 }
set_location LT_6_15 6 15
ble_pack u_core.u_gpio_core.lb_0098_reg_0_LC_6_16_0 { u_core.u_gpio_core.lb_0098_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[0] }
ble_pack u_core.u_gpio_core.lb_0098_reg_11_LC_6_16_1 { u_core.u_gpio_core.lb_0098_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[11] }
ble_pack u_core.u_gpio_core.lb_0098_reg_12_LC_6_16_2 { u_core.u_gpio_core.lb_0098_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[12] }
ble_pack u_core.u_gpio_core.lb_0098_reg_13_LC_6_16_3 { u_core.u_gpio_core.lb_0098_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[13] }
ble_pack u_core.u_gpio_core.lb_0098_reg_14_LC_6_16_4 { u_core.u_gpio_core.lb_0098_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[14] }
ble_pack u_core.u_gpio_core.lb_0098_reg_15_LC_6_16_5 { u_core.u_gpio_core.lb_0098_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[15] }
ble_pack u_core.u_gpio_core.lb_0098_reg_16_LC_6_16_6 { u_core.u_gpio_core.lb_0098_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[16] }
ble_pack u_core.u_gpio_core.lb_0098_reg_17_LC_6_16_7 { u_core.u_gpio_core.lb_0098_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[17] }
clb_pack LT_6_16 { u_core.u_gpio_core.lb_0098_reg_0_LC_6_16_0, u_core.u_gpio_core.lb_0098_reg_11_LC_6_16_1, u_core.u_gpio_core.lb_0098_reg_12_LC_6_16_2, u_core.u_gpio_core.lb_0098_reg_13_LC_6_16_3, u_core.u_gpio_core.lb_0098_reg_14_LC_6_16_4, u_core.u_gpio_core.lb_0098_reg_15_LC_6_16_5, u_core.u_gpio_core.lb_0098_reg_16_LC_6_16_6, u_core.u_gpio_core.lb_0098_reg_17_LC_6_16_7 }
set_location LT_6_16 6 16
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_5_LC_6_17_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_5_LC_6_17_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[5], u_core.u_gpio_core.lb_rd_d_1[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_5_LC_6_17_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_5_LC_6_17_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_5_LC_6_17_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_5_LC_6_17_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[5] }
clb_pack LT_6_17 { u_core.u_gpio_core.lb_rd_d_1_RNO_1_5_LC_6_17_0, u_core.u_gpio_core.lb_rd_d_1_5_LC_6_17_1, u_core.u_gpio_core.lb_rd_d_1_RNO_0_5_LC_6_17_2, u_core.u_gpio_core.lb_rd_d_1_RNO_6_5_LC_6_17_3, u_core.u_gpio_core.lb_rd_d_1_RNO_2_5_LC_6_17_4, u_core.u_gpio_core.lb_rd_d_1_RNO_4_5_LC_6_17_5 }
set_location LT_6_17 6 17
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_30_LC_6_18_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[30] }
ble_pack u_core.u_gpio_core.lb_008c_reg_30_LC_6_18_1 { u_core.u_gpio_core.lb_008c_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_31_LC_6_18_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[31] }
ble_pack u_core.u_gpio_core.lb_008c_reg_31_LC_6_18_3 { u_core.u_gpio_core.lb_008c_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[31] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_5_LC_6_18_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[5] }
ble_pack u_core.u_gpio_core.lb_008c_reg_5_LC_6_18_5 { u_core.u_gpio_core.lb_008c_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_7_LC_6_18_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[7] }
ble_pack u_core.u_gpio_core.lb_008c_reg_7_LC_6_18_7 { u_core.u_gpio_core.lb_008c_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[7] }
clb_pack LT_6_18 { u_core.u_gpio_core.lb_rd_d_1_RNO_9_30_LC_6_18_0, u_core.u_gpio_core.lb_008c_reg_30_LC_6_18_1, u_core.u_gpio_core.lb_rd_d_1_RNO_9_31_LC_6_18_2, u_core.u_gpio_core.lb_008c_reg_31_LC_6_18_3, u_core.u_gpio_core.lb_rd_d_1_RNO_9_5_LC_6_18_4, u_core.u_gpio_core.lb_008c_reg_5_LC_6_18_5, u_core.u_gpio_core.lb_rd_d_1_RNO_9_7_LC_6_18_6, u_core.u_gpio_core.lb_008c_reg_7_LC_6_18_7 }
set_location LT_6_18 6 18
ble_pack u_core.u_gpio_core.lb_0020_reg_23_LC_6_19_0 { u_core.u_gpio_core.lb_0020_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[23] }
ble_pack u_core.u_gpio_core.lb_0020_reg_24_LC_6_19_1 { u_core.u_gpio_core.lb_0020_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[24] }
ble_pack u_core.u_gpio_core.lb_0020_reg_25_LC_6_19_2 { u_core.u_gpio_core.lb_0020_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[25] }
ble_pack u_core.u_gpio_core.lb_0020_reg_26_LC_6_19_3 { u_core.u_gpio_core.lb_0020_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[26] }
ble_pack u_core.u_gpio_core.lb_0020_reg_27_LC_6_19_4 { u_core.u_gpio_core.lb_0020_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[27] }
ble_pack u_core.u_gpio_core.lb_0020_reg_28_LC_6_19_5 { u_core.u_gpio_core.lb_0020_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[28] }
ble_pack u_core.u_gpio_core.lb_0020_reg_29_LC_6_19_6 { u_core.u_gpio_core.lb_0020_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[29] }
ble_pack u_core.u_gpio_core.lb_0020_reg_3_LC_6_19_7 { u_core.u_gpio_core.lb_0020_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0020_reg[3] }
clb_pack LT_6_19 { u_core.u_gpio_core.lb_0020_reg_23_LC_6_19_0, u_core.u_gpio_core.lb_0020_reg_24_LC_6_19_1, u_core.u_gpio_core.lb_0020_reg_25_LC_6_19_2, u_core.u_gpio_core.lb_0020_reg_26_LC_6_19_3, u_core.u_gpio_core.lb_0020_reg_27_LC_6_19_4, u_core.u_gpio_core.lb_0020_reg_28_LC_6_19_5, u_core.u_gpio_core.lb_0020_reg_29_LC_6_19_6, u_core.u_gpio_core.lb_0020_reg_3_LC_6_19_7 }
set_location LT_6_19 6 19
ble_pack u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_3_LC_6_20_0 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_3_LC_6_20_1 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_p1_LC_6_20_2 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_p1_LC_6_20_3 { u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_2_LC_6_20_4 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_2_LC_6_20_5 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[2] }
ble_pack gpio_pin_iobuf_RNO_5_LC_6_20_6 { gpio_pin_iobuf_RNO[5] }
ble_pack u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_3_LC_6_20_7 { u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[3] }
clb_pack LT_6_20 { u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_3_LC_6_20_0, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_3_LC_6_20_1, u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_p1_LC_6_20_2, u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_p1_LC_6_20_3, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_2_LC_6_20_4, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_2_LC_6_20_5, gpio_pin_iobuf_RNO_5_LC_6_20_6, u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_3_LC_6_20_7 }
set_location LT_6_20 6 20
ble_pack u_core.u_sump2.a_addr_9_LC_7_1_0 { u_core.u_sump2.a_addr_RNO[9], u_core.u_sump2.a_addr[9] }
clb_pack LT_7_1 { u_core.u_sump2.a_addr_9_LC_7_1_0 }
set_location LT_7_1 7 1
ble_pack u_core.u_sump2.ctrl_04_reg_e_0_0_LC_7_2_0 { u_core.u_sump2.ctrl_04_reg_e_0_0_THRU_LUT4_0, u_core.u_sump2.ctrl_04_reg_e_0[0] }
ble_pack u_core.u_sump2.ctrl_04_reg_e_0_1_LC_7_2_1 { u_core.u_sump2.ctrl_04_reg_e_0_1_THRU_LUT4_0, u_core.u_sump2.ctrl_04_reg_e_0[1] }
ble_pack u_core.u_sump2.ctrl_04_reg_e_0_2_LC_7_2_2 { u_core.u_sump2.ctrl_04_reg_e_0_2_THRU_LUT4_0, u_core.u_sump2.ctrl_04_reg_e_0[2] }
ble_pack u_core.u_sump2.ctrl_04_reg_e_0_3_LC_7_2_3 { u_core.u_sump2.ctrl_04_reg_e_0_3_THRU_LUT4_0, u_core.u_sump2.ctrl_04_reg_e_0[3] }
clb_pack LT_7_2 { u_core.u_sump2.ctrl_04_reg_e_0_0_LC_7_2_0, u_core.u_sump2.ctrl_04_reg_e_0_1_LC_7_2_1, u_core.u_sump2.ctrl_04_reg_e_0_2_LC_7_2_2, u_core.u_sump2.ctrl_04_reg_e_0_3_LC_7_2_3 }
set_location LT_7_2 7 2
ble_pack u_core.u_sump2.ctrl_04_reg_e_0_RNI3VKD2_2_LC_7_3_0 { u_core.u_sump2.ctrl_04_reg_e_0_RNI3VKD2[2] }
ble_pack u_core.u_sump2.trigger_or_p1_RNIPLKT_LC_7_3_1 { u_core.u_sump2.trigger_or_p1_RNIPLKT }
ble_pack u_core.u_sump2.trigger_and_p1_RNIT0G51_LC_7_3_2 { u_core.u_sump2.trigger_and_p1_RNIT0G51 }
ble_pack u_core.u_sump2.ctrl_04_reg_e_0_RNIMM432_1_LC_7_3_3 { u_core.u_sump2.ctrl_04_reg_e_0_RNIMM432[1] }
ble_pack u_core.u_sump2.trigger_or_p1_RNI4JCO_LC_7_3_4 { u_core.u_sump2.trigger_or_p1_RNI4JCO }
ble_pack u_core.u_sump2.trigger_or_p1_LC_7_3_5 { u_core.u_sump2.trigger_or_p1_THRU_LUT4_0, u_core.u_sump2.trigger_or_p1 }
ble_pack u_core.u_sump2.trigger_and_p1_LC_7_3_6 { u_core.u_sump2.trigger_and_p1_THRU_LUT4_0, u_core.u_sump2.trigger_and_p1 }
ble_pack u_core.u_sump2.trigger_or_LC_7_3_7 { u_core.u_sump2.trigger_or_RNO, u_core.u_sump2.trigger_or }
clb_pack LT_7_3 { u_core.u_sump2.ctrl_04_reg_e_0_RNI3VKD2_2_LC_7_3_0, u_core.u_sump2.trigger_or_p1_RNIPLKT_LC_7_3_1, u_core.u_sump2.trigger_and_p1_RNIT0G51_LC_7_3_2, u_core.u_sump2.ctrl_04_reg_e_0_RNIMM432_1_LC_7_3_3, u_core.u_sump2.trigger_or_p1_RNI4JCO_LC_7_3_4, u_core.u_sump2.trigger_or_p1_LC_7_3_5, u_core.u_sump2.trigger_and_p1_LC_7_3_6, u_core.u_sump2.trigger_or_LC_7_3_7 }
set_location LT_7_3 7 3
ble_pack u_core.u_sump2.a_di_1_LC_7_4_0 { u_core.u_sump2.a_di_1_THRU_LUT4_0, u_core.u_sump2.a_di[1] }
ble_pack u_core.u_sump2.events_loc_15_LC_7_4_1 { u_core.u_sump2.events_loc_15_THRU_LUT4_0, u_core.u_sump2.events_loc[15] }
ble_pack u_core.u_sump2.trigger_or_RNO_2_LC_7_4_2 { u_core.u_sump2.trigger_or_RNO_2 }
ble_pack u_core.u_sump2.trigger_or_RNO_0_LC_7_4_3 { u_core.u_sump2.trigger_or_RNO_0 }
ble_pack u_core.events_din_10_LC_7_4_4 { u_core.events_din_10_THRU_LUT4_0, u_core.events_din[10] }
ble_pack u_core.u_sump2.events_loc_13_LC_7_4_5 { u_core.u_sump2.events_loc_13_THRU_LUT4_0, u_core.u_sump2.events_loc[13] }
ble_pack u_core.u_sump2.a_di_19_LC_7_4_6 { u_core.u_sump2.a_di_19_THRU_LUT4_0, u_core.u_sump2.a_di[19] }
ble_pack u_core.u_sump2.events_loc_14_LC_7_4_7 { u_core.u_sump2.events_loc_14_THRU_LUT4_0, u_core.u_sump2.events_loc[14] }
clb_pack LT_7_4 { u_core.u_sump2.a_di_1_LC_7_4_0, u_core.u_sump2.events_loc_15_LC_7_4_1, u_core.u_sump2.trigger_or_RNO_2_LC_7_4_2, u_core.u_sump2.trigger_or_RNO_0_LC_7_4_3, u_core.events_din_10_LC_7_4_4, u_core.u_sump2.events_loc_13_LC_7_4_5, u_core.u_sump2.a_di_19_LC_7_4_6, u_core.u_sump2.events_loc_14_LC_7_4_7 }
set_location LT_7_4 7 4
ble_pack u_core.u_sump2.ctrl_13_reg_p1_11_LC_7_5_0 { u_core.u_sump2.ctrl_13_reg_p1_11_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[11] }
ble_pack u_core.u_sump2.data_en_loc_p1_RNO_6_LC_7_5_1 { u_core.u_sump2.data_en_loc_p1_RNO_6 }
ble_pack u_core.u_sump2.a_di_2_LC_7_5_2 { u_core.u_sump2.a_di_2_THRU_LUT4_0, u_core.u_sump2.a_di[2] }
ble_pack u_core.events_din_14_LC_7_5_3 { u_core.events_din_14_THRU_LUT4_0, u_core.events_din[14] }
ble_pack u_core.u_sump2.a_we_RNO_0_LC_7_5_4 { u_core.u_sump2.a_we_RNO_0 }
ble_pack u_core.u_sump2.a_we_LC_7_5_5 { u_core.u_sump2.a_we_RNO, u_core.u_sump2.a_we }
ble_pack u_core.u_sump2.a_di_16_LC_7_5_6 { u_core.u_sump2.a_di_16_THRU_LUT4_0, u_core.u_sump2.a_di[16] }
ble_pack u_core.events_din_15_LC_7_5_7 { u_core.events_din_15_THRU_LUT4_0, u_core.events_din[15] }
clb_pack LT_7_5 { u_core.u_sump2.ctrl_13_reg_p1_11_LC_7_5_0, u_core.u_sump2.data_en_loc_p1_RNO_6_LC_7_5_1, u_core.u_sump2.a_di_2_LC_7_5_2, u_core.events_din_14_LC_7_5_3, u_core.u_sump2.a_we_RNO_0_LC_7_5_4, u_core.u_sump2.a_we_LC_7_5_5, u_core.u_sump2.a_di_16_LC_7_5_6, u_core.events_din_15_LC_7_5_7 }
set_location LT_7_5 7 5
ble_pack u_core.u_sump2.ctrl_13_reg_p1_9_LC_7_6_0 { u_core.u_sump2.ctrl_13_reg_p1_9_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[9] }
ble_pack u_core.u_sump2.data_en_loc_p1_RNO_2_LC_7_6_1 { u_core.u_sump2.data_en_loc_p1_RNO_2 }
ble_pack u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_2_c_RNO_LC_7_6_2 { u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_2_c_RNO }
ble_pack u_core.u_sump2.data_en_loc_p1_RNISA032_0_LC_7_6_3 { u_core.u_sump2.data_en_loc_p1_RNISA032_0 }
ble_pack u_core.u_sump2.a_di_9_LC_7_6_4 { u_core.u_sump2.a_di_9_THRU_LUT4_0, u_core.u_sump2.a_di[9] }
ble_pack u_core.u_sump2.data_en_loc_p1_RNISA032_LC_7_6_5 { u_core.u_sump2.data_en_loc_p1_RNISA032 }
ble_pack u_core.u_sump2.a_we_RNO_2_LC_7_6_6 { u_core.u_sump2.a_we_RNO_2 }
ble_pack u_core.u_sump2.a_we_RNO_1_LC_7_6_7 { u_core.u_sump2.a_we_RNO_1 }
clb_pack LT_7_6 { u_core.u_sump2.ctrl_13_reg_p1_9_LC_7_6_0, u_core.u_sump2.data_en_loc_p1_RNO_2_LC_7_6_1, u_core.u_sump2.proc_data_en_un1_ctrl_13_reg_p1_1_2_c_RNO_LC_7_6_2, u_core.u_sump2.data_en_loc_p1_RNISA032_0_LC_7_6_3, u_core.u_sump2.a_di_9_LC_7_6_4, u_core.u_sump2.data_en_loc_p1_RNISA032_LC_7_6_5, u_core.u_sump2.a_we_RNO_2_LC_7_6_6, u_core.u_sump2.a_we_RNO_1_LC_7_6_7 }
set_location LT_7_6 7 6
ble_pack u_core.u_sump2.ctrl_13_reg_23_LC_7_7_0 { u_core.u_sump2.ctrl_13_reg_23_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[23] }
ble_pack u_core.u_sump2.ctrl_13_reg_24_LC_7_7_1 { u_core.u_sump2.ctrl_13_reg_24_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[24] }
ble_pack u_core.u_sump2.ctrl_13_reg_25_LC_7_7_2 { u_core.u_sump2.ctrl_13_reg_25_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[25] }
ble_pack u_core.u_sump2.ctrl_13_reg_26_LC_7_7_3 { u_core.u_sump2.ctrl_13_reg_26_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[26] }
ble_pack u_core.u_sump2.ctrl_13_reg_27_LC_7_7_4 { u_core.u_sump2.ctrl_13_reg_27_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[27] }
ble_pack u_core.u_sump2.ctrl_13_reg_21_LC_7_7_5 { u_core.u_sump2.ctrl_13_reg_21_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[21] }
ble_pack u_core.u_sump2.ctrl_13_reg_29_LC_7_7_6 { u_core.u_sump2.ctrl_13_reg_29_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[29] }
ble_pack u_core.u_sump2.ctrl_13_reg_3_LC_7_7_7 { u_core.u_sump2.ctrl_13_reg_3_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[3] }
clb_pack LT_7_7 { u_core.u_sump2.ctrl_13_reg_23_LC_7_7_0, u_core.u_sump2.ctrl_13_reg_24_LC_7_7_1, u_core.u_sump2.ctrl_13_reg_25_LC_7_7_2, u_core.u_sump2.ctrl_13_reg_26_LC_7_7_3, u_core.u_sump2.ctrl_13_reg_27_LC_7_7_4, u_core.u_sump2.ctrl_13_reg_21_LC_7_7_5, u_core.u_sump2.ctrl_13_reg_29_LC_7_7_6, u_core.u_sump2.ctrl_13_reg_3_LC_7_7_7 }
set_location LT_7_7 7 7
ble_pack u_core.u_sump2.ctrl_13_reg_p1_30_LC_7_8_0 { u_core.u_sump2.ctrl_13_reg_p1_30_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[30] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_21_LC_7_8_1 { u_core.u_sump2.ctrl_13_reg_p1_21_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[21] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_4_LC_7_8_2 { u_core.u_sump2.ctrl_13_reg_p1_4_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[4] }
ble_pack u_core.u_sump2.a_addr_p1_5_LC_7_8_3 { u_core.u_sump2.a_addr_p1_5_THRU_LUT4_0, u_core.u_sump2.a_addr_p1[5] }
ble_pack u_core.u_sump2.c_addr_p1_3_LC_7_8_4 { u_core.u_sump2.c_addr_p1_3_THRU_LUT4_0, u_core.u_sump2.c_addr_p1[3] }
ble_pack u_core.events_din_5_LC_7_8_5 { u_core.events_din_5_THRU_LUT4_0, u_core.events_din[5] }
ble_pack u_core.u_sump2.events_loc_5_LC_7_8_6 { u_core.u_sump2.events_loc_5_THRU_LUT4_0, u_core.u_sump2.events_loc[5] }
ble_pack u_core.u_sump2.a_addr_p1_6_LC_7_8_7 { u_core.u_sump2.a_addr_p1_6_THRU_LUT4_0, u_core.u_sump2.a_addr_p1[6] }
clb_pack LT_7_8 { u_core.u_sump2.ctrl_13_reg_p1_30_LC_7_8_0, u_core.u_sump2.ctrl_13_reg_p1_21_LC_7_8_1, u_core.u_sump2.ctrl_13_reg_p1_4_LC_7_8_2, u_core.u_sump2.a_addr_p1_5_LC_7_8_3, u_core.u_sump2.c_addr_p1_3_LC_7_8_4, u_core.events_din_5_LC_7_8_5, u_core.u_sump2.events_loc_5_LC_7_8_6, u_core.u_sump2.a_addr_p1_6_LC_7_8_7 }
set_location LT_7_8 7 8
ble_pack u_core.u_sump2.a_addr_RNO_1_5_LC_7_9_0 { u_core.u_sump2.a_addr_RNO_1[5] }
ble_pack u_core.u_sump2.a_addr_RNO_1_7_LC_7_9_1 { u_core.u_sump2.a_addr_RNO_1[7] }
ble_pack u_core.u_sump2.a_addr_7_LC_7_9_2 { u_core.u_sump2.a_addr_RNO[7], u_core.u_sump2.a_addr[7] }
ble_pack u_core.u_sump2.a_addr_RNO_1_8_LC_7_9_3 { u_core.u_sump2.a_addr_RNO_1[8] }
ble_pack u_core.u_sump2.a_addr_8_LC_7_9_4 { u_core.u_sump2.a_addr_RNO[8], u_core.u_sump2.a_addr[8] }
ble_pack u_core.u_sump2.a_addr_RNO_1_6_LC_7_9_5 { u_core.u_sump2.a_addr_RNO_1[6] }
ble_pack u_core.u_sump2.a_addr_6_LC_7_9_6 { u_core.u_sump2.a_addr_RNO[6], u_core.u_sump2.a_addr[6] }
ble_pack u_core.u_sump2.triggered_jk_RNILJD91_LC_7_9_7 { u_core.u_sump2.triggered_jk_RNILJD91 }
clb_pack LT_7_9 { u_core.u_sump2.a_addr_RNO_1_5_LC_7_9_0, u_core.u_sump2.a_addr_RNO_1_7_LC_7_9_1, u_core.u_sump2.a_addr_7_LC_7_9_2, u_core.u_sump2.a_addr_RNO_1_8_LC_7_9_3, u_core.u_sump2.a_addr_8_LC_7_9_4, u_core.u_sump2.a_addr_RNO_1_6_LC_7_9_5, u_core.u_sump2.a_addr_6_LC_7_9_6, u_core.u_sump2.triggered_jk_RNILJD91_LC_7_9_7 }
set_location LT_7_9 7 9
ble_pack u_core.u_sump2.a_addr_1_LC_7_10_0 { u_core.u_sump2.a_addr_RNO[1], u_core.u_sump2.a_addr[1] }
ble_pack u_core.u_sump2.a_addr_0_LC_7_10_1 { u_core.u_sump2.a_addr_RNO[0], u_core.u_sump2.a_addr[0] }
ble_pack u_core.u_sump2.a_addr_RNO_1_3_LC_7_10_2 { u_core.u_sump2.a_addr_RNO_1[3] }
ble_pack u_core.u_sump2.a_addr_3_LC_7_10_3 { u_core.u_sump2.a_addr_RNO[3], u_core.u_sump2.a_addr[3] }
ble_pack u_core.u_sump2.a_addr_RNO_1_4_LC_7_10_4 { u_core.u_sump2.a_addr_RNO_1[4] }
ble_pack u_core.u_sump2.a_addr_4_LC_7_10_5 { u_core.u_sump2.a_addr_RNO[4], u_core.u_sump2.a_addr[4] }
ble_pack u_core.u_sump2.a_addr_2_LC_7_10_6 { u_core.u_sump2.a_addr_RNO[2], u_core.u_sump2.a_addr[2] }
ble_pack u_core.u_sump2.a_addr_5_LC_7_10_7 { u_core.u_sump2.a_addr_RNO[5], u_core.u_sump2.a_addr[5] }
clb_pack LT_7_10 { u_core.u_sump2.a_addr_1_LC_7_10_0, u_core.u_sump2.a_addr_0_LC_7_10_1, u_core.u_sump2.a_addr_RNO_1_3_LC_7_10_2, u_core.u_sump2.a_addr_3_LC_7_10_3, u_core.u_sump2.a_addr_RNO_1_4_LC_7_10_4, u_core.u_sump2.a_addr_4_LC_7_10_5, u_core.u_sump2.a_addr_2_LC_7_10_6, u_core.u_sump2.a_addr_5_LC_7_10_7 }
set_location LT_7_10 7 10
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_8_LC_7_11_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[8] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_8_LC_7_11_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[8], u_core.u_gpio_core.lb_rd_d_1[8] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_8_LC_7_11_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[8] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_8_LC_7_11_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[8] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_8_LC_7_11_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[8] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_8_LC_7_11_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[8] }
clb_pack LT_7_11 { u_core.u_gpio_core.lb_rd_d_1_RNO_2_8_LC_7_11_0, u_core.u_gpio_core.lb_rd_d_1_8_LC_7_11_1, u_core.u_gpio_core.lb_rd_d_1_RNO_7_8_LC_7_11_2, u_core.u_gpio_core.lb_rd_d_1_RNO_1_8_LC_7_11_3, u_core.u_gpio_core.lb_rd_d_1_RNO_8_8_LC_7_11_4, u_core.u_gpio_core.lb_rd_d_1_RNO_0_8_LC_7_11_5 }
set_location LT_7_11 7 11
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_0_LC_7_12_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[0] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_1_LC_7_12_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[1] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_1_LC_7_12_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[1] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_1_LC_7_12_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[1] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_1_LC_7_12_4 { u_core.u_gpio_core.lb_rd_d_1_RNO[1], u_core.u_gpio_core.lb_rd_d_1[1] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0_4_LC_7_12_5 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_18_LC_7_12_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[18] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_18_LC_7_12_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[18] }
clb_pack LT_7_12 { u_core.u_gpio_core.lb_rd_d_1_RNO_0_0_LC_7_12_0, u_core.u_gpio_core.lb_rd_d_1_RNO_0_1_LC_7_12_1, u_core.u_gpio_core.lb_rd_d_1_RNO_4_1_LC_7_12_2, u_core.u_gpio_core.lb_rd_d_1_RNO_1_1_LC_7_12_3, u_core.u_gpio_core.lb_rd_d_1_1_LC_7_12_4, u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0_4_LC_7_12_5, u_core.u_gpio_core.lb_rd_d_1_RNO_4_18_LC_7_12_6, u_core.u_gpio_core.lb_rd_d_1_RNO_1_18_LC_7_12_7 }
set_location LT_7_12 7 12
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_11_LC_7_13_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[11] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_11_LC_7_13_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[11] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_11_LC_7_13_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[11] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_11_LC_7_13_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[11] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_11_LC_7_13_4 { u_core.u_gpio_core.lb_rd_d_1_RNO[11], u_core.u_gpio_core.lb_rd_d_1[11] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_11_LC_7_13_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[11] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1_4_LC_7_13_6 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1[4] }
clb_pack LT_7_13 { u_core.u_gpio_core.lb_rd_d_1_RNO_7_11_LC_7_13_0, u_core.u_gpio_core.lb_rd_d_1_RNO_6_11_LC_7_13_1, u_core.u_gpio_core.lb_rd_d_1_RNO_5_11_LC_7_13_2, u_core.u_gpio_core.lb_rd_d_1_RNO_0_11_LC_7_13_3, u_core.u_gpio_core.lb_rd_d_1_11_LC_7_13_4, u_core.u_gpio_core.lb_rd_d_1_RNO_8_11_LC_7_13_5, u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1_4_LC_7_13_6 }
set_location LT_7_13 7 13
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_16_LC_7_14_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[16] }
ble_pack u_core.u_gpio_core.lb_008c_reg_12_LC_7_14_1 { u_core.u_gpio_core.lb_008c_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_12_12_LC_7_14_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_12[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_12_LC_7_14_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[12] }
ble_pack u_core.u_gpio_core.lb_008c_reg_20_LC_7_14_4 { u_core.u_gpio_core.lb_008c_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[20] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_20_LC_7_14_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[20] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1_5_LC_7_14_6 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_14_LC_7_14_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[14] }
clb_pack LT_7_14 { u_core.u_gpio_core.lb_rd_d_1_RNO_4_16_LC_7_14_0, u_core.u_gpio_core.lb_008c_reg_12_LC_7_14_1, u_core.u_gpio_core.lb_rd_d_1_RNO_12_12_LC_7_14_2, u_core.u_gpio_core.lb_rd_d_1_RNO_10_12_LC_7_14_3, u_core.u_gpio_core.lb_008c_reg_20_LC_7_14_4, u_core.u_gpio_core.lb_rd_d_1_RNO_4_20_LC_7_14_5, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1_5_LC_7_14_6, u_core.u_gpio_core.lb_rd_d_1_RNO_10_14_LC_7_14_7 }
set_location LT_7_14 7 14
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_20_LC_7_15_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[20] }
ble_pack u_core.u_gpio_core.lb_0038_reg_22_LC_7_15_1 { u_core.u_gpio_core.lb_0038_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_15_22_LC_7_15_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_15[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_22_LC_7_15_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_12_LC_7_15_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_8_LC_7_15_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[8] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_2_4_LC_7_15_6 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04_2[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_12_LC_7_15_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[12] }
clb_pack LT_7_15 { u_core.u_gpio_core.lb_rd_d_1_RNO_11_20_LC_7_15_0, u_core.u_gpio_core.lb_0038_reg_22_LC_7_15_1, u_core.u_gpio_core.lb_rd_d_1_RNO_15_22_LC_7_15_2, u_core.u_gpio_core.lb_rd_d_1_RNO_10_22_LC_7_15_3, u_core.u_gpio_core.lb_rd_d_1_RNO_5_12_LC_7_15_4, u_core.u_gpio_core.lb_rd_d_1_RNO_6_8_LC_7_15_5, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_2_4_LC_7_15_6, u_core.u_gpio_core.lb_rd_d_1_RNO_6_12_LC_7_15_7 }
set_location LT_7_15 7 15
ble_pack u_core.u_gpio_core.lb_0098_reg_1_LC_7_16_0 { u_core.u_gpio_core.lb_0098_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[1] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_1_LC_7_16_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[1] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_1_LC_7_16_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[1] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_1_LC_7_16_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[1] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_2_4_LC_7_16_4 { u_core.u_gpio_core.lb_addr_p1_RNII5654_2[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_12_4_LC_7_16_5 { u_core.u_gpio_core.lb_addr_p1_RNII5654_12[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_11_4_LC_7_16_6 { u_core.u_gpio_core.lb_addr_p1_RNII5654_11[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_1_4_LC_7_16_7 { u_core.u_gpio_core.lb_addr_p1_RNII5654_1[4] }
clb_pack LT_7_16 { u_core.u_gpio_core.lb_0098_reg_1_LC_7_16_0, u_core.u_gpio_core.lb_rd_d_1_RNO_9_1_LC_7_16_1, u_core.u_gpio_core.lb_rd_d_1_RNO_6_1_LC_7_16_2, u_core.u_gpio_core.lb_rd_d_1_RNO_2_1_LC_7_16_3, u_core.u_gpio_core.lb_addr_p1_RNII5654_2_4_LC_7_16_4, u_core.u_gpio_core.lb_addr_p1_RNII5654_12_4_LC_7_16_5, u_core.u_gpio_core.lb_addr_p1_RNII5654_11_4_LC_7_16_6, u_core.u_gpio_core.lb_addr_p1_RNII5654_1_4_LC_7_16_7 }
set_location LT_7_16 7 16
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_25_LC_7_17_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[25] }
ble_pack u_core.u_gpio_core.lb_0038_reg_25_LC_7_17_1 { u_core.u_gpio_core.lb_0038_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[25] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_25_LC_7_17_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[25] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_25_LC_7_17_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[25] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_5_LC_7_17_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_5_LC_7_17_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_5_LC_7_17_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[5] }
ble_pack u_core.u_gpio_core.lb_0038_reg_6_LC_7_17_7 { u_core.u_gpio_core.lb_0038_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[6] }
clb_pack LT_7_17 { u_core.u_gpio_core.lb_rd_d_1_RNO_3_25_LC_7_17_0, u_core.u_gpio_core.lb_0038_reg_25_LC_7_17_1, u_core.u_gpio_core.lb_rd_d_1_RNO_7_25_LC_7_17_2, u_core.u_gpio_core.lb_rd_d_1_RNO_8_25_LC_7_17_3, u_core.u_gpio_core.lb_rd_d_1_RNO_8_5_LC_7_17_4, u_core.u_gpio_core.lb_rd_d_1_RNO_3_5_LC_7_17_5, u_core.u_gpio_core.lb_rd_d_1_RNO_7_5_LC_7_17_6, u_core.u_gpio_core.lb_0038_reg_6_LC_7_17_7 }
set_location LT_7_17 7 17
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_30_LC_7_18_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_30_LC_7_18_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[30], u_core.u_gpio_core.lb_rd_d_1[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_30_LC_7_18_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_30_LC_7_18_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_30_LC_7_18_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_30_LC_7_18_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[30] }
clb_pack LT_7_18 { u_core.u_gpio_core.lb_rd_d_1_RNO_2_30_LC_7_18_0, u_core.u_gpio_core.lb_rd_d_1_30_LC_7_18_1, u_core.u_gpio_core.lb_rd_d_1_RNO_0_30_LC_7_18_2, u_core.u_gpio_core.lb_rd_d_1_RNO_4_30_LC_7_18_3, u_core.u_gpio_core.lb_rd_d_1_RNO_1_30_LC_7_18_4, u_core.u_gpio_core.lb_rd_d_1_RNO_6_30_LC_7_18_5 }
set_location LT_7_18 7 18
ble_pack u_core.u_gpio_core.lb_0088_reg_2_LC_7_19_0 { u_core.u_gpio_core.lb_0088_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[2] }
ble_pack u_core.u_gpio_core.lb_0088_reg_29_LC_7_19_1 { u_core.u_gpio_core.lb_0088_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[29] }
ble_pack u_core.u_gpio_core.lb_0088_reg_3_LC_7_19_2 { u_core.u_gpio_core.lb_0088_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[3] }
ble_pack u_core.u_gpio_core.lb_0088_reg_30_LC_7_19_3 { u_core.u_gpio_core.lb_0088_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[30] }
ble_pack u_core.u_gpio_core.lb_0088_reg_31_LC_7_19_4 { u_core.u_gpio_core.lb_0088_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[31] }
ble_pack u_core.u_gpio_core.lb_0088_reg_5_LC_7_19_5 { u_core.u_gpio_core.lb_0088_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[5] }
ble_pack u_core.u_gpio_core.lb_0088_reg_7_LC_7_19_6 { u_core.u_gpio_core.lb_0088_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[7] }
ble_pack u_core.u_gpio_core.lb_0088_reg_9_LC_7_19_7 { u_core.u_gpio_core.lb_0088_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[9] }
clb_pack LT_7_19 { u_core.u_gpio_core.lb_0088_reg_2_LC_7_19_0, u_core.u_gpio_core.lb_0088_reg_29_LC_7_19_1, u_core.u_gpio_core.lb_0088_reg_3_LC_7_19_2, u_core.u_gpio_core.lb_0088_reg_30_LC_7_19_3, u_core.u_gpio_core.lb_0088_reg_31_LC_7_19_4, u_core.u_gpio_core.lb_0088_reg_5_LC_7_19_5, u_core.u_gpio_core.lb_0088_reg_7_LC_7_19_6, u_core.u_gpio_core.lb_0088_reg_9_LC_7_19_7 }
set_location LT_7_19 7 19
ble_pack u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_0_LC_7_20_0 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1_LC_7_20_1 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1 }
ble_pack gpio_pin_iobuf_RNO_6_LC_7_20_2 { gpio_pin_iobuf_RNO[6] }
ble_pack u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_1_LC_7_20_3 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_LC_7_20_4 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_RNO_0_LC_7_20_5 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_LC_7_20_6 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_1_LC_7_20_7 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[1] }
clb_pack LT_7_20 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_0_LC_7_20_0, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1_LC_7_20_1, gpio_pin_iobuf_RNO_6_LC_7_20_2, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_1_LC_7_20_3, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_LC_7_20_4, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_RNO_0_LC_7_20_5, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_LC_7_20_6, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_1_LC_7_20_7 }
set_location LT_7_20 7 20
ble_pack u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_RNO_0_LC_8_1_0 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_LC_8_1_1 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_1_LC_8_1_2 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_LC_8_1_3 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_0_LC_8_1_4 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_0_LC_8_1_5 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_1_LC_8_1_6 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_sump2.events_loc_10_LC_8_1_7 { u_core.u_sump2.events_loc_10_THRU_LUT4_0, u_core.u_sump2.events_loc[10] }
clb_pack LT_8_1 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_RNO_0_LC_8_1_0, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_LC_8_1_1, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_1_LC_8_1_2, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_LC_8_1_3, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_0_LC_8_1_4, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_0_LC_8_1_5, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_1_LC_8_1_6, u_core.u_sump2.events_loc_10_LC_8_1_7 }
set_location LT_8_1 8 1
ble_pack u_core.u_sump2.events_pre_12_LC_8_2_0 { u_core.u_sump2.events_pre_RNO[12], u_core.u_sump2.events_pre[12] }
ble_pack u_core.u_sump2.a_addr_p2_5_LC_8_2_1 { u_core.u_sump2.a_addr_p2_5_THRU_LUT4_0, u_core.u_sump2.a_addr_p2[5] }
ble_pack u_core.u_sump2.events_pre_15_LC_8_2_2 { u_core.u_sump2.events_pre_RNO[15], u_core.u_sump2.events_pre[15] }
ble_pack u_core.u_sump2.a_addr_p2_6_LC_8_2_3 { u_core.u_sump2.a_addr_p2_6_THRU_LUT4_0, u_core.u_sump2.a_addr_p2[6] }
ble_pack u_core.u_sump2.a_addr_p1_7_LC_8_2_4 { u_core.u_sump2.a_addr_p1_7_THRU_LUT4_0, u_core.u_sump2.a_addr_p1[7] }
ble_pack u_core.u_sump2.a_addr_p2_7_LC_8_2_5 { u_core.u_sump2.a_addr_p2_7_THRU_LUT4_0, u_core.u_sump2.a_addr_p2[7] }
ble_pack u_core.u_sump2.events_loc_12_LC_8_2_6 { u_core.u_sump2.events_loc_12_THRU_LUT4_0, u_core.u_sump2.events_loc[12] }
ble_pack u_core.u_sump2.a_di_13_LC_8_2_7 { u_core.u_sump2.a_di_13_THRU_LUT4_0, u_core.u_sump2.a_di[13] }
clb_pack LT_8_2 { u_core.u_sump2.events_pre_12_LC_8_2_0, u_core.u_sump2.a_addr_p2_5_LC_8_2_1, u_core.u_sump2.events_pre_15_LC_8_2_2, u_core.u_sump2.a_addr_p2_6_LC_8_2_3, u_core.u_sump2.a_addr_p1_7_LC_8_2_4, u_core.u_sump2.a_addr_p2_7_LC_8_2_5, u_core.u_sump2.events_loc_12_LC_8_2_6, u_core.u_sump2.a_di_13_LC_8_2_7 }
set_location LT_8_2 8 2
ble_pack u_core.u_sump2.ctrl_08_reg_0_LC_8_3_0 { u_core.u_sump2.ctrl_08_reg_0_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[0] }
ble_pack u_core.u_sump2.ctrl_08_reg_1_LC_8_3_1 { u_core.u_sump2.ctrl_08_reg_1_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[1] }
ble_pack u_core.u_sump2.ctrl_08_reg_10_LC_8_3_2 { u_core.u_sump2.ctrl_08_reg_10_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[10] }
ble_pack u_core.u_sump2.ctrl_08_reg_11_LC_8_3_3 { u_core.u_sump2.ctrl_08_reg_11_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[11] }
ble_pack u_core.u_sump2.ctrl_08_reg_12_LC_8_3_4 { u_core.u_sump2.ctrl_08_reg_12_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[12] }
ble_pack u_core.u_sump2.ctrl_08_reg_13_LC_8_3_5 { u_core.u_sump2.ctrl_08_reg_13_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[13] }
ble_pack u_core.u_sump2.ctrl_08_reg_14_LC_8_3_6 { u_core.u_sump2.ctrl_08_reg_14_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[14] }
ble_pack u_core.u_sump2.ctrl_08_reg_15_LC_8_3_7 { u_core.u_sump2.ctrl_08_reg_15_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[15] }
clb_pack LT_8_3 { u_core.u_sump2.ctrl_08_reg_0_LC_8_3_0, u_core.u_sump2.ctrl_08_reg_1_LC_8_3_1, u_core.u_sump2.ctrl_08_reg_10_LC_8_3_2, u_core.u_sump2.ctrl_08_reg_11_LC_8_3_3, u_core.u_sump2.ctrl_08_reg_12_LC_8_3_4, u_core.u_sump2.ctrl_08_reg_13_LC_8_3_5, u_core.u_sump2.ctrl_08_reg_14_LC_8_3_6, u_core.u_sump2.ctrl_08_reg_15_LC_8_3_7 }
set_location LT_8_3 8 3
ble_pack u_core.u_sump2.ctrl_reg_RNIJHD11_0_2_LC_8_4_0 { u_core.u_sump2.ctrl_reg_RNIJHD11_0[2] }
ble_pack u_core.u_sump2.ctrl_reg_RNIJHD11_2_LC_8_4_1 { u_core.u_sump2.ctrl_reg_RNIJHD11[2] }
ble_pack u_core.u_sump2.ctrl_reg_RNIJHD11_1_2_LC_8_4_2 { u_core.u_sump2.ctrl_reg_RNIJHD11_1[2] }
ble_pack u_core.u_sump2.ctrl_0a_reg_e_0_0_LC_8_4_3 { u_core.u_sump2.ctrl_0a_reg_e_0_0_THRU_LUT4_0, u_core.u_sump2.ctrl_0a_reg_e_0[0] }
ble_pack u_core.u_sump2.ctrl_0a_reg_e_0_1_LC_8_4_4 { u_core.u_sump2.ctrl_0a_reg_e_0_1_THRU_LUT4_0, u_core.u_sump2.ctrl_0a_reg_e_0[1] }
ble_pack u_core.u_sump2.ctrl_0a_reg_e_0_2_LC_8_4_5 { u_core.u_sump2.ctrl_0a_reg_e_0_2_THRU_LUT4_0, u_core.u_sump2.ctrl_0a_reg_e_0[2] }
ble_pack u_core.u_sump2.ctrl_0a_reg_e_0_3_LC_8_4_6 { u_core.u_sump2.ctrl_0a_reg_e_0_3_THRU_LUT4_0, u_core.u_sump2.ctrl_0a_reg_e_0[3] }
ble_pack u_core.u_sump2.ctrl_0a_reg_e_0_4_LC_8_4_7 { u_core.u_sump2.ctrl_0a_reg_e_0_4_THRU_LUT4_0, u_core.u_sump2.ctrl_0a_reg_e_0[4] }
clb_pack LT_8_4 { u_core.u_sump2.ctrl_reg_RNIJHD11_0_2_LC_8_4_0, u_core.u_sump2.ctrl_reg_RNIJHD11_2_LC_8_4_1, u_core.u_sump2.ctrl_reg_RNIJHD11_1_2_LC_8_4_2, u_core.u_sump2.ctrl_0a_reg_e_0_0_LC_8_4_3, u_core.u_sump2.ctrl_0a_reg_e_0_1_LC_8_4_4, u_core.u_sump2.ctrl_0a_reg_e_0_2_LC_8_4_5, u_core.u_sump2.ctrl_0a_reg_e_0_3_LC_8_4_6, u_core.u_sump2.ctrl_0a_reg_e_0_4_LC_8_4_7 }
set_location LT_8_4 8 4
ble_pack u_core.u_sump2.ctrl_08_reg_2_LC_8_5_0 { u_core.u_sump2.ctrl_08_reg_2_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[2] }
ble_pack u_core.u_sump2.ctrl_08_reg_3_LC_8_5_1 { u_core.u_sump2.ctrl_08_reg_3_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[3] }
ble_pack u_core.u_sump2.ctrl_08_reg_4_LC_8_5_2 { u_core.u_sump2.ctrl_08_reg_4_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[4] }
ble_pack u_core.u_sump2.ctrl_08_reg_5_LC_8_5_3 { u_core.u_sump2.ctrl_08_reg_5_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[5] }
ble_pack u_core.u_sump2.ctrl_08_reg_6_LC_8_5_4 { u_core.u_sump2.ctrl_08_reg_6_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[6] }
ble_pack u_core.u_sump2.ctrl_08_reg_7_LC_8_5_5 { u_core.u_sump2.ctrl_08_reg_7_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[7] }
ble_pack u_core.u_sump2.ctrl_08_reg_8_LC_8_5_6 { u_core.u_sump2.ctrl_08_reg_8_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[8] }
ble_pack u_core.u_sump2.ctrl_08_reg_9_LC_8_5_7 { u_core.u_sump2.ctrl_08_reg_9_THRU_LUT4_0, u_core.u_sump2.ctrl_08_reg[9] }
clb_pack LT_8_5 { u_core.u_sump2.ctrl_08_reg_2_LC_8_5_0, u_core.u_sump2.ctrl_08_reg_3_LC_8_5_1, u_core.u_sump2.ctrl_08_reg_4_LC_8_5_2, u_core.u_sump2.ctrl_08_reg_5_LC_8_5_3, u_core.u_sump2.ctrl_08_reg_6_LC_8_5_4, u_core.u_sump2.ctrl_08_reg_7_LC_8_5_5, u_core.u_sump2.ctrl_08_reg_8_LC_8_5_6, u_core.u_sump2.ctrl_08_reg_9_LC_8_5_7 }
set_location LT_8_5 8 5
ble_pack u_core.u_sump2.ctrl_cmd_p1_1_LC_8_6_0 { u_core.u_sump2.ctrl_cmd_p1_1_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_p1[1] }
ble_pack u_core.u_gpio_core.gpio_pin_q_1_11_LC_8_6_1 { u_core.u_gpio_core.gpio_pin_q_1_11_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[11] }
ble_pack u_core.events_din_11_LC_8_6_2 { u_core.events_din_11_THRU_LUT4_0, u_core.events_din[11] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNI89F51_0_8_LC_8_6_3 { u_core.u_sump2.ctrl_13_reg_p1_RNI89F51_0[8] }
ble_pack u_core.u_sump2.events_loc_11_LC_8_6_4 { u_core.u_sump2.events_loc_11_THRU_LUT4_0, u_core.u_sump2.events_loc[11] }
ble_pack u_core.events_din_9_LC_8_6_5 { u_core.events_din_9_THRU_LUT4_0, u_core.events_din[9] }
ble_pack u_core.u_sump2.data_en_loc_p1_RNO_1_LC_8_6_6 { u_core.u_sump2.data_en_loc_p1_RNO_1 }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_RNI89F51_8_LC_8_6_7 { u_core.u_sump2.ctrl_13_reg_p1_RNI89F51[8] }
clb_pack LT_8_6 { u_core.u_sump2.ctrl_cmd_p1_1_LC_8_6_0, u_core.u_gpio_core.gpio_pin_q_1_11_LC_8_6_1, u_core.events_din_11_LC_8_6_2, u_core.u_sump2.ctrl_13_reg_p1_RNI89F51_0_8_LC_8_6_3, u_core.u_sump2.events_loc_11_LC_8_6_4, u_core.events_din_9_LC_8_6_5, u_core.u_sump2.data_en_loc_p1_RNO_1_LC_8_6_6, u_core.u_sump2.ctrl_13_reg_p1_RNI89F51_8_LC_8_6_7 }
set_location LT_8_6 8 6
ble_pack u_core.u_sump2.complete_jk_RNO_1_LC_8_7_0 { u_core.u_sump2.complete_jk_RNO_1 }
ble_pack u_core.u_sump2.a_di_29_LC_8_7_1 { u_core.u_sump2.a_di_29_THRU_LUT4_0, u_core.u_sump2.a_di[29] }
ble_pack u_core.u_sump2.ctrl_13_reg_p1_8_LC_8_7_2 { u_core.u_sump2.ctrl_13_reg_p1_8_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg_p1[8] }
ble_pack u_core.u_sump2.ctrl_cmd_p1_0_LC_8_7_3 { u_core.u_sump2.ctrl_cmd_p1_0_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_p1[0] }
ble_pack u_core.u_sump2.a_we_6_N_25_1_i_LC_8_7_4 { u_core.u_sump2.a_we_6.N_25_1_i }
ble_pack u_core.u_sump2.rle_pre_jk_RNO_0_LC_8_7_5 { u_core.u_sump2.rle_pre_jk_RNO_0 }
ble_pack u_core.u_sump2.rle_pre_jk_LC_8_7_6 { u_core.u_sump2.rle_pre_jk_RNO, u_core.u_sump2.rle_pre_jk }
ble_pack u_core.u_sump2.rle_done_jk_RNO_0_LC_8_7_7 { u_core.u_sump2.rle_done_jk_RNO_0 }
clb_pack LT_8_7 { u_core.u_sump2.complete_jk_RNO_1_LC_8_7_0, u_core.u_sump2.a_di_29_LC_8_7_1, u_core.u_sump2.ctrl_13_reg_p1_8_LC_8_7_2, u_core.u_sump2.ctrl_cmd_p1_0_LC_8_7_3, u_core.u_sump2.a_we_6_N_25_1_i_LC_8_7_4, u_core.u_sump2.rle_pre_jk_RNO_0_LC_8_7_5, u_core.u_sump2.rle_pre_jk_LC_8_7_6, u_core.u_sump2.rle_done_jk_RNO_0_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack u_core.u_sump2.ctrl_13_reg_30_LC_8_8_0 { u_core.u_sump2.ctrl_13_reg_30_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[30] }
ble_pack u_core.u_sump2.ctrl_13_reg_31_LC_8_8_1 { u_core.u_sump2.ctrl_13_reg_31_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[31] }
ble_pack u_core.u_sump2.ctrl_13_reg_4_LC_8_8_2 { u_core.u_sump2.ctrl_13_reg_4_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[4] }
ble_pack u_core.u_sump2.ctrl_13_reg_5_LC_8_8_3 { u_core.u_sump2.ctrl_13_reg_5_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[5] }
ble_pack u_core.u_sump2.ctrl_13_reg_6_LC_8_8_4 { u_core.u_sump2.ctrl_13_reg_6_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[6] }
ble_pack u_core.u_sump2.ctrl_13_reg_7_LC_8_8_5 { u_core.u_sump2.ctrl_13_reg_7_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[7] }
ble_pack u_core.u_sump2.ctrl_13_reg_8_LC_8_8_6 { u_core.u_sump2.ctrl_13_reg_8_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[8] }
ble_pack u_core.u_sump2.ctrl_13_reg_20_LC_8_8_7 { u_core.u_sump2.ctrl_13_reg_20_THRU_LUT4_0, u_core.u_sump2.ctrl_13_reg[20] }
clb_pack LT_8_8 { u_core.u_sump2.ctrl_13_reg_30_LC_8_8_0, u_core.u_sump2.ctrl_13_reg_31_LC_8_8_1, u_core.u_sump2.ctrl_13_reg_4_LC_8_8_2, u_core.u_sump2.ctrl_13_reg_5_LC_8_8_3, u_core.u_sump2.ctrl_13_reg_6_LC_8_8_4, u_core.u_sump2.ctrl_13_reg_7_LC_8_8_5, u_core.u_sump2.ctrl_13_reg_8_LC_8_8_6, u_core.u_sump2.ctrl_13_reg_20_LC_8_8_7 }
set_location LT_8_8 8 8
ble_pack u_core.u_sump2.a_addr_p1_0_LC_8_9_0 { u_core.u_sump2.a_addr_p1_0_THRU_LUT4_0, u_core.u_sump2.a_addr_p1[0], u_core.u_sump2.un1_a_addr_cry_1_c }
ble_pack u_core.u_sump2.a_addr_RNO_0_2_LC_8_9_1 { u_core.u_sump2.a_addr_RNO_0[2], u_core.u_sump2.un1_a_addr_cry_2_c }
ble_pack u_core.u_sump2.a_addr_RNO_0_3_LC_8_9_2 { u_core.u_sump2.a_addr_RNO_0[3], u_core.u_sump2.un1_a_addr_cry_3_c }
ble_pack u_core.u_sump2.a_addr_RNO_0_4_LC_8_9_3 { u_core.u_sump2.a_addr_RNO_0[4], u_core.u_sump2.un1_a_addr_cry_4_c }
ble_pack u_core.u_sump2.a_addr_RNO_0_5_LC_8_9_4 { u_core.u_sump2.a_addr_RNO_0[5], u_core.u_sump2.un1_a_addr_cry_5_c }
ble_pack u_core.u_sump2.a_addr_RNO_0_6_LC_8_9_5 { u_core.u_sump2.a_addr_RNO_0[6], u_core.u_sump2.un1_a_addr_cry_6_c }
ble_pack u_core.u_sump2.a_addr_RNO_0_7_LC_8_9_6 { u_core.u_sump2.a_addr_RNO_0[7], u_core.u_sump2.un1_a_addr_cry_7_c }
ble_pack u_core.u_sump2.a_addr_RNO_0_8_LC_8_9_7 { u_core.u_sump2.a_addr_RNO_0[8] }
clb_pack LT_8_9 { u_core.u_sump2.a_addr_p1_0_LC_8_9_0, u_core.u_sump2.a_addr_RNO_0_2_LC_8_9_1, u_core.u_sump2.a_addr_RNO_0_3_LC_8_9_2, u_core.u_sump2.a_addr_RNO_0_4_LC_8_9_3, u_core.u_sump2.a_addr_RNO_0_5_LC_8_9_4, u_core.u_sump2.a_addr_RNO_0_6_LC_8_9_5, u_core.u_sump2.a_addr_RNO_0_7_LC_8_9_6, u_core.u_sump2.a_addr_RNO_0_8_LC_8_9_7 }
set_location LT_8_9 8 9
ble_pack u_core.u_gpio_core.lb_rd_rdy_LC_8_10_0 { u_core.u_gpio_core.lb_rd_rdy_RNO, u_core.u_gpio_core.lb_rd_rdy }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIKPUU_5_LC_8_10_1 { u_core.u_gpio_core.lb_addr_p1_RNIKPUU[5] }
ble_pack u_core.u_sump2.a_addr_RNIQ1U61_9_LC_8_10_2 { u_core.u_sump2.a_addr_RNIQ1U61[9] }
ble_pack u_core.u_sump2.a_addr_RNITT0T2_9_LC_8_10_3 { u_core.u_sump2.a_addr_RNITT0T2[9] }
ble_pack u_core.u_sump2.a_addr_RNO_0_0_LC_8_10_4 { u_core.u_sump2.a_addr_RNO_0[0] }
ble_pack u_core.u_sump2.rle_pre_jk_RNIV0KU_LC_8_10_5 { u_core.u_sump2.rle_pre_jk_RNIV0KU }
ble_pack u_core.u_sump2.a_addr_RNO_1_1_LC_8_10_6 { u_core.u_sump2.a_addr_RNO_1[1] }
ble_pack u_core.u_sump2.a_addr_RNO_1_2_LC_8_10_7 { u_core.u_sump2.a_addr_RNO_1[2] }
clb_pack LT_8_10 { u_core.u_gpio_core.lb_rd_rdy_LC_8_10_0, u_core.u_gpio_core.lb_addr_p1_RNIKPUU_5_LC_8_10_1, u_core.u_sump2.a_addr_RNIQ1U61_9_LC_8_10_2, u_core.u_sump2.a_addr_RNITT0T2_9_LC_8_10_3, u_core.u_sump2.a_addr_RNO_0_0_LC_8_10_4, u_core.u_sump2.rle_pre_jk_RNIV0KU_LC_8_10_5, u_core.u_sump2.a_addr_RNO_1_1_LC_8_10_6, u_core.u_sump2.a_addr_RNO_1_2_LC_8_10_7 }
set_location LT_8_10 8 10
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_8_LC_8_11_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[8] }
ble_pack u_core.u_sump2.a_addr_RNI74C41_1_LC_8_11_1 { u_core.u_sump2.a_addr_RNI74C41[1] }
ble_pack u_core.u_sump2.rle_pre_jk_RNO_1_LC_8_11_2 { u_core.u_sump2.rle_pre_jk_RNO_1 }
ble_pack u_core.u_sump2.a_addr_RNO_0_1_LC_8_11_3 { u_core.u_sump2.a_addr_RNO_0[1] }
ble_pack u_core.u_gpio_core.lb_0088_reg_8_LC_8_11_4 { u_core.u_gpio_core.lb_0088_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[8] }
ble_pack u_core.u_sump2.a_addr_RNI4A9R_8_LC_8_11_5 { u_core.u_sump2.a_addr_RNI4A9R[8] }
ble_pack u_core.u_sump2.a_addr_RNI3LRH2_4_LC_8_11_6 { u_core.u_sump2.a_addr_RNI3LRH2[4] }
ble_pack u_core.u_sump2.rle_done_jk_RNO_1_LC_8_11_7 { u_core.u_sump2.rle_done_jk_RNO_1 }
clb_pack LT_8_11 { u_core.u_gpio_core.lb_rd_d_1_RNO_9_8_LC_8_11_0, u_core.u_sump2.a_addr_RNI74C41_1_LC_8_11_1, u_core.u_sump2.rle_pre_jk_RNO_1_LC_8_11_2, u_core.u_sump2.a_addr_RNO_0_1_LC_8_11_3, u_core.u_gpio_core.lb_0088_reg_8_LC_8_11_4, u_core.u_sump2.a_addr_RNI4A9R_8_LC_8_11_5, u_core.u_sump2.a_addr_RNI3LRH2_4_LC_8_11_6, u_core.u_sump2.rle_done_jk_RNO_1_LC_8_11_7 }
set_location LT_8_11 8 11
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1_2_LC_8_12_0 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1[2] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2_LC_8_12_1 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3[2] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_4_2_LC_8_12_2 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_4[2] }
ble_pack u_core.u_gpio_core.lb_addr_p1_3_LC_8_12_3 { u_core.u_gpio_core.lb_addr_p1_3_THRU_LUT4_0, u_core.u_gpio_core.lb_addr_p1[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_9_LC_8_12_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[9] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_9_LC_8_12_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[9] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_9_LC_8_12_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[9] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_9_LC_8_12_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[9] }
clb_pack LT_8_12 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1_2_LC_8_12_0, u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2_LC_8_12_1, u_core.u_gpio_core.lb_addr_p1_RNISHQR3_4_2_LC_8_12_2, u_core.u_gpio_core.lb_addr_p1_3_LC_8_12_3, u_core.u_gpio_core.lb_rd_d_1_RNO_10_9_LC_8_12_4, u_core.u_gpio_core.lb_rd_d_1_RNO_7_9_LC_8_12_5, u_core.u_gpio_core.lb_rd_d_1_RNO_5_9_LC_8_12_6, u_core.u_gpio_core.lb_rd_d_1_RNO_8_9_LC_8_12_7 }
set_location LT_8_12 8 12
ble_pack u_core.u_gpio_core.lb_addr_p1_RNI47BC3_1_5_LC_8_13_0 { u_core.u_gpio_core.lb_addr_p1_RNI47BC3_1[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_20_LC_8_13_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[20] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNI47BC3_3_5_LC_8_13_2 { u_core.u_gpio_core.lb_addr_p1_RNI47BC3_3[5] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNI47BC3_0_5_LC_8_13_3 { u_core.u_gpio_core.lb_addr_p1_RNI47BC3_0[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_12_14_LC_8_13_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_12[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_14_LC_8_13_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[14] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1_0_LC_8_13_6 { u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1[0] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNI47BC3_4_5_LC_8_13_7 { u_core.u_gpio_core.lb_addr_p1_RNI47BC3_4[5] }
clb_pack LT_8_13 { u_core.u_gpio_core.lb_addr_p1_RNI47BC3_1_5_LC_8_13_0, u_core.u_gpio_core.lb_rd_d_1_RNO_5_20_LC_8_13_1, u_core.u_gpio_core.lb_addr_p1_RNI47BC3_3_5_LC_8_13_2, u_core.u_gpio_core.lb_addr_p1_RNI47BC3_0_5_LC_8_13_3, u_core.u_gpio_core.lb_rd_d_1_RNO_12_14_LC_8_13_4, u_core.u_gpio_core.lb_rd_d_1_RNO_5_14_LC_8_13_5, u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1_0_LC_8_13_6, u_core.u_gpio_core.lb_addr_p1_RNI47BC3_4_5_LC_8_13_7 }
set_location LT_8_13 8 13
ble_pack u_core.u_gpio_core.lb_addr_p1_RNI47BC3_5_LC_8_14_0 { u_core.u_gpio_core.lb_addr_p1_RNI47BC3[5] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNI47BC3_5_5_LC_8_14_1 { u_core.u_gpio_core.lb_addr_p1_RNI47BC3_5[5] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIA2EE1_5_LC_8_14_2 { u_core.u_gpio_core.lb_addr_p1_RNIA2EE1[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_13_14_LC_8_14_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_13[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_13_17_LC_8_14_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_13[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_17_LC_8_14_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_14_LC_8_14_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_14_LC_8_14_7 { u_core.u_gpio_core.lb_rd_d_1_RNO[14], u_core.u_gpio_core.lb_rd_d_1[14] }
clb_pack LT_8_14 { u_core.u_gpio_core.lb_addr_p1_RNI47BC3_5_LC_8_14_0, u_core.u_gpio_core.lb_addr_p1_RNI47BC3_5_5_LC_8_14_1, u_core.u_gpio_core.lb_addr_p1_RNIA2EE1_5_LC_8_14_2, u_core.u_gpio_core.lb_rd_d_1_RNO_13_14_LC_8_14_3, u_core.u_gpio_core.lb_rd_d_1_RNO_13_17_LC_8_14_4, u_core.u_gpio_core.lb_rd_d_1_RNO_11_17_LC_8_14_5, u_core.u_gpio_core.lb_rd_d_1_RNO_1_14_LC_8_14_6, u_core.u_gpio_core.lb_rd_d_1_14_LC_8_14_7 }
set_location LT_8_14 8 14
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0_2_LC_8_15_0 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0[2] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1_2_LC_8_15_1 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_9_LC_8_15_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[9] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_9_LC_8_15_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[9] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_9_LC_8_15_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[9] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_3_2_LC_8_15_5 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_3[2] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0_2_LC_8_15_6 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[2] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_2_LC_8_15_7 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04[2] }
clb_pack LT_8_15 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0_2_LC_8_15_0, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1_2_LC_8_15_1, u_core.u_gpio_core.lb_rd_d_1_RNO_9_9_LC_8_15_2, u_core.u_gpio_core.lb_rd_d_1_RNO_6_9_LC_8_15_3, u_core.u_gpio_core.lb_rd_d_1_RNO_2_9_LC_8_15_4, u_core.u_gpio_core.lb_addr_p1_RNISHQR3_3_2_LC_8_15_5, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0_2_LC_8_15_6, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_2_LC_8_15_7 }
set_location LT_8_15 8 15
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_9_LC_8_16_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[9] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_9_LC_8_16_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[9], u_core.u_gpio_core.lb_rd_d_1[9] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_9_LC_8_16_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[9] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_3_4_LC_8_16_3 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04_3[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_24_LC_8_16_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[24] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_9_LC_8_16_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[9] }
clb_pack LT_8_16 { u_core.u_gpio_core.lb_rd_d_1_RNO_0_9_LC_8_16_0, u_core.u_gpio_core.lb_rd_d_1_9_LC_8_16_1, u_core.u_gpio_core.lb_rd_d_1_RNO_4_9_LC_8_16_2, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_3_4_LC_8_16_3, u_core.u_gpio_core.lb_rd_d_1_RNO_4_24_LC_8_16_4, u_core.u_gpio_core.lb_rd_d_1_RNO_1_9_LC_8_16_5 }
set_location LT_8_16 8 16
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_30_LC_8_17_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_30_LC_8_17_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_30_LC_8_17_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[30] }
ble_pack u_core.u_gpio_core.lb_0038_reg_30_LC_8_17_3 { u_core.u_gpio_core.lb_0038_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_30_LC_8_17_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_31_LC_8_17_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[31] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_31_LC_8_17_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[31] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_31_LC_8_17_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[31] }
clb_pack LT_8_17 { u_core.u_gpio_core.lb_rd_d_1_RNO_3_30_LC_8_17_0, u_core.u_gpio_core.lb_rd_d_1_RNO_10_30_LC_8_17_1, u_core.u_gpio_core.lb_rd_d_1_RNO_7_30_LC_8_17_2, u_core.u_gpio_core.lb_0038_reg_30_LC_8_17_3, u_core.u_gpio_core.lb_rd_d_1_RNO_8_30_LC_8_17_4, u_core.u_gpio_core.lb_rd_d_1_RNO_7_31_LC_8_17_5, u_core.u_gpio_core.lb_rd_d_1_RNO_3_31_LC_8_17_6, u_core.u_gpio_core.lb_rd_d_1_RNO_8_31_LC_8_17_7 }
set_location LT_8_17 8 17
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_31_LC_8_18_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[31] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_31_LC_8_18_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[31] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_31_LC_8_18_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[31] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_31_LC_8_18_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[31] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_31_LC_8_18_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[31] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_31_LC_8_18_5 { u_core.u_gpio_core.lb_rd_d_1_RNO[31], u_core.u_gpio_core.lb_rd_d_1[31] }
clb_pack LT_8_18 { u_core.u_gpio_core.lb_rd_d_1_RNO_0_31_LC_8_18_0, u_core.u_gpio_core.lb_rd_d_1_RNO_4_31_LC_8_18_1, u_core.u_gpio_core.lb_rd_d_1_RNO_1_31_LC_8_18_2, u_core.u_gpio_core.lb_rd_d_1_RNO_6_31_LC_8_18_3, u_core.u_gpio_core.lb_rd_d_1_RNO_2_31_LC_8_18_4, u_core.u_gpio_core.lb_rd_d_1_31_LC_8_18_5 }
set_location LT_8_18 8 18
ble_pack u_core.u_gpio_core.lb_0030_reg_1_LC_8_19_0 { u_core.u_gpio_core.lb_0030_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[1] }
ble_pack u_core.u_gpio_core.lb_0030_reg_25_LC_8_19_1 { u_core.u_gpio_core.lb_0030_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[25] }
ble_pack u_core.u_gpio_core.lb_0030_reg_19_LC_8_19_2 { u_core.u_gpio_core.lb_0030_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[19] }
ble_pack u_core.u_gpio_core.lb_0030_reg_2_LC_8_19_3 { u_core.u_gpio_core.lb_0030_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[2] }
ble_pack u_core.u_gpio_core.lb_0030_reg_21_LC_8_19_4 { u_core.u_gpio_core.lb_0030_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[21] }
ble_pack u_core.u_gpio_core.lb_0030_reg_3_LC_8_19_5 { u_core.u_gpio_core.lb_0030_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[3] }
ble_pack u_core.u_gpio_core.lb_0030_reg_23_LC_8_19_6 { u_core.u_gpio_core.lb_0030_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[23] }
ble_pack u_core.u_gpio_core.lb_0030_reg_24_LC_8_19_7 { u_core.u_gpio_core.lb_0030_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[24] }
clb_pack LT_8_19 { u_core.u_gpio_core.lb_0030_reg_1_LC_8_19_0, u_core.u_gpio_core.lb_0030_reg_25_LC_8_19_1, u_core.u_gpio_core.lb_0030_reg_19_LC_8_19_2, u_core.u_gpio_core.lb_0030_reg_2_LC_8_19_3, u_core.u_gpio_core.lb_0030_reg_21_LC_8_19_4, u_core.u_gpio_core.lb_0030_reg_3_LC_8_19_5, u_core.u_gpio_core.lb_0030_reg_23_LC_8_19_6, u_core.u_gpio_core.lb_0030_reg_24_LC_8_19_7 }
set_location LT_8_19 8 19
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_RNO_0_LC_8_20_0 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_LC_8_20_1 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l }
ble_pack gpio_pin_iobuf_RNO_7_LC_8_20_2 { gpio_pin_iobuf_RNO[7] }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_0_LC_8_20_3 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_LC_8_20_4 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_1_LC_8_20_5 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1Z0Z_0_LC_8_20_6 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1Z0Z_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_1_LC_8_20_7 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[1] }
clb_pack LT_8_20 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_RNO_0_LC_8_20_0, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_LC_8_20_1, gpio_pin_iobuf_RNO_7_LC_8_20_2, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_0_LC_8_20_3, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_LC_8_20_4, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_1_LC_8_20_5, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1Z0Z_0_LC_8_20_6, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_1_LC_8_20_7 }
set_location LT_8_20 8 20
ble_pack u_core.u_sump2.b_do_0_22_LC_9_1_0 { u_core.u_sump2.b_do_0_22_THRU_LUT4_0, u_core.u_sump2.b_do_0[22] }
ble_pack u_core.u_sump2.trigger_or_RNO_7_LC_9_1_1 { u_core.u_sump2.trigger_or_RNO_7 }
ble_pack u_core.u_sump2.trigger_or_RNO_8_LC_9_1_2 { u_core.u_sump2.trigger_or_RNO_8 }
ble_pack u_core.u_sump2.events_pre_11_LC_9_1_3 { u_core.u_sump2.events_pre_RNO[11], u_core.u_sump2.events_pre[11] }
ble_pack u_core.u_sump2.events_p1_1_LC_9_1_4 { u_core.u_sump2.events_p1_1_THRU_LUT4_0, u_core.u_sump2.events_p1[1] }
ble_pack u_core.u_sump2.events_loc_8_LC_9_1_5 { u_core.u_sump2.events_loc_8_THRU_LUT4_0, u_core.u_sump2.events_loc[8] }
ble_pack u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_p1_LC_9_1_6 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_sump2.a_di_17_LC_9_1_7 { u_core.u_sump2.a_di_17_THRU_LUT4_0, u_core.u_sump2.a_di[17] }
clb_pack LT_9_1 { u_core.u_sump2.b_do_0_22_LC_9_1_0, u_core.u_sump2.trigger_or_RNO_7_LC_9_1_1, u_core.u_sump2.trigger_or_RNO_8_LC_9_1_2, u_core.u_sump2.events_pre_11_LC_9_1_3, u_core.u_sump2.events_p1_1_LC_9_1_4, u_core.u_sump2.events_loc_8_LC_9_1_5, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_p1_LC_9_1_6, u_core.u_sump2.a_di_17_LC_9_1_7 }
set_location LT_9_1 9 1
ble_pack u_core.u_sump2.events_pre_1_LC_9_2_0 { u_core.u_sump2.events_pre_RNO[1], u_core.u_sump2.events_pre[1] }
ble_pack u_core.u_sump2.events_p1_14_LC_9_2_1 { u_core.u_sump2.events_p1_14_THRU_LUT4_0, u_core.u_sump2.events_p1[14] }
ble_pack u_core.u_sump2.events_p1_0_LC_9_2_2 { u_core.u_sump2.events_p1_0_THRU_LUT4_0, u_core.u_sump2.events_p1[0] }
ble_pack u_core.u_sump2.b_do_p1_38_LC_9_2_3 { u_core.u_sump2.b_do_p1_38_THRU_LUT4_0, u_core.u_sump2.b_do_p1[38] }
ble_pack u_core.u_sump2.events_p1_15_LC_9_2_4 { u_core.u_sump2.events_p1_15_THRU_LUT4_0, u_core.u_sump2.events_p1[15] }
ble_pack u_core.u_sump2.events_pre_14_LC_9_2_5 { u_core.u_sump2.events_pre_RNO[14], u_core.u_sump2.events_pre[14] }
ble_pack u_core.lb_wr_d_p1_1_LC_9_2_6 { u_core.lb_wr_d_p1_1_THRU_LUT4_0, u_core.lb_wr_d_p1[1] }
ble_pack u_core.u_sump2.events_pre_0_LC_9_2_7 { u_core.u_sump2.events_pre_RNO[0], u_core.u_sump2.events_pre[0] }
clb_pack LT_9_2 { u_core.u_sump2.events_pre_1_LC_9_2_0, u_core.u_sump2.events_p1_14_LC_9_2_1, u_core.u_sump2.events_p1_0_LC_9_2_2, u_core.u_sump2.b_do_p1_38_LC_9_2_3, u_core.u_sump2.events_p1_15_LC_9_2_4, u_core.u_sump2.events_pre_14_LC_9_2_5, u_core.lb_wr_d_p1_1_LC_9_2_6, u_core.u_sump2.events_pre_0_LC_9_2_7 }
set_location LT_9_2 9 2
ble_pack u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_2_LC_9_3_0 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_sump2.events_loc_6_LC_9_3_1 { u_core.u_sump2.events_loc_6_THRU_LUT4_0, u_core.u_sump2.events_loc[6] }
ble_pack u_core.u_sump2.events_p2_7_LC_9_3_2 { u_core.u_sump2.events_p2_7_THRU_LUT4_0, u_core.u_sump2.events_p2[7] }
ble_pack u_core.u_sump2.events_p1_6_LC_9_3_3 { u_core.u_sump2.events_p1_6_THRU_LUT4_0, u_core.u_sump2.events_p1[6] }
ble_pack u_core.u_sump2.events_pre_10_LC_9_3_4 { u_core.u_sump2.events_pre_RNO[10], u_core.u_sump2.events_pre[10] }
ble_pack u_core.u_sump2.events_pre_6_LC_9_3_5 { u_core.u_sump2.events_pre_RNO[6], u_core.u_sump2.events_pre[6] }
ble_pack u_core.u_sump2.events_p2_6_LC_9_3_6 { u_core.u_sump2.events_p2_6_THRU_LUT4_0, u_core.u_sump2.events_p2[6] }
ble_pack u_core.u_sump2.events_p1_10_LC_9_3_7 { u_core.u_sump2.events_p1_10_THRU_LUT4_0, u_core.u_sump2.events_p1[10] }
clb_pack LT_9_3 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_2_LC_9_3_0, u_core.u_sump2.events_loc_6_LC_9_3_1, u_core.u_sump2.events_p2_7_LC_9_3_2, u_core.u_sump2.events_p1_6_LC_9_3_3, u_core.u_sump2.events_pre_10_LC_9_3_4, u_core.u_sump2.events_pre_6_LC_9_3_5, u_core.u_sump2.events_p2_6_LC_9_3_6, u_core.u_sump2.events_p1_10_LC_9_3_7 }
set_location LT_9_3 9 3
ble_pack u_core.u_sump2.events_pre_7_LC_9_4_0 { u_core.u_sump2.events_pre_RNO[7], u_core.u_sump2.events_pre[7] }
ble_pack u_core.u_gpio_core.gpio_pin_q_1_12_LC_9_4_1 { u_core.u_gpio_core.gpio_pin_q_1_12_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[12] }
ble_pack u_core.u_sump2.ctrl_reg_RNI17_4_LC_9_4_2 { u_core.u_sump2.ctrl_reg_RNI17[4] }
ble_pack u_core.u_sump2.ctrl_reg_RNIJHD11_1_0_LC_9_4_3 { u_core.u_sump2.ctrl_reg_RNIJHD11_1[0] }
ble_pack u_core.u_sump2.events_p1_7_LC_9_4_4 { u_core.u_sump2.events_p1_7_THRU_LUT4_0, u_core.u_sump2.events_p1[7] }
ble_pack u_core.u_sump2.ctrl_reg_RNIJHD11_0_LC_9_4_5 { u_core.u_sump2.ctrl_reg_RNIJHD11[0] }
ble_pack u_core.u_sump2.ctrl_reg_RNIJBD11_4_LC_9_4_6 { u_core.u_sump2.ctrl_reg_RNIJBD11[4] }
ble_pack u_core.u_sump2.ctrl_reg_RNIJHD11_2_2_LC_9_4_7 { u_core.u_sump2.ctrl_reg_RNIJHD11_2[2] }
clb_pack LT_9_4 { u_core.u_sump2.events_pre_7_LC_9_4_0, u_core.u_gpio_core.gpio_pin_q_1_12_LC_9_4_1, u_core.u_sump2.ctrl_reg_RNI17_4_LC_9_4_2, u_core.u_sump2.ctrl_reg_RNIJHD11_1_0_LC_9_4_3, u_core.u_sump2.events_p1_7_LC_9_4_4, u_core.u_sump2.ctrl_reg_RNIJHD11_0_LC_9_4_5, u_core.u_sump2.ctrl_reg_RNIJBD11_4_LC_9_4_6, u_core.u_sump2.ctrl_reg_RNIJHD11_2_2_LC_9_4_7 }
set_location LT_9_4 9 4
ble_pack u_core.u_sump2.events_p1_2_LC_9_5_0 { u_core.u_sump2.events_p1_2_THRU_LUT4_0, u_core.u_sump2.events_p1[2] }
ble_pack u_core.u_sump2.ctrl_reg_RNIMGDH_4_LC_9_5_1 { u_core.u_sump2.ctrl_reg_RNIMGDH[4] }
ble_pack u_core.u_sump2.events_loc_7_LC_9_5_2 { u_core.u_sump2.events_loc_7_THRU_LUT4_0, u_core.u_sump2.events_loc[7] }
ble_pack u_core.u_gpio_core.gpio_pin_q_1_15_LC_9_5_3 { u_core.u_gpio_core.gpio_pin_q_1_15_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[15] }
ble_pack u_core.events_din_7_LC_9_5_4 { u_core.events_din_7_THRU_LUT4_0, u_core.events_din[7] }
ble_pack u_core.u_sump2.trigger_or_RNO_3_LC_9_5_5 { u_core.u_sump2.trigger_or_RNO_3 }
ble_pack u_core.u_sump2.trigger_or_RNO_5_LC_9_5_6 { u_core.u_sump2.trigger_or_RNO_5 }
ble_pack u_core.u_sump2.events_loc_0_LC_9_5_7 { u_core.u_sump2.events_loc_0_THRU_LUT4_0, u_core.u_sump2.events_loc[0] }
clb_pack LT_9_5 { u_core.u_sump2.events_p1_2_LC_9_5_0, u_core.u_sump2.ctrl_reg_RNIMGDH_4_LC_9_5_1, u_core.u_sump2.events_loc_7_LC_9_5_2, u_core.u_gpio_core.gpio_pin_q_1_15_LC_9_5_3, u_core.events_din_7_LC_9_5_4, u_core.u_sump2.trigger_or_RNO_3_LC_9_5_5, u_core.u_sump2.trigger_or_RNO_5_LC_9_5_6, u_core.u_sump2.events_loc_0_LC_9_5_7 }
set_location LT_9_5 9 5
ble_pack u_core.events_din_8_LC_9_6_0 { u_core.events_din_8_THRU_LUT4_0, u_core.events_din[8] }
ble_pack u_core.u_sump2.complete_jk_RNO_0_LC_9_6_1 { u_core.u_sump2.complete_jk_RNO_0 }
ble_pack u_core.u_sump2.complete_jk_LC_9_6_2 { u_core.u_sump2.complete_jk_RNO, u_core.u_sump2.complete_jk }
ble_pack u_core.u_sump2.c_addr_p1_6_LC_9_6_3 { u_core.u_sump2.c_addr_p1_6_THRU_LUT4_0, u_core.u_sump2.c_addr_p1[6] }
ble_pack u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_p1_LC_9_6_4 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.lb_wr_d_p1_10_LC_9_6_5 { u_core.lb_wr_d_p1_10_THRU_LUT4_0, u_core.lb_wr_d_p1[10] }
ble_pack u_core.u_sump2.ctrl_cmd_p1_2_LC_9_6_6 { u_core.u_sump2.ctrl_cmd_p1_2_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_p1[2] }
ble_pack u_core.lb_wr_d_p1_11_LC_9_6_7 { u_core.lb_wr_d_p1_11_THRU_LUT4_0, u_core.lb_wr_d_p1[11] }
clb_pack LT_9_6 { u_core.events_din_8_LC_9_6_0, u_core.u_sump2.complete_jk_RNO_0_LC_9_6_1, u_core.u_sump2.complete_jk_LC_9_6_2, u_core.u_sump2.c_addr_p1_6_LC_9_6_3, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_p1_LC_9_6_4, u_core.lb_wr_d_p1_10_LC_9_6_5, u_core.u_sump2.ctrl_cmd_p1_2_LC_9_6_6, u_core.lb_wr_d_p1_11_LC_9_6_7 }
set_location LT_9_6 9 6
ble_pack u_core.u_sump2.acquired_jk_RNO_6_LC_9_7_0 { u_core.u_sump2.acquired_jk_RNO_6 }
ble_pack u_core.u_sump2.ctrl_07_reg_1_LC_9_7_1 { u_core.u_sump2.ctrl_07_reg_1_THRU_LUT4_0, u_core.u_sump2.ctrl_07_reg[1] }
ble_pack u_core.u_sump2.ctrl_07_reg_2_LC_9_7_2 { u_core.u_sump2.ctrl_07_reg_2_THRU_LUT4_0, u_core.u_sump2.ctrl_07_reg[2] }
ble_pack u_core.u_sump2.ctrl_07_reg_0_LC_9_7_4 { u_core.u_sump2.ctrl_07_reg_0_THRU_LUT4_0, u_core.u_sump2.ctrl_07_reg[0] }
ble_pack u_core.u_sump2.ctrl_07_reg_9_LC_9_7_5 { u_core.u_sump2.ctrl_07_reg_9_THRU_LUT4_0, u_core.u_sump2.ctrl_07_reg[9] }
ble_pack u_core.u_sump2.c_addr_p1_RNI36VS2_4_LC_9_7_6 { u_core.u_sump2.c_addr_p1_RNI36VS2[4] }
ble_pack u_core.u_sump2.c_addr_p1_RNI7B0T2_5_LC_9_7_7 { u_core.u_sump2.c_addr_p1_RNI7B0T2[5] }
clb_pack LT_9_7 { u_core.u_sump2.acquired_jk_RNO_6_LC_9_7_0, u_core.u_sump2.ctrl_07_reg_1_LC_9_7_1, u_core.u_sump2.ctrl_07_reg_2_LC_9_7_2, u_core.u_sump2.ctrl_07_reg_0_LC_9_7_4, u_core.u_sump2.ctrl_07_reg_9_LC_9_7_5, u_core.u_sump2.c_addr_p1_RNI36VS2_4_LC_9_7_6, u_core.u_sump2.c_addr_p1_RNI7B0T2_5_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_20_LC_9_8_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[20] }
ble_pack u_mesa_pi_spi.miso_sr_RNI978G_19_LC_9_8_1 { u_mesa_pi_spi.miso_sr_RNI978G[19] }
ble_pack u_mesa_pi_spi.miso_sr_19_LC_9_8_2 { u_mesa_pi_spi.miso_sr_RNO[19], u_mesa_pi_spi.miso_sr[19] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_15_LC_9_8_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[15] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_12_10_LC_9_8_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_12[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_8_LC_9_8_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[8] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_12_20_LC_9_8_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_12[20] }
ble_pack u_core.u_sump2.ctrl_cmd_p1_RNI5QB2_2_LC_9_8_7 { u_core.u_sump2.ctrl_cmd_p1_RNI5QB2[2] }
clb_pack LT_9_8 { u_core.u_gpio_core.lb_rd_d_1_RNO_10_20_LC_9_8_0, u_mesa_pi_spi.miso_sr_RNI978G_19_LC_9_8_1, u_mesa_pi_spi.miso_sr_19_LC_9_8_2, u_core.u_gpio_core.lb_rd_d_1_RNO_11_15_LC_9_8_3, u_core.u_gpio_core.lb_rd_d_1_RNO_12_10_LC_9_8_4, u_core.u_gpio_core.lb_rd_d_1_RNO_11_8_LC_9_8_5, u_core.u_gpio_core.lb_rd_d_1_RNO_12_20_LC_9_8_6, u_core.u_sump2.ctrl_cmd_p1_RNI5QB2_2_LC_9_8_7 }
set_location LT_9_8 9 8
ble_pack u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1_LC_9_9_0 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_sump2.b_do_0_17_LC_9_9_1 { u_core.u_sump2.b_do_0_17_THRU_LUT4_0, u_core.u_sump2.b_do_0[17] }
ble_pack u_core.u_sump2.ctrl_rd_page_p1_2_LC_9_9_2 { u_core.u_sump2.ctrl_rd_page_p1_2_THRU_LUT4_0, u_core.u_sump2.ctrl_rd_page_p1[2] }
ble_pack u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_2_LC_9_9_3 { u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.lb_wr_d_p1_0_LC_9_9_4 { u_core.lb_wr_d_p1_0_THRU_LUT4_0, u_core.lb_wr_d_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_3_LC_9_9_5 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_0_LC_9_9_6 { u_core.u_sump2.ctrl_cmd_p1_RNIE6U3[0] }
ble_pack u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_2_LC_9_9_7 { u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[2] }
clb_pack LT_9_9 { u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1_LC_9_9_0, u_core.u_sump2.b_do_0_17_LC_9_9_1, u_core.u_sump2.ctrl_rd_page_p1_2_LC_9_9_2, u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_2_LC_9_9_3, u_core.lb_wr_d_p1_0_LC_9_9_4, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_3_LC_9_9_5, u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_0_LC_9_9_6, u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_2_LC_9_9_7 }
set_location LT_9_9 9 9
ble_pack u_core.u_gpio_core.lb_0084_reg_4_LC_9_10_0 { u_core.u_gpio_core.lb_0084_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_4_LC_9_10_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_4_LC_9_10_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_4_LC_9_10_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_4_LC_9_10_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[4] }
ble_pack u_core.u_gpio_core.lb_rd_rdy_RNO_1_LC_9_10_5 { u_core.u_gpio_core.lb_rd_rdy_RNO_1 }
ble_pack u_core.u_gpio_core.lb_rd_rdy_RNO_0_LC_9_10_6 { u_core.u_gpio_core.lb_rd_rdy_RNO_0 }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_10_LC_9_10_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[10] }
clb_pack LT_9_10 { u_core.u_gpio_core.lb_0084_reg_4_LC_9_10_0, u_core.u_gpio_core.lb_rd_d_1_RNO_11_4_LC_9_10_1, u_core.u_gpio_core.lb_rd_d_1_RNO_10_4_LC_9_10_2, u_core.u_gpio_core.lb_rd_d_1_RNO_9_4_LC_9_10_3, u_core.u_gpio_core.lb_rd_d_1_RNO_5_4_LC_9_10_4, u_core.u_gpio_core.lb_rd_rdy_RNO_1_LC_9_10_5, u_core.u_gpio_core.lb_rd_rdy_RNO_0_LC_9_10_6, u_core.u_gpio_core.lb_rd_d_1_RNO_11_10_LC_9_10_7 }
set_location LT_9_10 9 10
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_4_LC_9_11_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_4_LC_9_11_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_4_LC_9_11_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[4] }
ble_pack u_core.u_gpio_core.lb_0088_reg_4_LC_9_11_3 { u_core.u_gpio_core.lb_0088_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_29_LC_9_11_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_14_LC_9_11_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_10_LC_9_11_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_10_LC_9_11_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[10] }
clb_pack LT_9_11 { u_core.u_gpio_core.lb_rd_d_1_RNO_8_4_LC_9_11_0, u_core.u_gpio_core.lb_rd_d_1_RNO_7_4_LC_9_11_1, u_core.u_gpio_core.lb_rd_d_1_RNO_2_4_LC_9_11_2, u_core.u_gpio_core.lb_0088_reg_4_LC_9_11_3, u_core.u_gpio_core.lb_rd_d_1_RNO_6_29_LC_9_11_4, u_core.u_gpio_core.lb_rd_d_1_RNO_6_14_LC_9_11_5, u_core.u_gpio_core.lb_rd_d_1_RNO_9_10_LC_9_11_6, u_core.u_gpio_core.lb_rd_d_1_RNO_4_10_LC_9_11_7 }
set_location LT_9_11 9 11
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_11_LC_9_12_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[11] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_16_LC_9_12_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[16] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_16_LC_9_12_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[16] }
ble_pack u_core.u_sump2.b_do_0_16_LC_9_12_3 { u_core.u_sump2.b_do_0_16_THRU_LUT4_0, u_core.u_sump2.b_do_0[16] }
ble_pack u_core.u_gpio_core.lb_addr_p1_4_LC_9_12_4 { u_core.u_gpio_core.lb_addr_p1_4_THRU_LUT4_0, u_core.u_gpio_core.lb_addr_p1[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_5_LC_9_12_5 { u_core.u_gpio_core.lb_addr_p1_5_THRU_LUT4_0, u_core.u_gpio_core.lb_addr_p1[5] }
ble_pack u_core.u_gpio_core.lb_addr_p1_6_LC_9_12_6 { u_core.u_gpio_core.lb_addr_p1_6_THRU_LUT4_0, u_core.u_gpio_core.lb_addr_p1[6] }
ble_pack u_core.u_gpio_core.lb_addr_p1_7_LC_9_12_7 { u_core.u_gpio_core.lb_addr_p1_7_THRU_LUT4_0, u_core.u_gpio_core.lb_addr_p1[7] }
clb_pack LT_9_12 { u_core.u_gpio_core.lb_rd_d_1_RNO_2_11_LC_9_12_0, u_core.u_gpio_core.lb_rd_d_1_RNO_8_16_LC_9_12_1, u_core.u_gpio_core.lb_rd_d_1_RNO_5_16_LC_9_12_2, u_core.u_sump2.b_do_0_16_LC_9_12_3, u_core.u_gpio_core.lb_addr_p1_4_LC_9_12_4, u_core.u_gpio_core.lb_addr_p1_5_LC_9_12_5, u_core.u_gpio_core.lb_addr_p1_6_LC_9_12_6, u_core.u_gpio_core.lb_addr_p1_7_LC_9_12_7 }
set_location LT_9_12 9 12
ble_pack u_core.u_gpio_core.lb_addr_p1_1_LC_9_13_0 { u_core.u_gpio_core.lb_addr_p1_1_THRU_LUT4_0, u_core.u_gpio_core.lb_addr_p1[1] }
ble_pack u_core.u_gpio_core.lb_addr_p1_0_LC_9_13_1 { u_core.u_gpio_core.lb_addr_p1_0_THRU_LUT4_0, u_core.u_gpio_core.lb_addr_p1[0] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1_0_0_LC_9_13_2 { u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1_0[0] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNI47BC3_6_5_LC_9_13_3 { u_core.u_gpio_core.lb_addr_p1_RNI47BC3_6[5] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNI47BC3_2_5_LC_9_13_4 { u_core.u_gpio_core.lb_addr_p1_RNI47BC3_2[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_20_LC_9_13_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[20] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_20_LC_9_13_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[20] }
ble_pack u_core.u_gpio_core.lb_addr_p1_2_LC_9_13_7 { u_core.u_gpio_core.lb_addr_p1_2_THRU_LUT4_0, u_core.u_gpio_core.lb_addr_p1[2] }
clb_pack LT_9_13 { u_core.u_gpio_core.lb_addr_p1_1_LC_9_13_0, u_core.u_gpio_core.lb_addr_p1_0_LC_9_13_1, u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1_0_0_LC_9_13_2, u_core.u_gpio_core.lb_addr_p1_RNI47BC3_6_5_LC_9_13_3, u_core.u_gpio_core.lb_addr_p1_RNI47BC3_2_5_LC_9_13_4, u_core.u_gpio_core.lb_rd_d_1_RNO_6_20_LC_9_13_5, u_core.u_gpio_core.lb_rd_d_1_RNO_0_20_LC_9_13_6, u_core.u_gpio_core.lb_addr_p1_2_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_13_20_LC_9_14_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_13[20] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_20_LC_9_14_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[20] }
ble_pack u_core.u_gpio_core.lb_0038_reg_20_LC_9_14_3 { u_core.u_gpio_core.lb_0038_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[20] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_14_LC_9_14_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_14_LC_9_14_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[14] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_5_LC_9_14_6 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_20_LC_9_14_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[20] }
clb_pack LT_9_14 { u_core.u_gpio_core.lb_rd_d_1_RNO_13_20_LC_9_14_1, u_core.u_gpio_core.lb_rd_d_1_RNO_8_20_LC_9_14_2, u_core.u_gpio_core.lb_0038_reg_20_LC_9_14_3, u_core.u_gpio_core.lb_rd_d_1_RNO_7_14_LC_9_14_4, u_core.u_gpio_core.lb_rd_d_1_RNO_2_14_LC_9_14_5, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_5_LC_9_14_6, u_core.u_gpio_core.lb_rd_d_1_RNO_7_20_LC_9_14_7 }
set_location LT_9_14 9 14
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_10_LC_9_15_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_10_LC_9_15_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_10_LC_9_15_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[10] }
ble_pack u_core.u_gpio_core.lb_0088_reg_10_LC_9_15_3 { u_core.u_gpio_core.lb_0088_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_15_LC_9_15_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[15] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0_5_LC_9_15_5 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_17_LC_9_15_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[17] }
ble_pack u_core.u_gpio_core.lb_0088_reg_17_LC_9_15_7 { u_core.u_gpio_core.lb_0088_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[17] }
clb_pack LT_9_15 { u_core.u_gpio_core.lb_rd_d_1_RNO_10_10_LC_9_15_0, u_core.u_gpio_core.lb_rd_d_1_RNO_8_10_LC_9_15_1, u_core.u_gpio_core.lb_rd_d_1_RNO_3_10_LC_9_15_2, u_core.u_gpio_core.lb_0088_reg_10_LC_9_15_3, u_core.u_gpio_core.lb_rd_d_1_RNO_2_15_LC_9_15_4, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0_5_LC_9_15_5, u_core.u_gpio_core.lb_rd_d_1_RNO_8_17_LC_9_15_6, u_core.u_gpio_core.lb_0088_reg_17_LC_9_15_7 }
set_location LT_9_15 9 15
ble_pack u_core.u_gpio_core.lb_0088_reg_15_LC_9_16_0 { u_core.u_gpio_core.lb_0088_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[15] }
ble_pack u_core.u_gpio_core.lb_0088_reg_14_LC_9_16_1 { u_core.u_gpio_core.lb_0088_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_24_LC_9_16_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[24] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1_4_LC_9_16_3 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_14_LC_9_16_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_15_LC_9_16_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[15] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_15_LC_9_16_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[15] }
ble_pack u_core.u_gpio_core.lb_0088_reg_24_LC_9_16_7 { u_core.u_gpio_core.lb_0088_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[24] }
clb_pack LT_9_16 { u_core.u_gpio_core.lb_0088_reg_15_LC_9_16_0, u_core.u_gpio_core.lb_0088_reg_14_LC_9_16_1, u_core.u_gpio_core.lb_rd_d_1_RNO_1_24_LC_9_16_2, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1_4_LC_9_16_3, u_core.u_gpio_core.lb_rd_d_1_RNO_11_14_LC_9_16_4, u_core.u_gpio_core.lb_rd_d_1_RNO_6_15_LC_9_16_5, u_core.u_gpio_core.lb_rd_d_1_RNO_3_15_LC_9_16_6, u_core.u_gpio_core.lb_0088_reg_24_LC_9_16_7 }
set_location LT_9_16 9 16
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_15_29_LC_9_17_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_15[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_14_29_LC_9_17_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_14[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_29_LC_9_17_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[29] }
ble_pack u_core.u_gpio_core.lb_009c_reg_29_LC_9_17_3 { u_core.u_gpio_core.lb_009c_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_29_LC_9_17_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_29_LC_9_17_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_15_LC_9_17_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[15] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_12_24_LC_9_17_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_12[24] }
clb_pack LT_9_17 { u_core.u_gpio_core.lb_rd_d_1_RNO_15_29_LC_9_17_0, u_core.u_gpio_core.lb_rd_d_1_RNO_14_29_LC_9_17_1, u_core.u_gpio_core.lb_rd_d_1_RNO_9_29_LC_9_17_2, u_core.u_gpio_core.lb_009c_reg_29_LC_9_17_3, u_core.u_gpio_core.lb_rd_d_1_RNO_8_29_LC_9_17_4, u_core.u_gpio_core.lb_rd_d_1_RNO_1_29_LC_9_17_5, u_core.u_gpio_core.lb_rd_d_1_RNO_5_15_LC_9_17_6, u_core.u_gpio_core.lb_rd_d_1_RNO_12_24_LC_9_17_7 }
set_location LT_9_17 9 17
ble_pack u_core.u_gpio_core.lb_0030_reg_18_LC_9_18_0 { u_core.u_gpio_core.lb_0030_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[18] }
ble_pack u_core.u_gpio_core.lb_0030_reg_26_LC_9_18_1 { u_core.u_gpio_core.lb_0030_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[26] }
ble_pack u_core.u_gpio_core.lb_0030_reg_27_LC_9_18_2 { u_core.u_gpio_core.lb_0030_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[27] }
ble_pack u_core.u_gpio_core.lb_0030_reg_28_LC_9_18_3 { u_core.u_gpio_core.lb_0030_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[28] }
ble_pack u_core.u_gpio_core.lb_0030_reg_29_LC_9_18_4 { u_core.u_gpio_core.lb_0030_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[29] }
ble_pack u_core.u_gpio_core.lb_0030_reg_22_LC_9_18_5 { u_core.u_gpio_core.lb_0030_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[22] }
ble_pack u_core.u_gpio_core.lb_0030_reg_30_LC_9_18_6 { u_core.u_gpio_core.lb_0030_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[30] }
ble_pack u_core.u_gpio_core.lb_0030_reg_31_LC_9_18_7 { u_core.u_gpio_core.lb_0030_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0030_reg[31] }
clb_pack LT_9_18 { u_core.u_gpio_core.lb_0030_reg_18_LC_9_18_0, u_core.u_gpio_core.lb_0030_reg_26_LC_9_18_1, u_core.u_gpio_core.lb_0030_reg_27_LC_9_18_2, u_core.u_gpio_core.lb_0030_reg_28_LC_9_18_3, u_core.u_gpio_core.lb_0030_reg_29_LC_9_18_4, u_core.u_gpio_core.lb_0030_reg_22_LC_9_18_5, u_core.u_gpio_core.lb_0030_reg_30_LC_9_18_6, u_core.u_gpio_core.lb_0030_reg_31_LC_9_18_7 }
set_location LT_9_18 9 18
ble_pack u_core.u_gpio_core.lb_0094_reg_16_LC_9_19_0 { u_core.u_gpio_core.lb_0094_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[16] }
ble_pack u_core.u_gpio_core.lb_0094_reg_17_LC_9_19_1 { u_core.u_gpio_core.lb_0094_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[17] }
ble_pack u_core.u_gpio_core.lb_0094_reg_18_LC_9_19_2 { u_core.u_gpio_core.lb_0094_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[18] }
ble_pack u_core.u_gpio_core.lb_0094_reg_19_LC_9_19_3 { u_core.u_gpio_core.lb_0094_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[19] }
ble_pack u_core.u_gpio_core.lb_0094_reg_2_LC_9_19_4 { u_core.u_gpio_core.lb_0094_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[2] }
ble_pack u_core.u_gpio_core.lb_0094_reg_20_LC_9_19_5 { u_core.u_gpio_core.lb_0094_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[20] }
ble_pack u_core.u_gpio_core.lb_0094_reg_21_LC_9_19_6 { u_core.u_gpio_core.lb_0094_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[21] }
ble_pack u_core.u_gpio_core.lb_0094_reg_22_LC_9_19_7 { u_core.u_gpio_core.lb_0094_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[22] }
clb_pack LT_9_19 { u_core.u_gpio_core.lb_0094_reg_16_LC_9_19_0, u_core.u_gpio_core.lb_0094_reg_17_LC_9_19_1, u_core.u_gpio_core.lb_0094_reg_18_LC_9_19_2, u_core.u_gpio_core.lb_0094_reg_19_LC_9_19_3, u_core.u_gpio_core.lb_0094_reg_2_LC_9_19_4, u_core.u_gpio_core.lb_0094_reg_20_LC_9_19_5, u_core.u_gpio_core.lb_0094_reg_21_LC_9_19_6, u_core.u_gpio_core.lb_0094_reg_22_LC_9_19_7 }
set_location LT_9_19 9 19
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_30_LC_9_20_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[30] }
ble_pack u_core.u_gpio_core.lb_0090_reg_30_LC_9_20_1 { u_core.u_gpio_core.lb_0090_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[30] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_31_LC_9_20_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[31] }
ble_pack u_core.u_gpio_core.lb_0090_reg_31_LC_9_20_3 { u_core.u_gpio_core.lb_0090_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[31] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_5_LC_9_20_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[5] }
ble_pack u_core.u_gpio_core.lb_0090_reg_5_LC_9_20_5 { u_core.u_gpio_core.lb_0090_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_7_LC_9_20_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[7] }
ble_pack u_core.u_gpio_core.lb_0090_reg_7_LC_9_20_7 { u_core.u_gpio_core.lb_0090_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[7] }
clb_pack LT_9_20 { u_core.u_gpio_core.lb_rd_d_1_RNO_5_30_LC_9_20_0, u_core.u_gpio_core.lb_0090_reg_30_LC_9_20_1, u_core.u_gpio_core.lb_rd_d_1_RNO_5_31_LC_9_20_2, u_core.u_gpio_core.lb_0090_reg_31_LC_9_20_3, u_core.u_gpio_core.lb_rd_d_1_RNO_5_5_LC_9_20_4, u_core.u_gpio_core.lb_0090_reg_5_LC_9_20_5, u_core.u_gpio_core.lb_rd_d_1_RNO_5_7_LC_9_20_6, u_core.u_gpio_core.lb_0090_reg_7_LC_9_20_7 }
set_location LT_9_20 9 20
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_1_c_RNO_LC_10_1_0 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_1_c_RNO }
ble_pack u_core.u_sump2.events_p2_1_LC_10_1_1 { u_core.u_sump2.events_p2_1_THRU_LUT4_0, u_core.u_sump2.events_p2[1] }
ble_pack u_core.u_sump2.trigger_or_RNO_1_LC_10_1_2 { u_core.u_sump2.trigger_or_RNO_1 }
ble_pack u_core.u_sump2.events_p2_0_LC_10_1_3 { u_core.u_sump2.events_p2_0_THRU_LUT4_0, u_core.u_sump2.events_p2[0] }
ble_pack u_core.u_sump2.events_pre_8_LC_10_1_4 { u_core.u_sump2.events_pre_RNO[8], u_core.u_sump2.events_pre[8] }
ble_pack u_core.u_sump2.events_p1_8_LC_10_1_5 { u_core.u_sump2.events_p1_8_THRU_LUT4_0, u_core.u_sump2.events_p1[8] }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_57_c_RNO_LC_10_1_6 { u_core.u_sump2.proc_trig.trigger_and6_0_I_57_c_RNO }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_1_c_RNO_LC_10_1_7 { u_core.u_sump2.proc_trig.trigger_and6_0_I_1_c_RNO }
clb_pack LT_10_1 { u_core.u_sump2.proc_rle_un1_events_p2_0_I_1_c_RNO_LC_10_1_0, u_core.u_sump2.events_p2_1_LC_10_1_1, u_core.u_sump2.trigger_or_RNO_1_LC_10_1_2, u_core.u_sump2.events_p2_0_LC_10_1_3, u_core.u_sump2.events_pre_8_LC_10_1_4, u_core.u_sump2.events_p1_8_LC_10_1_5, u_core.u_sump2.proc_trig_trigger_and6_0_I_57_c_RNO_LC_10_1_6, u_core.u_sump2.proc_trig_trigger_and6_0_I_1_c_RNO_LC_10_1_7 }
set_location LT_10_1 10 1
ble_pack u_core.u_sump2.events_p1_11_LC_10_2_0 { u_core.u_sump2.events_p1_11_THRU_LUT4_0, u_core.u_sump2.events_p1[11] }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_45_c_RNO_LC_10_2_1 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c_RNO }
ble_pack u_core.u_sump2.events_p2_11_LC_10_2_2 { u_core.u_sump2.events_p2_11_THRU_LUT4_0, u_core.u_sump2.events_p2[11] }
ble_pack u_core.u_sump2.events_p2_15_LC_10_2_3 { u_core.u_sump2.events_p2_15_THRU_LUT4_0, u_core.u_sump2.events_p2[15] }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_21_c_RNO_LC_10_2_4 { u_core.u_sump2.proc_trig.trigger_and6_0_I_21_c_RNO }
ble_pack u_core.u_sump2.events_p1_12_LC_10_2_5 { u_core.u_sump2.events_p1_12_THRU_LUT4_0, u_core.u_sump2.events_p1[12] }
ble_pack u_core.u_sump2.events_p2_12_LC_10_2_6 { u_core.u_sump2.events_p2_12_THRU_LUT4_0, u_core.u_sump2.events_p2[12] }
ble_pack u_core.u_sump2.events_p2_14_LC_10_2_7 { u_core.u_sump2.events_p2_14_THRU_LUT4_0, u_core.u_sump2.events_p2[14] }
clb_pack LT_10_2 { u_core.u_sump2.events_p1_11_LC_10_2_0, u_core.u_sump2.proc_rle_un1_events_p2_0_I_45_c_RNO_LC_10_2_1, u_core.u_sump2.events_p2_11_LC_10_2_2, u_core.u_sump2.events_p2_15_LC_10_2_3, u_core.u_sump2.proc_trig_trigger_and6_0_I_21_c_RNO_LC_10_2_4, u_core.u_sump2.events_p1_12_LC_10_2_5, u_core.u_sump2.events_p2_12_LC_10_2_6, u_core.u_sump2.events_p2_14_LC_10_2_7 }
set_location LT_10_2 10 2
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_9_c_RNO_LC_10_3_0 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_9_c_RNO }
ble_pack u_core.u_sump2.events_p2_10_LC_10_3_1 { u_core.u_sump2.events_p2_10_THRU_LUT4_0, u_core.u_sump2.events_p2[10] }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_15_c_RNO_LC_10_3_2 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_15_c_RNO }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_27_c_RNO_LC_10_3_3 { u_core.u_sump2.proc_trig.trigger_and6_0_I_27_c_RNO }
ble_pack u_core.u_sump2.events_p2_13_LC_10_3_4 { u_core.u_sump2.events_p2_13_THRU_LUT4_0, u_core.u_sump2.events_p2[13] }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_21_c_RNO_LC_10_3_5 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_21_c_RNO }
ble_pack u_core.u_sump2.trigger_or_RNO_9_LC_10_3_6 { u_core.u_sump2.trigger_or_RNO_9 }
ble_pack u_core.u_sump2.events_pre_13_LC_10_3_7 { u_core.u_sump2.events_pre_RNO[13], u_core.u_sump2.events_pre[13] }
clb_pack LT_10_3 { u_core.u_sump2.proc_rle_un1_events_p2_0_I_9_c_RNO_LC_10_3_0, u_core.u_sump2.events_p2_10_LC_10_3_1, u_core.u_sump2.proc_rle_un1_events_p2_0_I_15_c_RNO_LC_10_3_2, u_core.u_sump2.proc_trig_trigger_and6_0_I_27_c_RNO_LC_10_3_3, u_core.u_sump2.events_p2_13_LC_10_3_4, u_core.u_sump2.proc_rle_un1_events_p2_0_I_21_c_RNO_LC_10_3_5, u_core.u_sump2.trigger_or_RNO_9_LC_10_3_6, u_core.u_sump2.events_pre_13_LC_10_3_7 }
set_location LT_10_3 10 3
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_39_c_RNO_LC_10_4_0 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_39_c_RNO }
ble_pack u_core.u_sump2.events_p2_2_LC_10_4_1 { u_core.u_sump2.events_p2_2_THRU_LUT4_0, u_core.u_sump2.events_p2[2] }
ble_pack u_core.u_sump2.events_p2_3_LC_10_4_2 { u_core.u_sump2.events_p2_3_THRU_LUT4_0, u_core.u_sump2.events_p2[3] }
ble_pack u_core.u_sump2.events_p1_3_LC_10_4_3 { u_core.u_sump2.events_p1_3_THRU_LUT4_0, u_core.u_sump2.events_p1[3] }
ble_pack u_core.u_sump2.events_pre_3_LC_10_4_4 { u_core.u_sump2.events_pre_RNO[3], u_core.u_sump2.events_pre[3] }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_87_c_RNO_LC_10_4_5 { u_core.u_sump2.proc_trig.trigger_and6_0_I_87_c_RNO }
ble_pack u_core.u_sump2.trigger_or_RNO_4_LC_10_4_6 { u_core.u_sump2.trigger_or_RNO_4 }
ble_pack u_core.u_sump2.events_p1_13_LC_10_4_7 { u_core.u_sump2.events_p1_13_THRU_LUT4_0, u_core.u_sump2.events_p1[13] }
clb_pack LT_10_4 { u_core.u_sump2.proc_rle_un1_events_p2_0_I_39_c_RNO_LC_10_4_0, u_core.u_sump2.events_p2_2_LC_10_4_1, u_core.u_sump2.events_p2_3_LC_10_4_2, u_core.u_sump2.events_p1_3_LC_10_4_3, u_core.u_sump2.events_pre_3_LC_10_4_4, u_core.u_sump2.proc_trig_trigger_and6_0_I_87_c_RNO_LC_10_4_5, u_core.u_sump2.trigger_or_RNO_4_LC_10_4_6, u_core.u_sump2.events_p1_13_LC_10_4_7 }
set_location LT_10_4 10 4
ble_pack u_core.u_sump2.a_di_28_LC_10_5_0 { u_core.u_sump2.a_di_28_THRU_LUT4_0, u_core.u_sump2.a_di[28] }
ble_pack u_core.u_gpio_core.gpio_pin_q_1_8_LC_10_5_1 { u_core.u_gpio_core.gpio_pin_q_1_8_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[8] }
ble_pack u_core.u_sump2.a_di_3_LC_10_5_2 { u_core.u_sump2.a_di_3_THRU_LUT4_0, u_core.u_sump2.a_di[3] }
ble_pack u_core.u_sump2.ctrl_rd_page_p1_3_LC_10_5_3 { u_core.u_sump2.ctrl_rd_page_p1_3_THRU_LUT4_0, u_core.u_sump2.ctrl_rd_page_p1[3] }
ble_pack u_core.u_sump2.a_di_34_LC_10_5_4 { u_core.u_sump2.a_di_34_THRU_LUT4_0, u_core.u_sump2.a_di[34] }
ble_pack u_core.u_sump2.ctrl_13_reg_1_sqmuxa_0_a2_0_LC_10_5_5 { u_core.u_sump2.ctrl_13_reg_1_sqmuxa_0_a2_0 }
ble_pack u_core.u_sump2.events_pre_5_LC_10_5_7 { u_core.u_sump2.events_pre_RNO[5], u_core.u_sump2.events_pre[5] }
clb_pack LT_10_5 { u_core.u_sump2.a_di_28_LC_10_5_0, u_core.u_gpio_core.gpio_pin_q_1_8_LC_10_5_1, u_core.u_sump2.a_di_3_LC_10_5_2, u_core.u_sump2.ctrl_rd_page_p1_3_LC_10_5_3, u_core.u_sump2.a_di_34_LC_10_5_4, u_core.u_sump2.ctrl_13_reg_1_sqmuxa_0_a2_0_LC_10_5_5, u_core.u_sump2.events_pre_5_LC_10_5_7 }
set_location LT_10_5 10 5
ble_pack u_core.u_gpio_core.lb_0034_reg_4_LC_10_6_0 { u_core.u_gpio_core.lb_0034_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[4] }
ble_pack u_core.u_gpio_core.lb_0034_reg_5_LC_10_6_1 { u_core.u_gpio_core.lb_0034_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[5] }
ble_pack u_core.u_gpio_core.lb_0034_reg_6_LC_10_6_2 { u_core.u_gpio_core.lb_0034_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[6] }
ble_pack u_core.u_gpio_core.lb_0034_reg_7_LC_10_6_3 { u_core.u_gpio_core.lb_0034_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[7] }
ble_pack u_core.u_gpio_core.lb_0034_reg_8_LC_10_6_4 { u_core.u_gpio_core.lb_0034_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[8] }
clb_pack LT_10_6 { u_core.u_gpio_core.lb_0034_reg_4_LC_10_6_0, u_core.u_gpio_core.lb_0034_reg_5_LC_10_6_1, u_core.u_gpio_core.lb_0034_reg_6_LC_10_6_2, u_core.u_gpio_core.lb_0034_reg_7_LC_10_6_3, u_core.u_gpio_core.lb_0034_reg_8_LC_10_6_4 }
set_location LT_10_6 10 6
ble_pack u_core.u_sump2.c_addr_p1_RNIBG1T2_6_LC_10_7_0 { u_core.u_sump2.c_addr_p1_RNIBG1T2[6] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIIHJH_3_LC_10_7_1 { u_core.u_sump2.ctrl_cmd_q_RNIIHJH[3] }
ble_pack u_core.u_sump2.d_addr_4_LC_10_7_2 { u_core.u_sump2.c_addr_p1_RNI36VS2_4_u_core.u_sump2.d_addr_4_REP_LUT4_0, u_core.u_sump2.d_addr[4] }
ble_pack u_core.u_sump2.d_addr_6_LC_10_7_3 { u_core.u_sump2.c_addr_p1_RNIBG1T2_6_u_core.u_sump2.d_addr_6_REP_LUT4_0, u_core.u_sump2.d_addr[6] }
ble_pack u_core.u_sump2.d_addr_5_LC_10_7_4 { u_core.u_sump2.c_addr_p1_RNI7B0T2_5_u_core.u_sump2.d_addr_5_REP_LUT4_0, u_core.u_sump2.d_addr[5] }
ble_pack u_core.u_gpio_core.gpio_pin_q_1_9_LC_10_7_5 { u_core.u_gpio_core.gpio_pin_q_1_9_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[9] }
ble_pack u_core.u_gpio_core.gpio_pin_q_1_10_LC_10_7_6 { u_core.u_gpio_core.gpio_pin_q_1_10_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[10] }
ble_pack u_core.u_sump2.c_addr_p1_7_LC_10_7_7 { u_core.u_sump2.c_addr_p1_7_THRU_LUT4_0, u_core.u_sump2.c_addr_p1[7] }
clb_pack LT_10_7 { u_core.u_sump2.c_addr_p1_RNIBG1T2_6_LC_10_7_0, u_core.u_sump2.ctrl_cmd_q_RNIIHJH_3_LC_10_7_1, u_core.u_sump2.d_addr_4_LC_10_7_2, u_core.u_sump2.d_addr_6_LC_10_7_3, u_core.u_sump2.d_addr_5_LC_10_7_4, u_core.u_gpio_core.gpio_pin_q_1_9_LC_10_7_5, u_core.u_gpio_core.gpio_pin_q_1_10_LC_10_7_6, u_core.u_sump2.c_addr_p1_7_LC_10_7_7 }
set_location LT_10_7 10 7
ble_pack u_core.u_sump2.ctrl_cmd_p1_4_LC_10_8_0 { u_core.u_sump2.ctrl_cmd_p1_4_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_p1[4] }
ble_pack u_core.u_sump2.ctrl_cmd_q_1_LC_10_8_1 { u_core.u_sump2.ctrl_cmd_q_1_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_q[1] }
ble_pack u_core.u_sump2.ctrl_cmd_q_2_LC_10_8_2 { u_core.u_sump2.ctrl_cmd_q_2_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_q[2] }
ble_pack u_core.u_sump2.ctrl_cmd_q_3_LC_10_8_3 { u_core.u_sump2.ctrl_cmd_q_3_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_q[3] }
ble_pack u_core.u_sump2.acquired_jk_p1_LC_10_8_4 { u_core.u_sump2.acquired_jk_p1_THRU_LUT4_0, u_core.u_sump2.acquired_jk_p1 }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIBLNB_1_LC_10_8_5 { u_core.u_sump2.ctrl_cmd_q_RNIBLNB[1] }
ble_pack u_core.u_sump2.events_loc_1_LC_10_8_7 { u_core.u_sump2.events_loc_1_THRU_LUT4_0, u_core.u_sump2.events_loc[1] }
clb_pack LT_10_8 { u_core.u_sump2.ctrl_cmd_p1_4_LC_10_8_0, u_core.u_sump2.ctrl_cmd_q_1_LC_10_8_1, u_core.u_sump2.ctrl_cmd_q_2_LC_10_8_2, u_core.u_sump2.ctrl_cmd_q_3_LC_10_8_3, u_core.u_sump2.acquired_jk_p1_LC_10_8_4, u_core.u_sump2.ctrl_cmd_q_RNIBLNB_1_LC_10_8_5, u_core.u_sump2.events_loc_1_LC_10_8_7 }
set_location LT_10_8 10 8
ble_pack u_core.u_sump2.c_addr_p1_RNINV4T2_9_LC_10_9_0 { u_core.u_sump2.c_addr_p1_RNINV4T2[9] }
ble_pack u_core.u_sump2.a_addr_p1_3_LC_10_9_1 { u_core.u_sump2.a_addr_p1_3_THRU_LUT4_0, u_core.u_sump2.a_addr_p1[3] }
ble_pack u_core.u_sump2.d_addr_2_LC_10_9_2 { u_core.u_sump2.c_addr_p1_RNIRRSS2_2_u_core.u_sump2.d_addr_2_REP_LUT4_0, u_core.u_sump2.d_addr[2] }
ble_pack u_core.u_sump2.c_addr_p1_RNIRRSS2_2_LC_10_9_3 { u_core.u_sump2.c_addr_p1_RNIRRSS2[2] }
ble_pack u_core.u_sump2.c_addr_p1_2_LC_10_9_4 { u_core.u_sump2.c_addr_p1_2_THRU_LUT4_0, u_core.u_sump2.c_addr_p1[2] }
ble_pack u_core.u_sump2.d_addr_3_LC_10_9_5 { u_core.u_sump2.c_addr_p1_RNIV0US2_3_u_core.u_sump2.d_addr_3_REP_LUT4_0, u_core.u_sump2.d_addr[3] }
ble_pack u_core.u_sump2.a_addr_p1_4_LC_10_9_6 { u_core.u_sump2.a_addr_p1_4_THRU_LUT4_0, u_core.u_sump2.a_addr_p1[4] }
ble_pack u_core.u_sump2.ctrl_cmd_p1_3_LC_10_9_7 { u_core.u_sump2.ctrl_cmd_p1_3_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_p1[3] }
clb_pack LT_10_9 { u_core.u_sump2.c_addr_p1_RNINV4T2_9_LC_10_9_0, u_core.u_sump2.a_addr_p1_3_LC_10_9_1, u_core.u_sump2.d_addr_2_LC_10_9_2, u_core.u_sump2.c_addr_p1_RNIRRSS2_2_LC_10_9_3, u_core.u_sump2.c_addr_p1_2_LC_10_9_4, u_core.u_sump2.d_addr_3_LC_10_9_5, u_core.u_sump2.a_addr_p1_4_LC_10_9_6, u_core.u_sump2.ctrl_cmd_p1_3_LC_10_9_7 }
set_location LT_10_9 10 9
ble_pack u_core.u_gpio_core.lb_002c_reg_16_LC_10_10_0 { u_core.u_gpio_core.lb_002c_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[16] }
ble_pack u_core.u_gpio_core.lb_002c_reg_1_LC_10_10_1 { u_core.u_gpio_core.lb_002c_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[1] }
ble_pack u_core.u_gpio_core.lb_002c_reg_10_LC_10_10_2 { u_core.u_gpio_core.lb_002c_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[10] }
ble_pack u_core.u_gpio_core.lb_002c_reg_11_LC_10_10_3 { u_core.u_gpio_core.lb_002c_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[11] }
ble_pack u_core.u_gpio_core.lb_002c_reg_12_LC_10_10_4 { u_core.u_gpio_core.lb_002c_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[12] }
ble_pack u_core.u_gpio_core.lb_002c_reg_13_LC_10_10_5 { u_core.u_gpio_core.lb_002c_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[13] }
ble_pack u_core.u_gpio_core.lb_002c_reg_14_LC_10_10_6 { u_core.u_gpio_core.lb_002c_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[14] }
ble_pack u_core.u_gpio_core.lb_002c_reg_15_LC_10_10_7 { u_core.u_gpio_core.lb_002c_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[15] }
clb_pack LT_10_10 { u_core.u_gpio_core.lb_002c_reg_16_LC_10_10_0, u_core.u_gpio_core.lb_002c_reg_1_LC_10_10_1, u_core.u_gpio_core.lb_002c_reg_10_LC_10_10_2, u_core.u_gpio_core.lb_002c_reg_11_LC_10_10_3, u_core.u_gpio_core.lb_002c_reg_12_LC_10_10_4, u_core.u_gpio_core.lb_002c_reg_13_LC_10_10_5, u_core.u_gpio_core.lb_002c_reg_14_LC_10_10_6, u_core.u_gpio_core.lb_002c_reg_15_LC_10_10_7 }
set_location LT_10_10 10 10
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_13_29_LC_10_11_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_13[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_12_29_LC_10_11_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_12[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_29_LC_10_11_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_29_LC_10_11_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_29_LC_10_11_4 { u_core.u_gpio_core.lb_rd_d_1_RNO[29], u_core.u_gpio_core.lb_rd_d_1[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_29_LC_10_11_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_29_LC_10_11_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[29] }
clb_pack LT_10_11 { u_core.u_gpio_core.lb_rd_d_1_RNO_13_29_LC_10_11_0, u_core.u_gpio_core.lb_rd_d_1_RNO_12_29_LC_10_11_1, u_core.u_gpio_core.lb_rd_d_1_RNO_7_29_LC_10_11_2, u_core.u_gpio_core.lb_rd_d_1_RNO_0_29_LC_10_11_3, u_core.u_gpio_core.lb_rd_d_1_29_LC_10_11_4, u_core.u_gpio_core.lb_rd_d_1_RNO_4_29_LC_10_11_5, u_core.u_gpio_core.lb_rd_d_1_RNO_5_29_LC_10_11_6 }
set_location LT_10_11 10 11
ble_pack u_core.u_gpio_core.lb_0084_reg_7_LC_10_12_0 { u_core.u_gpio_core.lb_0084_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_7_LC_10_12_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_7_LC_10_12_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_7_LC_10_12_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_7_LC_10_12_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_10_LC_10_12_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_10_LC_10_12_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_19_LC_10_12_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[19] }
clb_pack LT_10_12 { u_core.u_gpio_core.lb_0084_reg_7_LC_10_12_0, u_core.u_gpio_core.lb_rd_d_1_RNO_8_7_LC_10_12_1, u_core.u_gpio_core.lb_rd_d_1_RNO_3_7_LC_10_12_2, u_core.u_gpio_core.lb_rd_d_1_RNO_10_7_LC_10_12_3, u_core.u_gpio_core.lb_rd_d_1_RNO_7_7_LC_10_12_4, u_core.u_gpio_core.lb_rd_d_1_RNO_5_10_LC_10_12_5, u_core.u_gpio_core.lb_rd_d_1_RNO_0_10_LC_10_12_6, u_core.u_gpio_core.lb_rd_d_1_RNO_8_19_LC_10_12_7 }
set_location LT_10_12 10 12
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_20_LC_10_13_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[20] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_20_LC_10_13_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[20], u_core.u_gpio_core.lb_rd_d_1[20] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2_2_LC_10_13_2 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_20_LC_10_13_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[20] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNI9EUU_0_LC_10_13_4 { u_core.u_gpio_core.lb_addr_p1_RNI9EUU[0] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_5_2_LC_10_13_5 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_5[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_8_LC_10_13_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[8] }
clb_pack LT_10_13 { u_core.u_gpio_core.lb_rd_d_1_RNO_2_20_LC_10_13_0, u_core.u_gpio_core.lb_rd_d_1_20_LC_10_13_1, u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2_2_LC_10_13_2, u_core.u_gpio_core.lb_rd_d_1_RNO_1_20_LC_10_13_3, u_core.u_gpio_core.lb_addr_p1_RNI9EUU_0_LC_10_13_4, u_core.u_gpio_core.lb_addr_p1_RNISHQR3_5_2_LC_10_13_5, u_core.u_gpio_core.lb_rd_d_1_RNO_10_8_LC_10_13_6 }
set_location LT_10_13 10 13
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_15_LC_10_14_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[15] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_15_LC_10_14_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[15], u_core.u_gpio_core.lb_rd_d_1[15] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_15_LC_10_14_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[15] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_15_LC_10_14_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[15] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0_4_LC_10_14_4 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_15_LC_10_14_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[15] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIV6S04_4_LC_10_14_6 { u_core.u_gpio_core.lb_addr_p1_RNIV6S04[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_15_LC_10_14_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[15] }
clb_pack LT_10_14 { u_core.u_gpio_core.lb_rd_d_1_RNO_1_15_LC_10_14_0, u_core.u_gpio_core.lb_rd_d_1_15_LC_10_14_1, u_core.u_gpio_core.lb_rd_d_1_RNO_8_15_LC_10_14_2, u_core.u_gpio_core.lb_rd_d_1_RNO_4_15_LC_10_14_3, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0_4_LC_10_14_4, u_core.u_gpio_core.lb_rd_d_1_RNO_0_15_LC_10_14_5, u_core.u_gpio_core.lb_addr_p1_RNIV6S04_4_LC_10_14_6, u_core.u_gpio_core.lb_rd_d_1_RNO_10_15_LC_10_14_7 }
set_location LT_10_14 10 14
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_17_LC_10_15_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[17] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIRVGK_0_4_LC_10_15_1 { u_core.u_gpio_core.lb_addr_p1_RNIRVGK_0[4] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_17_LC_10_15_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_17_LC_10_15_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_17_LC_10_15_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_17_LC_10_15_5 { u_core.u_gpio_core.lb_rd_d_1_RNO[17], u_core.u_gpio_core.lb_rd_d_1[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_17_LC_10_15_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_24_LC_10_15_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[24] }
clb_pack LT_10_15 { u_core.u_gpio_core.lb_rd_d_1_RNO_5_17_LC_10_15_0, u_core.u_gpio_core.lb_addr_p1_RNIRVGK_0_4_LC_10_15_1, u_core.u_gpio_core.lb_rd_d_1_RNO_10_17_LC_10_15_2, u_core.u_gpio_core.lb_rd_d_1_RNO_6_17_LC_10_15_3, u_core.u_gpio_core.lb_rd_d_1_RNO_0_17_LC_10_15_4, u_core.u_gpio_core.lb_rd_d_1_17_LC_10_15_5, u_core.u_gpio_core.lb_rd_d_1_RNO_4_17_LC_10_15_6, u_core.u_gpio_core.lb_rd_d_1_RNO_11_24_LC_10_15_7 }
set_location LT_10_15 10 15
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_12_LC_10_16_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_17_LC_10_16_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_12_17_LC_10_16_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_12[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_17_LC_10_16_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_17_LC_10_16_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_24_LC_10_16_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[24] }
ble_pack u_core.u_gpio_core.lb_0034_reg_17_LC_10_16_6 { u_core.u_gpio_core.lb_0034_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[17] }
ble_pack u_core.u_gpio_core.lb_0034_reg_24_LC_10_16_7 { u_core.u_gpio_core.lb_0034_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[24] }
clb_pack LT_10_16 { u_core.u_gpio_core.lb_rd_d_1_RNO_4_12_LC_10_16_0, u_core.u_gpio_core.lb_rd_d_1_RNO_9_17_LC_10_16_1, u_core.u_gpio_core.lb_rd_d_1_RNO_12_17_LC_10_16_2, u_core.u_gpio_core.lb_rd_d_1_RNO_7_17_LC_10_16_3, u_core.u_gpio_core.lb_rd_d_1_RNO_2_17_LC_10_16_4, u_core.u_gpio_core.lb_rd_d_1_RNO_5_24_LC_10_16_5, u_core.u_gpio_core.lb_0034_reg_17_LC_10_16_6, u_core.u_gpio_core.lb_0034_reg_24_LC_10_16_7 }
set_location LT_10_16 10 16
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_17_LC_10_17_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[17] }
ble_pack u_core.u_gpio_core.lb_0090_reg_17_LC_10_17_1 { u_core.u_gpio_core.lb_0090_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[17] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_20_LC_10_17_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[20] }
ble_pack u_core.u_gpio_core.lb_0090_reg_20_LC_10_17_3 { u_core.u_gpio_core.lb_0090_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[20] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_29_LC_10_17_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_19_LC_10_17_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[19] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_19_LC_10_17_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[19] }
ble_pack u_core.u_gpio_core.lb_0090_reg_29_LC_10_17_7 { u_core.u_gpio_core.lb_0090_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[29] }
clb_pack LT_10_17 { u_core.u_gpio_core.lb_rd_d_1_RNO_3_17_LC_10_17_0, u_core.u_gpio_core.lb_0090_reg_17_LC_10_17_1, u_core.u_gpio_core.lb_rd_d_1_RNO_3_20_LC_10_17_2, u_core.u_gpio_core.lb_0090_reg_20_LC_10_17_3, u_core.u_gpio_core.lb_rd_d_1_RNO_3_29_LC_10_17_4, u_core.u_gpio_core.lb_rd_d_1_RNO_7_19_LC_10_17_5, u_core.u_gpio_core.lb_rd_d_1_RNO_3_19_LC_10_17_6, u_core.u_gpio_core.lb_0090_reg_29_LC_10_17_7 }
set_location LT_10_17 10 17
ble_pack u_core.u_gpio_core.lb_009c_reg_0_LC_10_18_0 { u_core.u_gpio_core.lb_009c_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[0] }
ble_pack u_core.u_gpio_core.lb_009c_reg_1_LC_10_18_1 { u_core.u_gpio_core.lb_009c_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[1] }
ble_pack u_core.u_gpio_core.lb_009c_reg_10_LC_10_18_2 { u_core.u_gpio_core.lb_009c_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[10] }
ble_pack u_core.u_gpio_core.lb_009c_reg_11_LC_10_18_3 { u_core.u_gpio_core.lb_009c_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[11] }
ble_pack u_core.u_gpio_core.lb_009c_reg_12_LC_10_18_4 { u_core.u_gpio_core.lb_009c_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[12] }
ble_pack u_core.u_gpio_core.lb_009c_reg_13_LC_10_18_5 { u_core.u_gpio_core.lb_009c_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[13] }
ble_pack u_core.u_gpio_core.lb_009c_reg_14_LC_10_18_6 { u_core.u_gpio_core.lb_009c_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[14] }
ble_pack u_core.u_gpio_core.lb_009c_reg_15_LC_10_18_7 { u_core.u_gpio_core.lb_009c_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[15] }
clb_pack LT_10_18 { u_core.u_gpio_core.lb_009c_reg_0_LC_10_18_0, u_core.u_gpio_core.lb_009c_reg_1_LC_10_18_1, u_core.u_gpio_core.lb_009c_reg_10_LC_10_18_2, u_core.u_gpio_core.lb_009c_reg_11_LC_10_18_3, u_core.u_gpio_core.lb_009c_reg_12_LC_10_18_4, u_core.u_gpio_core.lb_009c_reg_13_LC_10_18_5, u_core.u_gpio_core.lb_009c_reg_14_LC_10_18_6, u_core.u_gpio_core.lb_009c_reg_15_LC_10_18_7 }
set_location LT_10_18 10 18
ble_pack u_core.u_gpio_core.lb_003c_reg_0_LC_10_19_0 { u_core.u_gpio_core.lb_003c_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[0] }
ble_pack u_core.u_gpio_core.lb_003c_reg_1_LC_10_19_1 { u_core.u_gpio_core.lb_003c_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[1] }
ble_pack u_core.u_gpio_core.lb_003c_reg_17_LC_10_19_2 { u_core.u_gpio_core.lb_003c_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[17] }
ble_pack u_core.u_gpio_core.lb_003c_reg_18_LC_10_19_3 { u_core.u_gpio_core.lb_003c_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[18] }
ble_pack u_core.u_gpio_core.lb_003c_reg_19_LC_10_19_4 { u_core.u_gpio_core.lb_003c_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[19] }
ble_pack u_core.u_gpio_core.lb_003c_reg_2_LC_10_19_5 { u_core.u_gpio_core.lb_003c_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[2] }
ble_pack u_core.u_gpio_core.lb_003c_reg_20_LC_10_19_6 { u_core.u_gpio_core.lb_003c_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[20] }
ble_pack u_core.u_gpio_core.lb_003c_reg_28_LC_10_19_7 { u_core.u_gpio_core.lb_003c_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[28] }
clb_pack LT_10_19 { u_core.u_gpio_core.lb_003c_reg_0_LC_10_19_0, u_core.u_gpio_core.lb_003c_reg_1_LC_10_19_1, u_core.u_gpio_core.lb_003c_reg_17_LC_10_19_2, u_core.u_gpio_core.lb_003c_reg_18_LC_10_19_3, u_core.u_gpio_core.lb_003c_reg_19_LC_10_19_4, u_core.u_gpio_core.lb_003c_reg_2_LC_10_19_5, u_core.u_gpio_core.lb_003c_reg_20_LC_10_19_6, u_core.u_gpio_core.lb_003c_reg_28_LC_10_19_7 }
set_location LT_10_19 10 19
ble_pack u_core.u_gpio_core.lb_0098_reg_25_LC_10_20_0 { u_core.u_gpio_core.lb_0098_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[25] }
ble_pack u_core.u_gpio_core.lb_0098_reg_26_LC_10_20_1 { u_core.u_gpio_core.lb_0098_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[26] }
ble_pack u_core.u_gpio_core.lb_0098_reg_20_LC_10_20_2 { u_core.u_gpio_core.lb_0098_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[20] }
ble_pack u_core.u_gpio_core.lb_0098_reg_28_LC_10_20_3 { u_core.u_gpio_core.lb_0098_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[28] }
ble_pack u_core.u_gpio_core.lb_0098_reg_29_LC_10_20_4 { u_core.u_gpio_core.lb_0098_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[29] }
ble_pack u_core.u_gpio_core.lb_0098_reg_3_LC_10_20_5 { u_core.u_gpio_core.lb_0098_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[3] }
ble_pack u_core.u_gpio_core.lb_0098_reg_30_LC_10_20_6 { u_core.u_gpio_core.lb_0098_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[30] }
ble_pack u_core.u_gpio_core.lb_0098_reg_31_LC_10_20_7 { u_core.u_gpio_core.lb_0098_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[31] }
clb_pack LT_10_20 { u_core.u_gpio_core.lb_0098_reg_25_LC_10_20_0, u_core.u_gpio_core.lb_0098_reg_26_LC_10_20_1, u_core.u_gpio_core.lb_0098_reg_20_LC_10_20_2, u_core.u_gpio_core.lb_0098_reg_28_LC_10_20_3, u_core.u_gpio_core.lb_0098_reg_29_LC_10_20_4, u_core.u_gpio_core.lb_0098_reg_3_LC_10_20_5, u_core.u_gpio_core.lb_0098_reg_30_LC_10_20_6, u_core.u_gpio_core.lb_0098_reg_31_LC_10_20_7 }
set_location LT_10_20 10 20
ble_pack u_mesa_pi_spi.miso_sr_14_LC_11_1_0 { u_mesa_pi_spi.miso_sr_RNO[14], u_mesa_pi_spi.miso_sr[14] }
ble_pack gpio_pin_iobuf_RNO_11_LC_11_1_1 { gpio_pin_iobuf_RNO[11] }
ble_pack gpio_pin_iobuf_RNO_12_LC_11_1_2 { gpio_pin_iobuf_RNO[12] }
ble_pack gpio_pin_iobuf_RNO_13_LC_11_1_3 { gpio_pin_iobuf_RNO[13] }
ble_pack gpio_pin_iobuf_RNO_14_LC_11_1_4 { gpio_pin_iobuf_RNO[14] }
ble_pack gpio_pin_iobuf_RNO_15_LC_11_1_5 { gpio_pin_iobuf_RNO[15] }
ble_pack gpio_pin_iobuf_RNO_17_LC_11_1_7 { gpio_pin_iobuf_RNO[17] }
clb_pack LT_11_1 { u_mesa_pi_spi.miso_sr_14_LC_11_1_0, gpio_pin_iobuf_RNO_11_LC_11_1_1, gpio_pin_iobuf_RNO_12_LC_11_1_2, gpio_pin_iobuf_RNO_13_LC_11_1_3, gpio_pin_iobuf_RNO_14_LC_11_1_4, gpio_pin_iobuf_RNO_15_LC_11_1_5, gpio_pin_iobuf_RNO_17_LC_11_1_7 }
set_location LT_11_1 11 1
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_27_c_RNO_LC_11_2_0 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_27_c_RNO }
ble_pack u_core.u_sump2.events_p2_8_LC_11_2_1 { u_core.u_sump2.events_p2_8_THRU_LUT4_0, u_core.u_sump2.events_p2[8] }
ble_pack u_core.u_sump2.events_p2_9_LC_11_2_2 { u_core.u_sump2.events_p2_9_THRU_LUT4_0, u_core.u_sump2.events_p2[9] }
ble_pack u_core.u_sump2.a_di_14_LC_11_2_3 { u_core.u_sump2.a_di_14_THRU_LUT4_0, u_core.u_sump2.a_di[14] }
ble_pack u_core.u_sump2.events_p1_9_LC_11_2_4 { u_core.u_sump2.events_p1_9_THRU_LUT4_0, u_core.u_sump2.events_p1[9] }
ble_pack u_core.u_sump2.trigger_or_RNO_6_LC_11_2_5 { u_core.u_sump2.trigger_or_RNO_6 }
ble_pack u_core.u_sump2.events_pre_9_LC_11_2_6 { u_core.u_sump2.events_pre_RNO[9], u_core.u_sump2.events_pre[9] }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_51_c_RNO_LC_11_2_7 { u_core.u_sump2.proc_trig.trigger_and6_0_I_51_c_RNO }
clb_pack LT_11_2 { u_core.u_sump2.proc_rle_un1_events_p2_0_I_27_c_RNO_LC_11_2_0, u_core.u_sump2.events_p2_8_LC_11_2_1, u_core.u_sump2.events_p2_9_LC_11_2_2, u_core.u_sump2.a_di_14_LC_11_2_3, u_core.u_sump2.events_p1_9_LC_11_2_4, u_core.u_sump2.trigger_or_RNO_6_LC_11_2_5, u_core.u_sump2.events_pre_9_LC_11_2_6, u_core.u_sump2.proc_trig_trigger_and6_0_I_51_c_RNO_LC_11_2_7 }
set_location LT_11_2 11 2
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_1_c_LC_11_3_0 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_1_c }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_39_c_LC_11_3_1 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_39_c }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_33_c_LC_11_3_2 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_33_c }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_21_c_LC_11_3_3 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_21_c }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_27_c_LC_11_3_4 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_27_c }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_15_c_LC_11_3_5 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_15_c }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_9_c_LC_11_3_6 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_9_c }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_45_c_LC_11_3_7 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c }
clb_pack LT_11_3 { u_core.u_sump2.proc_rle_un1_events_p2_0_I_1_c_LC_11_3_0, u_core.u_sump2.proc_rle_un1_events_p2_0_I_39_c_LC_11_3_1, u_core.u_sump2.proc_rle_un1_events_p2_0_I_33_c_LC_11_3_2, u_core.u_sump2.proc_rle_un1_events_p2_0_I_21_c_LC_11_3_3, u_core.u_sump2.proc_rle_un1_events_p2_0_I_27_c_LC_11_3_4, u_core.u_sump2.proc_rle_un1_events_p2_0_I_15_c_LC_11_3_5, u_core.u_sump2.proc_rle_un1_events_p2_0_I_9_c_LC_11_3_6, u_core.u_sump2.proc_rle_un1_events_p2_0_I_45_c_LC_11_3_7 }
set_location LT_11_3 11 3
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_45_c_RNIKF4L_LC_11_4_0 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c_RNIKF4L }
ble_pack u_core.u_sump2.events_p2_4_LC_11_4_2 { u_core.u_sump2.events_p2_4_THRU_LUT4_0, u_core.u_sump2.events_p2[4] }
ble_pack u_core.u_sump2.events_loc_9_LC_11_4_3 { u_core.u_sump2.events_loc_9_THRU_LUT4_0, u_core.u_sump2.events_loc[9] }
ble_pack u_core.u_sump2.ctrl_rd_page_p1_4_LC_11_4_4 { u_core.u_sump2.ctrl_rd_page_p1_4_THRU_LUT4_0, u_core.u_sump2.ctrl_rd_page_p1[4] }
ble_pack u_core.u_sump2.events_p2_5_LC_11_4_5 { u_core.u_sump2.events_p2_5_THRU_LUT4_0, u_core.u_sump2.events_p2[5] }
ble_pack u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_0_LC_11_4_6 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_sump2.proc_rle_un1_events_p2_0_I_33_c_RNO_LC_11_4_7 { u_core.u_sump2.proc_rle.un1_events_p2_0_I_33_c_RNO }
clb_pack LT_11_4 { u_core.u_sump2.proc_rle_un1_events_p2_0_I_45_c_RNIKF4L_LC_11_4_0, u_core.u_sump2.events_p2_4_LC_11_4_2, u_core.u_sump2.events_loc_9_LC_11_4_3, u_core.u_sump2.ctrl_rd_page_p1_4_LC_11_4_4, u_core.u_sump2.events_p2_5_LC_11_4_5, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_0_LC_11_4_6, u_core.u_sump2.proc_rle_un1_events_p2_0_I_33_c_RNO_LC_11_4_7 }
set_location LT_11_4 11 4
ble_pack u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_p1_LC_11_5_0 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_sump2.events_p1_4_LC_11_5_3 { u_core.u_sump2.events_p1_4_THRU_LUT4_0, u_core.u_sump2.events_p1[4] }
ble_pack u_core.u_sump2.events_p1_5_LC_11_5_4 { u_core.u_sump2.events_p1_5_THRU_LUT4_0, u_core.u_sump2.events_p1[5] }
ble_pack u_core.u_sump2.events_pre_4_LC_11_5_5 { u_core.u_sump2.events_pre_RNO[4], u_core.u_sump2.events_pre[4] }
ble_pack u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_p1_LC_11_5_6 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_81_c_RNO_LC_11_5_7 { u_core.u_sump2.proc_trig.trigger_and6_0_I_81_c_RNO }
clb_pack LT_11_5 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_p1_LC_11_5_0, u_core.u_sump2.events_p1_4_LC_11_5_3, u_core.u_sump2.events_p1_5_LC_11_5_4, u_core.u_sump2.events_pre_4_LC_11_5_5, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_p1_LC_11_5_6, u_core.u_sump2.proc_trig_trigger_and6_0_I_81_c_RNO_LC_11_5_7 }
set_location LT_11_5 11 5
ble_pack u_core.u_sump2.user_addr_0_LC_11_6_0 { u_core.u_sump2.user_addr_0_THRU_LUT4_0, u_core.u_sump2.user_addr[0] }
ble_pack u_core.u_sump2.user_addr_1_LC_11_6_1 { u_core.u_sump2.user_addr_1_THRU_LUT4_0, u_core.u_sump2.user_addr[1] }
ble_pack u_core.u_sump2.user_addr_2_LC_11_6_2 { u_core.u_sump2.user_addr_2_THRU_LUT4_0, u_core.u_sump2.user_addr[2] }
ble_pack u_core.u_sump2.user_addr_3_LC_11_6_3 { u_core.u_sump2.user_addr_3_THRU_LUT4_0, u_core.u_sump2.user_addr[3] }
ble_pack u_core.u_sump2.user_addr_4_LC_11_6_4 { u_core.u_sump2.user_addr_4_THRU_LUT4_0, u_core.u_sump2.user_addr[4] }
ble_pack u_core.u_sump2.user_addr_5_LC_11_6_5 { u_core.u_sump2.user_addr_5_THRU_LUT4_0, u_core.u_sump2.user_addr[5] }
ble_pack u_core.u_sump2.user_addr_6_LC_11_6_6 { u_core.u_sump2.user_addr_6_THRU_LUT4_0, u_core.u_sump2.user_addr[6] }
clb_pack LT_11_6 { u_core.u_sump2.user_addr_0_LC_11_6_0, u_core.u_sump2.user_addr_1_LC_11_6_1, u_core.u_sump2.user_addr_2_LC_11_6_2, u_core.u_sump2.user_addr_3_LC_11_6_3, u_core.u_sump2.user_addr_4_LC_11_6_4, u_core.u_sump2.user_addr_5_LC_11_6_5, u_core.u_sump2.user_addr_6_LC_11_6_6 }
set_location LT_11_6 11 6
ble_pack u_core.u_sump2.un1_d_addr_cry_0_c_THRU_CRY_0_LC_11_7_0 { u_core.u_sump2.un1_d_addr_cry_0_c_THRU_CRY_0 }
ble_pack u_core.u_sump2.user_addr_RNIUP211_0_LC_11_7_1 { u_core.u_sump2.user_addr_RNIUP211[0], u_core.u_sump2.un1_d_addr_cry_0_c }
ble_pack u_core.u_sump2.user_addr_RNI0IM21_1_LC_11_7_2 { u_core.u_sump2.user_addr_RNI0IM21[1], u_core.u_sump2.un1_d_addr_cry_1_c }
ble_pack u_core.u_sump2.user_addr_RNI3MN21_2_LC_11_7_3 { u_core.u_sump2.user_addr_RNI3MN21[2], u_core.u_sump2.un1_d_addr_cry_2_c }
ble_pack u_core.u_sump2.user_addr_RNI6QO21_3_LC_11_7_4 { u_core.u_sump2.user_addr_RNI6QO21[3], u_core.u_sump2.un1_d_addr_cry_3_c }
ble_pack u_core.u_sump2.user_addr_RNI9UP21_4_LC_11_7_5 { u_core.u_sump2.user_addr_RNI9UP21[4], u_core.u_sump2.un1_d_addr_cry_4_c }
ble_pack u_core.u_sump2.user_addr_RNIC2R21_5_LC_11_7_6 { u_core.u_sump2.user_addr_RNIC2R21[5], u_core.u_sump2.un1_d_addr_cry_5_c }
ble_pack u_core.u_sump2.user_addr_RNIF6S21_6_LC_11_7_7 { u_core.u_sump2.user_addr_RNIF6S21[6], u_core.u_sump2.un1_d_addr_cry_6_c }
clb_pack LT_11_7 { u_core.u_sump2.un1_d_addr_cry_0_c_THRU_CRY_0_LC_11_7_0, u_core.u_sump2.user_addr_RNIUP211_0_LC_11_7_1, u_core.u_sump2.user_addr_RNI0IM21_1_LC_11_7_2, u_core.u_sump2.user_addr_RNI3MN21_2_LC_11_7_3, u_core.u_sump2.user_addr_RNI6QO21_3_LC_11_7_4, u_core.u_sump2.user_addr_RNI9UP21_4_LC_11_7_5, u_core.u_sump2.user_addr_RNIC2R21_5_LC_11_7_6, u_core.u_sump2.user_addr_RNIF6S21_6_LC_11_7_7 }
set_location LT_11_7 11 7
ble_pack u_core.u_sump2.user_addr_RNIIAT21_7_LC_11_8_0 { u_core.u_sump2.user_addr_RNIIAT21[7], u_core.u_sump2.un1_d_addr_cry_7_c }
ble_pack u_core.u_sump2.user_addr_RNILEU21_8_LC_11_8_1 { u_core.u_sump2.user_addr_RNILEU21[8], u_core.u_sump2.un1_d_addr_cry_8_c }
ble_pack u_core.u_sump2.d_addr_RNIOIV21_9_LC_11_8_2 { u_core.u_sump2.d_addr_RNIOIV21[9] }
ble_pack u_core.u_sump2.user_addr_8_LC_11_8_3 { u_core.u_sump2.user_addr_8_THRU_LUT4_0, u_core.u_sump2.user_addr[8] }
ble_pack u_core.u_sump2.user_addr_7_LC_11_8_4 { u_core.u_sump2.user_addr_7_THRU_LUT4_0, u_core.u_sump2.user_addr[7] }
ble_pack u_core.u_sump2.user_addr_9_LC_11_8_5 { u_core.u_sump2.user_addr_9_THRU_LUT4_0, u_core.u_sump2.user_addr[9] }
clb_pack LT_11_8 { u_core.u_sump2.user_addr_RNIIAT21_7_LC_11_8_0, u_core.u_sump2.user_addr_RNILEU21_8_LC_11_8_1, u_core.u_sump2.d_addr_RNIOIV21_9_LC_11_8_2, u_core.u_sump2.user_addr_8_LC_11_8_3, u_core.u_sump2.user_addr_7_LC_11_8_4, u_core.u_sump2.user_addr_9_LC_11_8_5 }
set_location LT_11_8 11 8
ble_pack u_core.u_sump2.a_addr_p1_1_LC_11_9_0 { u_core.u_sump2.a_addr_p1_1_THRU_LUT4_0, u_core.u_sump2.a_addr_p1[1] }
ble_pack u_core.u_sump2.a_addr_p2_1_LC_11_9_1 { u_core.u_sump2.a_addr_p2_1_THRU_LUT4_0, u_core.u_sump2.a_addr_p2[1] }
ble_pack u_core.u_sump2.a_addr_p1_2_LC_11_9_2 { u_core.u_sump2.a_addr_p1_2_THRU_LUT4_0, u_core.u_sump2.a_addr_p1[2] }
ble_pack u_core.u_sump2.a_addr_p2_2_LC_11_9_3 { u_core.u_sump2.a_addr_p2_2_THRU_LUT4_0, u_core.u_sump2.a_addr_p2[2] }
ble_pack u_core.u_sump2.d_addr_9_LC_11_9_4 { u_core.u_sump2.c_addr_p1_RNINV4T2_9_u_core.u_sump2.d_addr_9_REP_LUT4_0, u_core.u_sump2.d_addr[9] }
ble_pack u_core.u_sump2.a_addr_p2_3_LC_11_9_5 { u_core.u_sump2.a_addr_p2_3_THRU_LUT4_0, u_core.u_sump2.a_addr_p2[3] }
ble_pack u_core.u_sump2.c_addr_p1_RNIV0US2_3_LC_11_9_6 { u_core.u_sump2.c_addr_p1_RNIV0US2[3] }
ble_pack u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_LC_11_9_7 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l }
clb_pack LT_11_9 { u_core.u_sump2.a_addr_p1_1_LC_11_9_0, u_core.u_sump2.a_addr_p2_1_LC_11_9_1, u_core.u_sump2.a_addr_p1_2_LC_11_9_2, u_core.u_sump2.a_addr_p2_2_LC_11_9_3, u_core.u_sump2.d_addr_9_LC_11_9_4, u_core.u_sump2.a_addr_p2_3_LC_11_9_5, u_core.u_sump2.c_addr_p1_RNIV0US2_3_LC_11_9_6, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_LC_11_9_7 }
set_location LT_11_9 11 9
ble_pack u_core.u_sump2.lb_rd_d_RNO_0_0_LC_11_10_0 { u_core.u_sump2.lb_rd_d_RNO_0[0] }
ble_pack u_core.u_sump2.lb_rd_d_0_LC_11_10_1 { u_core.u_sump2.lb_rd_d_RNO[0], u_core.u_sump2.lb_rd_d[0] }
ble_pack u_core.u_sump2.rle_done_jk_LC_11_10_2 { u_core.u_sump2.rle_done_jk_RNO, u_core.u_sump2.rle_done_jk }
ble_pack u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_p1_LC_11_10_3 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_sump2.armed_jk_p1_LC_11_10_4 { u_core.u_sump2.armed_jk_p1_THRU_LUT4_0, u_core.u_sump2.armed_jk_p1 }
ble_pack u_core.u_sump2.ram_rd_d_0_LC_11_10_5 { u_core.u_sump2.ram_rd_d_RNO[0], u_core.u_sump2.ram_rd_d[0] }
ble_pack u_core.u_sump2.b_do_p1_0_LC_11_10_6 { u_core.u_sump2.b_do_p1_0_THRU_LUT4_0, u_core.u_sump2.b_do_p1[0] }
ble_pack u_core.u_sump2.b_do_p1_32_LC_11_10_7 { u_core.u_sump2.b_do_p1_32_THRU_LUT4_0, u_core.u_sump2.b_do_p1[32] }
clb_pack LT_11_10 { u_core.u_sump2.lb_rd_d_RNO_0_0_LC_11_10_0, u_core.u_sump2.lb_rd_d_0_LC_11_10_1, u_core.u_sump2.rle_done_jk_LC_11_10_2, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_p1_LC_11_10_3, u_core.u_sump2.armed_jk_p1_LC_11_10_4, u_core.u_sump2.ram_rd_d_0_LC_11_10_5, u_core.u_sump2.b_do_p1_0_LC_11_10_6, u_core.u_sump2.b_do_p1_32_LC_11_10_7 }
set_location LT_11_10 11 10
ble_pack u_core.u_gpio_core.lb_0024_reg_16_LC_11_11_0 { u_core.u_gpio_core.lb_0024_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[16] }
ble_pack u_core.u_gpio_core.lb_0024_reg_17_LC_11_11_1 { u_core.u_gpio_core.lb_0024_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[17] }
ble_pack u_core.u_gpio_core.lb_0024_reg_14_LC_11_11_2 { u_core.u_gpio_core.lb_0024_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[14] }
ble_pack u_core.u_gpio_core.lb_0024_reg_22_LC_11_11_3 { u_core.u_gpio_core.lb_0024_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[22] }
ble_pack u_core.u_gpio_core.lb_0024_reg_5_LC_11_11_4 { u_core.u_gpio_core.lb_0024_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[5] }
ble_pack u_core.u_gpio_core.lb_0024_reg_20_LC_11_11_5 { u_core.u_gpio_core.lb_0024_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[20] }
ble_pack u_core.u_gpio_core.lb_0024_reg_21_LC_11_11_6 { u_core.u_gpio_core.lb_0024_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[21] }
ble_pack u_core.u_gpio_core.lb_0024_reg_8_LC_11_11_7 { u_core.u_gpio_core.lb_0024_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[8] }
clb_pack LT_11_11 { u_core.u_gpio_core.lb_0024_reg_16_LC_11_11_0, u_core.u_gpio_core.lb_0024_reg_17_LC_11_11_1, u_core.u_gpio_core.lb_0024_reg_14_LC_11_11_2, u_core.u_gpio_core.lb_0024_reg_22_LC_11_11_3, u_core.u_gpio_core.lb_0024_reg_5_LC_11_11_4, u_core.u_gpio_core.lb_0024_reg_20_LC_11_11_5, u_core.u_gpio_core.lb_0024_reg_21_LC_11_11_6, u_core.u_gpio_core.lb_0024_reg_8_LC_11_11_7 }
set_location LT_11_11 11 11
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_3_LC_11_12_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_3_LC_11_12_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[3], u_core.u_gpio_core.lb_rd_d_1[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_3_LC_11_12_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_3_LC_11_12_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_3_LC_11_12_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[3] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2_4_LC_11_12_5 { u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2[4] }
clb_pack LT_11_12 { u_core.u_gpio_core.lb_rd_d_1_RNO_3_3_LC_11_12_0, u_core.u_gpio_core.lb_rd_d_1_3_LC_11_12_1, u_core.u_gpio_core.lb_rd_d_1_RNO_10_3_LC_11_12_2, u_core.u_gpio_core.lb_rd_d_1_RNO_9_3_LC_11_12_3, u_core.u_gpio_core.lb_rd_d_1_RNO_0_3_LC_11_12_4, u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2_4_LC_11_12_5 }
set_location LT_11_12 11 12
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_13_LC_11_13_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[13] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_3_LC_11_13_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_3_LC_11_13_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_3_LC_11_13_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[3] }
ble_pack u_core.u_gpio_core.lb_0084_reg_3_LC_11_13_4 { u_core.u_gpio_core.lb_0084_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_14_LC_11_13_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[14] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_10_4_LC_11_13_6 { u_core.u_gpio_core.lb_addr_p1_RNII5654_10[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_4_4_LC_11_13_7 { u_core.u_gpio_core.lb_addr_p1_RNII5654_4[4] }
clb_pack LT_11_13 { u_core.u_gpio_core.lb_rd_d_1_RNO_1_13_LC_11_13_0, u_core.u_gpio_core.lb_rd_d_1_RNO_6_3_LC_11_13_1, u_core.u_gpio_core.lb_rd_d_1_RNO_2_3_LC_11_13_2, u_core.u_gpio_core.lb_rd_d_1_RNO_7_3_LC_11_13_3, u_core.u_gpio_core.lb_0084_reg_3_LC_11_13_4, u_core.u_gpio_core.lb_rd_d_1_RNO_4_14_LC_11_13_5, u_core.u_gpio_core.lb_addr_p1_RNII5654_10_4_LC_11_13_6, u_core.u_gpio_core.lb_addr_p1_RNII5654_4_4_LC_11_13_7 }
set_location LT_11_13 11 13
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_16_LC_11_14_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[16] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_16_LC_11_14_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[16] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_16_LC_11_14_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[16] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_16_LC_11_14_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[16] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_16_LC_11_14_4 { u_core.u_gpio_core.lb_rd_d_1_RNO[16], u_core.u_gpio_core.lb_rd_d_1[16] }
clb_pack LT_11_14 { u_core.u_gpio_core.lb_rd_d_1_RNO_3_16_LC_11_14_0, u_core.u_gpio_core.lb_rd_d_1_RNO_6_16_LC_11_14_1, u_core.u_gpio_core.lb_rd_d_1_RNO_2_16_LC_11_14_2, u_core.u_gpio_core.lb_rd_d_1_RNO_0_16_LC_11_14_3, u_core.u_gpio_core.lb_rd_d_1_16_LC_11_14_4 }
set_location LT_11_14 11 14
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_13_22_LC_11_15_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_13[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_22_LC_11_15_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_22_LC_11_15_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_12_LC_11_15_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_22_LC_11_15_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[22] }
ble_pack u_core.u_gpio_core.lb_008c_reg_22_LC_11_15_5 { u_core.u_gpio_core.lb_008c_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_12_22_LC_11_15_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_12[22] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNIRVGK_4_LC_11_15_7 { u_core.u_gpio_core.lb_addr_p1_RNIRVGK[4] }
clb_pack LT_11_15 { u_core.u_gpio_core.lb_rd_d_1_RNO_13_22_LC_11_15_0, u_core.u_gpio_core.lb_rd_d_1_RNO_5_22_LC_11_15_1, u_core.u_gpio_core.lb_rd_d_1_RNO_2_22_LC_11_15_2, u_core.u_gpio_core.lb_rd_d_1_RNO_9_12_LC_11_15_3, u_core.u_gpio_core.lb_rd_d_1_RNO_6_22_LC_11_15_4, u_core.u_gpio_core.lb_008c_reg_22_LC_11_15_5, u_core.u_gpio_core.lb_rd_d_1_RNO_12_22_LC_11_15_6, u_core.u_gpio_core.lb_addr_p1_RNIRVGK_4_LC_11_15_7 }
set_location LT_11_15 11 15
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_6_LC_11_16_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_6_LC_11_16_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_6_LC_11_16_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[6] }
ble_pack u_core.u_gpio_core.lb_0088_reg_6_LC_11_16_3 { u_core.u_gpio_core.lb_0088_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[6] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_24_LC_11_16_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[24] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_3_LC_11_16_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_15_LC_11_16_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[15] }
clb_pack LT_11_16 { u_core.u_gpio_core.lb_rd_d_1_RNO_10_6_LC_11_16_0, u_core.u_gpio_core.lb_rd_d_1_RNO_9_6_LC_11_16_1, u_core.u_gpio_core.lb_rd_d_1_RNO_5_6_LC_11_16_2, u_core.u_gpio_core.lb_0088_reg_6_LC_11_16_3, u_core.u_gpio_core.lb_rd_d_1_RNO_8_24_LC_11_16_4, u_core.u_gpio_core.lb_rd_d_1_RNO_8_3_LC_11_16_5, u_core.u_gpio_core.lb_rd_d_1_RNO_9_15_LC_11_16_6 }
set_location LT_11_16 11 16
ble_pack u_core.u_gpio_core.lb_0084_reg_25_LC_11_17_0 { u_core.u_gpio_core.lb_0084_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[25] }
ble_pack u_core.u_gpio_core.lb_0084_reg_26_LC_11_17_1 { u_core.u_gpio_core.lb_0084_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[26] }
ble_pack u_core.u_gpio_core.lb_0084_reg_27_LC_11_17_2 { u_core.u_gpio_core.lb_0084_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[27] }
ble_pack u_core.u_gpio_core.lb_0084_reg_28_LC_11_17_3 { u_core.u_gpio_core.lb_0084_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[28] }
ble_pack u_core.u_gpio_core.lb_0084_reg_29_LC_11_17_4 { u_core.u_gpio_core.lb_0084_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[29] }
ble_pack u_core.u_gpio_core.lb_0084_reg_30_LC_11_17_5 { u_core.u_gpio_core.lb_0084_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[30] }
ble_pack u_core.u_gpio_core.lb_0084_reg_31_LC_11_17_6 { u_core.u_gpio_core.lb_0084_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[31] }
ble_pack u_core.u_gpio_core.lb_0084_reg_5_LC_11_17_7 { u_core.u_gpio_core.lb_0084_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[5] }
clb_pack LT_11_17 { u_core.u_gpio_core.lb_0084_reg_25_LC_11_17_0, u_core.u_gpio_core.lb_0084_reg_26_LC_11_17_1, u_core.u_gpio_core.lb_0084_reg_27_LC_11_17_2, u_core.u_gpio_core.lb_0084_reg_28_LC_11_17_3, u_core.u_gpio_core.lb_0084_reg_29_LC_11_17_4, u_core.u_gpio_core.lb_0084_reg_30_LC_11_17_5, u_core.u_gpio_core.lb_0084_reg_31_LC_11_17_6, u_core.u_gpio_core.lb_0084_reg_5_LC_11_17_7 }
set_location LT_11_17 11 17
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_19_LC_11_18_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[19] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_19_LC_11_18_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[19], u_core.u_gpio_core.lb_rd_d_1[19] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_19_LC_11_18_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[19] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_19_LC_11_18_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[19] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_19_LC_11_18_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[19] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_19_LC_11_18_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[19] }
clb_pack LT_11_18 { u_core.u_gpio_core.lb_rd_d_1_RNO_2_19_LC_11_18_0, u_core.u_gpio_core.lb_rd_d_1_19_LC_11_18_1, u_core.u_gpio_core.lb_rd_d_1_RNO_0_19_LC_11_18_2, u_core.u_gpio_core.lb_rd_d_1_RNO_4_19_LC_11_18_3, u_core.u_gpio_core.lb_rd_d_1_RNO_1_19_LC_11_18_4, u_core.u_gpio_core.lb_rd_d_1_RNO_6_19_LC_11_18_5 }
set_location LT_11_18 11 18
ble_pack u_core.u_gpio_core.lb_009c_reg_16_LC_11_19_0 { u_core.u_gpio_core.lb_009c_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[16] }
ble_pack u_core.u_gpio_core.lb_009c_reg_17_LC_11_19_1 { u_core.u_gpio_core.lb_009c_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[17] }
ble_pack u_core.u_gpio_core.lb_009c_reg_18_LC_11_19_2 { u_core.u_gpio_core.lb_009c_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[18] }
ble_pack u_core.u_gpio_core.lb_009c_reg_19_LC_11_19_3 { u_core.u_gpio_core.lb_009c_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[19] }
ble_pack u_core.u_gpio_core.lb_009c_reg_2_LC_11_19_4 { u_core.u_gpio_core.lb_009c_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[2] }
ble_pack u_core.u_gpio_core.lb_009c_reg_20_LC_11_19_5 { u_core.u_gpio_core.lb_009c_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[20] }
ble_pack u_core.u_gpio_core.lb_009c_reg_21_LC_11_19_6 { u_core.u_gpio_core.lb_009c_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[21] }
ble_pack u_core.u_gpio_core.lb_009c_reg_22_LC_11_19_7 { u_core.u_gpio_core.lb_009c_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[22] }
clb_pack LT_11_19 { u_core.u_gpio_core.lb_009c_reg_16_LC_11_19_0, u_core.u_gpio_core.lb_009c_reg_17_LC_11_19_1, u_core.u_gpio_core.lb_009c_reg_18_LC_11_19_2, u_core.u_gpio_core.lb_009c_reg_19_LC_11_19_3, u_core.u_gpio_core.lb_009c_reg_2_LC_11_19_4, u_core.u_gpio_core.lb_009c_reg_20_LC_11_19_5, u_core.u_gpio_core.lb_009c_reg_21_LC_11_19_6, u_core.u_gpio_core.lb_009c_reg_22_LC_11_19_7 }
set_location LT_11_19 11 19
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_25_LC_11_20_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[25] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_25_LC_11_20_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[25] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_25_LC_11_20_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[25] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_25_LC_11_20_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[25] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_25_LC_11_20_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[25] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_25_LC_11_20_5 { u_core.u_gpio_core.lb_rd_d_1_RNO[25], u_core.u_gpio_core.lb_rd_d_1[25] }
clb_pack LT_11_20 { u_core.u_gpio_core.lb_rd_d_1_RNO_0_25_LC_11_20_0, u_core.u_gpio_core.lb_rd_d_1_RNO_4_25_LC_11_20_1, u_core.u_gpio_core.lb_rd_d_1_RNO_1_25_LC_11_20_2, u_core.u_gpio_core.lb_rd_d_1_RNO_6_25_LC_11_20_3, u_core.u_gpio_core.lb_rd_d_1_RNO_2_25_LC_11_20_4, u_core.u_gpio_core.lb_rd_d_1_25_LC_11_20_5 }
set_location LT_11_20 11 20
ble_pack u_core.u_sump2.b_do_0_20_LC_12_1_0 { u_core.u_sump2.b_do_0_20_THRU_LUT4_0, u_core.u_sump2.b_do_0[20] }
ble_pack u_core.u_sump2.b_do_p1_36_LC_12_1_1 { u_core.u_sump2.b_do_p1_36_THRU_LUT4_0, u_core.u_sump2.b_do_p1[36] }
ble_pack u_core.u_sump2.b_do_0_21_LC_12_1_2 { u_core.u_sump2.b_do_0_21_THRU_LUT4_0, u_core.u_sump2.b_do_0[21] }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_63_c_RNO_LC_12_1_4 { u_core.u_sump2.proc_trig.trigger_and6_0_I_63_c_RNO }
ble_pack u_core.u_sump2.b_do_0_23_LC_12_1_6 { u_core.u_sump2.b_do_0_23_THRU_LUT4_0, u_core.u_sump2.b_do_0[23] }
ble_pack u_core.u_sump2.b_do_p1_39_LC_12_1_7 { u_core.u_sump2.b_do_p1_39_THRU_LUT4_0, u_core.u_sump2.b_do_p1[39] }
clb_pack LT_12_1 { u_core.u_sump2.b_do_0_20_LC_12_1_0, u_core.u_sump2.b_do_p1_36_LC_12_1_1, u_core.u_sump2.b_do_0_21_LC_12_1_2, u_core.u_sump2.proc_trig_trigger_and6_0_I_63_c_RNO_LC_12_1_4, u_core.u_sump2.b_do_0_23_LC_12_1_6, u_core.u_sump2.b_do_p1_39_LC_12_1_7 }
set_location LT_12_1 12 1
ble_pack u_core.u_sump2.ctrl_05_reg_0_LC_12_2_0 { u_core.u_sump2.ctrl_05_reg_0_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[0] }
ble_pack u_core.u_sump2.ctrl_05_reg_1_LC_12_2_1 { u_core.u_sump2.ctrl_05_reg_1_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[1] }
ble_pack u_core.u_sump2.ctrl_05_reg_15_LC_12_2_2 { u_core.u_sump2.ctrl_05_reg_15_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[15] }
ble_pack u_core.u_sump2.ctrl_05_reg_11_LC_12_2_3 { u_core.u_sump2.ctrl_05_reg_11_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[11] }
ble_pack u_core.u_sump2.ctrl_05_reg_12_LC_12_2_4 { u_core.u_sump2.ctrl_05_reg_12_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[12] }
ble_pack u_core.u_sump2.ctrl_05_reg_13_LC_12_2_5 { u_core.u_sump2.ctrl_05_reg_13_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[13] }
ble_pack u_core.u_sump2.ctrl_05_reg_14_LC_12_2_6 { u_core.u_sump2.ctrl_05_reg_14_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[14] }
ble_pack u_core.u_sump2.ctrl_05_reg_30_LC_12_2_7 { u_core.u_sump2.ctrl_05_reg_30_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[30] }
clb_pack LT_12_2 { u_core.u_sump2.ctrl_05_reg_0_LC_12_2_0, u_core.u_sump2.ctrl_05_reg_1_LC_12_2_1, u_core.u_sump2.ctrl_05_reg_15_LC_12_2_2, u_core.u_sump2.ctrl_05_reg_11_LC_12_2_3, u_core.u_sump2.ctrl_05_reg_12_LC_12_2_4, u_core.u_sump2.ctrl_05_reg_13_LC_12_2_5, u_core.u_sump2.ctrl_05_reg_14_LC_12_2_6, u_core.u_sump2.ctrl_05_reg_30_LC_12_2_7 }
set_location LT_12_2 12 2
ble_pack u_core.u_sump2.ctrl_05_reg_10_LC_12_3_0 { u_core.u_sump2.ctrl_05_reg_10_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[10] }
ble_pack u_core.u_sump2.ctrl_05_reg_31_LC_12_3_1 { u_core.u_sump2.ctrl_05_reg_31_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[31] }
ble_pack u_core.u_sump2.ctrl_05_reg_4_LC_12_3_2 { u_core.u_sump2.ctrl_05_reg_4_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[4] }
ble_pack u_core.u_sump2.ctrl_05_reg_5_LC_12_3_3 { u_core.u_sump2.ctrl_05_reg_5_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[5] }
ble_pack u_core.u_sump2.ctrl_05_reg_6_LC_12_3_4 { u_core.u_sump2.ctrl_05_reg_6_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[6] }
ble_pack u_core.u_sump2.ctrl_05_reg_7_LC_12_3_5 { u_core.u_sump2.ctrl_05_reg_7_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[7] }
ble_pack u_core.u_sump2.ctrl_05_reg_8_LC_12_3_6 { u_core.u_sump2.ctrl_05_reg_8_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[8] }
ble_pack u_core.u_sump2.ctrl_05_reg_9_LC_12_3_7 { u_core.u_sump2.ctrl_05_reg_9_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[9] }
clb_pack LT_12_3 { u_core.u_sump2.ctrl_05_reg_10_LC_12_3_0, u_core.u_sump2.ctrl_05_reg_31_LC_12_3_1, u_core.u_sump2.ctrl_05_reg_4_LC_12_3_2, u_core.u_sump2.ctrl_05_reg_5_LC_12_3_3, u_core.u_sump2.ctrl_05_reg_6_LC_12_3_4, u_core.u_sump2.ctrl_05_reg_7_LC_12_3_5, u_core.u_sump2.ctrl_05_reg_8_LC_12_3_6, u_core.u_sump2.ctrl_05_reg_9_LC_12_3_7 }
set_location LT_12_3 12 3
ble_pack u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_RNO_0_LC_12_4_0 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_LC_12_4_1 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_1_LC_12_4_2 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_LC_12_4_3 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_0_LC_12_4_4 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_0_LC_12_4_5 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_1_LC_12_4_6 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_3_LC_12_4_7 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[3] }
clb_pack LT_12_4 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_RNO_0_LC_12_4_0, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_LC_12_4_1, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_1_LC_12_4_2, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_LC_12_4_3, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_0_LC_12_4_4, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_0_LC_12_4_5, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_1_LC_12_4_6, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_3_LC_12_4_7 }
set_location LT_12_4 12 4
ble_pack u_core.u_sump2.ctrl_cmd_loc_e_0_0_LC_12_5_0 { u_core.u_sump2.ctrl_cmd_loc_e_0_0_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_loc_e_0[0] }
ble_pack u_core.u_sump2.ctrl_cmd_loc_e_0_1_LC_12_5_1 { u_core.u_sump2.ctrl_cmd_loc_e_0_1_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_loc_e_0[1] }
ble_pack u_core.u_sump2.ctrl_cmd_loc_e_0_2_LC_12_5_2 { u_core.u_sump2.ctrl_cmd_loc_e_0_2_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_loc_e_0[2] }
ble_pack u_core.u_sump2.ctrl_cmd_loc_e_0_3_LC_12_5_3 { u_core.u_sump2.ctrl_cmd_loc_e_0_3_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_loc_e_0[3] }
ble_pack u_core.u_sump2.ctrl_cmd_loc_e_0_4_LC_12_5_4 { u_core.u_sump2.ctrl_cmd_loc_e_0_4_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_loc_e_0[4] }
clb_pack LT_12_5 { u_core.u_sump2.ctrl_cmd_loc_e_0_0_LC_12_5_0, u_core.u_sump2.ctrl_cmd_loc_e_0_1_LC_12_5_1, u_core.u_sump2.ctrl_cmd_loc_e_0_2_LC_12_5_2, u_core.u_sump2.ctrl_cmd_loc_e_0_3_LC_12_5_3, u_core.u_sump2.ctrl_cmd_loc_e_0_4_LC_12_5_4 }
set_location LT_12_5 12 5
ble_pack u_mesa_pi_spi.rdy_p1_LC_12_6_0 { u_mesa_pi_spi.rdy_p1_THRU_LUT4_0, u_mesa_pi_spi.rdy_p1 }
ble_pack u_mesa_pi_spi.mosi_nib_rdy_LC_12_6_1 { u_mesa_pi_spi.mosi_nib_rdy_RNO, u_mesa_pi_spi.mosi_nib_rdy }
ble_pack u_mesa_pi_spi.rdy_p2_LC_12_6_2 { u_mesa_pi_spi.rdy_p2_THRU_LUT4_0, u_mesa_pi_spi.rdy_p2 }
ble_pack u_core.u_sump2.b_do_p1_33_LC_12_6_3 { u_core.u_sump2.b_do_p1_33_THRU_LUT4_0, u_core.u_sump2.b_do_p1[33] }
ble_pack u_core.u_sump2.b_do_0_27_LC_12_6_4 { u_core.u_sump2.b_do_0_27_THRU_LUT4_0, u_core.u_sump2.b_do_0[27] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIGFJH_3_LC_12_6_5 { u_core.u_sump2.ctrl_cmd_q_RNIGFJH[3] }
ble_pack u_core.events_din_0_LC_12_6_6 { u_core.events_din_0_THRU_LUT4_0, u_core.events_din[0] }
ble_pack u_core.events_din_1_LC_12_6_7 { u_core.events_din_1_THRU_LUT4_0, u_core.events_din[1] }
clb_pack LT_12_6 { u_mesa_pi_spi.rdy_p1_LC_12_6_0, u_mesa_pi_spi.mosi_nib_rdy_LC_12_6_1, u_mesa_pi_spi.rdy_p2_LC_12_6_2, u_core.u_sump2.b_do_p1_33_LC_12_6_3, u_core.u_sump2.b_do_0_27_LC_12_6_4, u_core.u_sump2.ctrl_cmd_q_RNIGFJH_3_LC_12_6_5, u_core.events_din_0_LC_12_6_6, u_core.events_din_1_LC_12_6_7 }
set_location LT_12_6 12 6
ble_pack u_core.u_sump2.c_addr_p1_RNIJQ3T2_8_LC_12_7_0 { u_core.u_sump2.c_addr_p1_RNIJQ3T2[8] }
ble_pack u_core.u_sump2.d_addr_8_LC_12_7_1 { u_core.u_sump2.c_addr_p1_RNIJQ3T2_8_u_core.u_sump2.d_addr_8_REP_LUT4_0, u_core.u_sump2.d_addr[8] }
ble_pack u_core.u_sump2.c_addr_p1_8_LC_12_7_2 { u_core.u_sump2.c_addr_p1_8_THRU_LUT4_0, u_core.u_sump2.c_addr_p1[8] }
ble_pack u_core.u_sump2.xfer_clr_LC_12_7_3 { u_core.u_sump2.xfer_clr_THRU_LUT4_0, u_core.u_sump2.xfer_clr }
ble_pack u_core.u_sump2.c_addr_p1_RNIKT7R2_0_LC_12_7_4 { u_core.u_sump2.c_addr_p1_RNIKT7R2[0] }
ble_pack u_core.u_sump2.ctrl_cmd_xfer_LC_12_7_5 { u_core.u_sump2.ctrl_cmd_xfer_RNO, u_core.u_sump2.ctrl_cmd_xfer }
ble_pack u_core.u_sump2.d_addr_1_LC_12_7_6 { u_core.u_sump2.c_addr_p1_RNINMRS2_1_u_core.u_sump2.d_addr_1_REP_LUT4_0, u_core.u_sump2.d_addr[1] }
ble_pack u_core.u_sump2.c_addr_p1_RNINMRS2_1_LC_12_7_7 { u_core.u_sump2.c_addr_p1_RNINMRS2[1] }
clb_pack LT_12_7 { u_core.u_sump2.c_addr_p1_RNIJQ3T2_8_LC_12_7_0, u_core.u_sump2.d_addr_8_LC_12_7_1, u_core.u_sump2.c_addr_p1_8_LC_12_7_2, u_core.u_sump2.xfer_clr_LC_12_7_3, u_core.u_sump2.c_addr_p1_RNIKT7R2_0_LC_12_7_4, u_core.u_sump2.ctrl_cmd_xfer_LC_12_7_5, u_core.u_sump2.d_addr_1_LC_12_7_6, u_core.u_sump2.c_addr_p1_RNINMRS2_1_LC_12_7_7 }
set_location LT_12_7 12 7
ble_pack u_core.u_sump2.c_addr_p1_RNIFL2T2_7_LC_12_8_0 { u_core.u_sump2.c_addr_p1_RNIFL2T2[7] }
ble_pack u_core.u_sump2.rd_inc_LC_12_8_1 { u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0_u_core.u_sump2.rd_inc_REP_LUT4_0, u_core.u_sump2.rd_inc }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIN2HV_4_LC_12_8_2 { u_core.u_sump2.ctrl_cmd_q_RNIN2HV[4] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNI89B72_2_LC_12_8_3 { u_core.u_sump2.ctrl_cmd_q_RNI89B72[2] }
ble_pack u_core.u_sump2.lb_rd_d_RNO_1_0_LC_12_8_4 { u_core.u_sump2.lb_rd_d_RNO_1[0] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIHFOE1_3_LC_12_8_5 { u_core.u_sump2.ctrl_cmd_q_RNIHFOE1[3] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIG6LP_4_LC_12_8_6 { u_core.u_sump2.ctrl_cmd_q_RNIG6LP[4] }
ble_pack u_core.u_sump2.load_user_addr_LC_12_8_7 { u_core.u_sump2.load_user_addr_RNO, u_core.u_sump2.load_user_addr }
clb_pack LT_12_8 { u_core.u_sump2.c_addr_p1_RNIFL2T2_7_LC_12_8_0, u_core.u_sump2.rd_inc_LC_12_8_1, u_core.u_sump2.ctrl_cmd_q_RNIN2HV_4_LC_12_8_2, u_core.u_sump2.ctrl_cmd_q_RNI89B72_2_LC_12_8_3, u_core.u_sump2.lb_rd_d_RNO_1_0_LC_12_8_4, u_core.u_sump2.ctrl_cmd_q_RNIHFOE1_3_LC_12_8_5, u_core.u_sump2.ctrl_cmd_q_RNIG6LP_4_LC_12_8_6, u_core.u_sump2.load_user_addr_LC_12_8_7 }
set_location LT_12_8 12 8
ble_pack u_core.u_sump2.lb_rd_d_7_LC_12_9_0 { u_core.u_sump2.lb_rd_d_RNO[7], u_core.u_sump2.lb_rd_d[7] }
ble_pack u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_3_LC_12_9_1 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_sump2.d_addr_7_LC_12_9_2 { u_core.u_sump2.c_addr_p1_RNIFL2T2_7_u_core.u_sump2.d_addr_7_REP_LUT4_0, u_core.u_sump2.d_addr[7] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIVLJR1_3_LC_12_9_3 { u_core.u_sump2.ctrl_cmd_q_RNIVLJR1[3] }
ble_pack u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_2_LC_12_9_4 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_sump2.ram_rd_d_22_LC_12_9_5 { u_core.u_sump2.ram_rd_d_RNO[22], u_core.u_sump2.ram_rd_d[22] }
ble_pack u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_1_LC_12_9_6 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_sump2.a_addr_p2_4_LC_12_9_7 { u_core.u_sump2.a_addr_p2_4_THRU_LUT4_0, u_core.u_sump2.a_addr_p2[4] }
clb_pack LT_12_9 { u_core.u_sump2.lb_rd_d_7_LC_12_9_0, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_3_LC_12_9_1, u_core.u_sump2.d_addr_7_LC_12_9_2, u_core.u_sump2.ctrl_cmd_q_RNIVLJR1_3_LC_12_9_3, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_2_LC_12_9_4, u_core.u_sump2.ram_rd_d_22_LC_12_9_5, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_1_LC_12_9_6, u_core.u_sump2.a_addr_p2_4_LC_12_9_7 }
set_location LT_12_9 12 9
ble_pack u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_RNO_0_LC_12_10_0 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0_LC_12_10_1 { u_core.u_sump2.ctrl_cmd_q_RNIUGEA1[0] }
ble_pack u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_1_LC_12_10_2 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_LC_12_10_3 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out }
ble_pack u_core.u_sump2.lb_rd_d_RNO_0_7_LC_12_10_4 { u_core.u_sump2.lb_rd_d_RNO_0[7] }
ble_pack u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_1_LC_12_10_5 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_2_LC_12_10_6 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_0_LC_12_10_7 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_0 }
clb_pack LT_12_10 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_RNO_0_LC_12_10_0, u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0_LC_12_10_1, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_1_LC_12_10_2, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_LC_12_10_3, u_core.u_sump2.lb_rd_d_RNO_0_7_LC_12_10_4, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_1_LC_12_10_5, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_2_LC_12_10_6, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_0_LC_12_10_7 }
set_location LT_12_10 12 10
ble_pack u_core.u_gpio_core.lb_0024_reg_30_LC_12_11_0 { u_core.u_gpio_core.lb_0024_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[30] }
ble_pack u_core.u_gpio_core.lb_0024_reg_31_LC_12_11_1 { u_core.u_gpio_core.lb_0024_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[31] }
ble_pack u_core.u_gpio_core.lb_0024_reg_4_LC_12_11_2 { u_core.u_gpio_core.lb_0024_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[4] }
ble_pack u_core.u_gpio_core.lb_0024_reg_2_LC_12_11_3 { u_core.u_gpio_core.lb_0024_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[2] }
ble_pack u_core.u_gpio_core.lb_0024_reg_6_LC_12_11_4 { u_core.u_gpio_core.lb_0024_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[6] }
ble_pack u_core.u_gpio_core.lb_0024_reg_19_LC_12_11_5 { u_core.u_gpio_core.lb_0024_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[19] }
ble_pack u_core.u_gpio_core.lb_0024_reg_7_LC_12_11_6 { u_core.u_gpio_core.lb_0024_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[7] }
ble_pack u_core.u_gpio_core.lb_0024_reg_9_LC_12_11_7 { u_core.u_gpio_core.lb_0024_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[9] }
clb_pack LT_12_11 { u_core.u_gpio_core.lb_0024_reg_30_LC_12_11_0, u_core.u_gpio_core.lb_0024_reg_31_LC_12_11_1, u_core.u_gpio_core.lb_0024_reg_4_LC_12_11_2, u_core.u_gpio_core.lb_0024_reg_2_LC_12_11_3, u_core.u_gpio_core.lb_0024_reg_6_LC_12_11_4, u_core.u_gpio_core.lb_0024_reg_19_LC_12_11_5, u_core.u_gpio_core.lb_0024_reg_7_LC_12_11_6, u_core.u_gpio_core.lb_0024_reg_9_LC_12_11_7 }
set_location LT_12_11 12 11
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_13_4_LC_12_12_0 { u_core.u_gpio_core.lb_addr_p1_RNII5654_13[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_5_4_LC_12_12_1 { u_core.u_gpio_core.lb_addr_p1_RNII5654_5[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_6_4_LC_12_12_2 { u_core.u_gpio_core.lb_addr_p1_RNII5654_6[4] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_14_4_LC_12_12_3 { u_core.u_gpio_core.lb_addr_p1_RNII5654_14[4] }
ble_pack u_core.u_gpio_core.lb_003c_reg_3_LC_12_12_4 { u_core.u_gpio_core.lb_003c_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_3_LC_12_12_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_3_LC_12_12_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_3_LC_12_12_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[3] }
clb_pack LT_12_12 { u_core.u_gpio_core.lb_addr_p1_RNII5654_13_4_LC_12_12_0, u_core.u_gpio_core.lb_addr_p1_RNII5654_5_4_LC_12_12_1, u_core.u_gpio_core.lb_addr_p1_RNII5654_6_4_LC_12_12_2, u_core.u_gpio_core.lb_addr_p1_RNII5654_14_4_LC_12_12_3, u_core.u_gpio_core.lb_003c_reg_3_LC_12_12_4, u_core.u_gpio_core.lb_rd_d_1_RNO_4_3_LC_12_12_5, u_core.u_gpio_core.lb_rd_d_1_RNO_1_3_LC_12_12_6, u_core.u_gpio_core.lb_rd_d_1_RNO_5_3_LC_12_12_7 }
set_location LT_12_12 12 12
ble_pack u_core.u_gpio_core.lb_0038_reg_1_LC_12_13_0 { u_core.u_gpio_core.lb_0038_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[1] }
ble_pack u_core.u_gpio_core.lb_0038_reg_28_LC_12_13_1 { u_core.u_gpio_core.lb_0038_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[28] }
ble_pack u_core.u_gpio_core.lb_0038_reg_18_LC_12_13_2 { u_core.u_gpio_core.lb_0038_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[18] }
ble_pack u_core.u_gpio_core.lb_0038_reg_19_LC_12_13_3 { u_core.u_gpio_core.lb_0038_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[19] }
ble_pack u_core.u_gpio_core.lb_0038_reg_2_LC_12_13_4 { u_core.u_gpio_core.lb_0038_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[2] }
ble_pack u_core.u_gpio_core.lb_0038_reg_21_LC_12_13_5 { u_core.u_gpio_core.lb_0038_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[21] }
ble_pack u_core.u_gpio_core.lb_0038_reg_24_LC_12_13_6 { u_core.u_gpio_core.lb_0038_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[24] }
ble_pack u_core.u_gpio_core.lb_0038_reg_26_LC_12_13_7 { u_core.u_gpio_core.lb_0038_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[26] }
clb_pack LT_12_13 { u_core.u_gpio_core.lb_0038_reg_1_LC_12_13_0, u_core.u_gpio_core.lb_0038_reg_28_LC_12_13_1, u_core.u_gpio_core.lb_0038_reg_18_LC_12_13_2, u_core.u_gpio_core.lb_0038_reg_19_LC_12_13_3, u_core.u_gpio_core.lb_0038_reg_2_LC_12_13_4, u_core.u_gpio_core.lb_0038_reg_21_LC_12_13_5, u_core.u_gpio_core.lb_0038_reg_24_LC_12_13_6, u_core.u_gpio_core.lb_0038_reg_26_LC_12_13_7 }
set_location LT_12_13 12 13
ble_pack u_mesa_core.u_mesa_decode.rx_in_rdy_p1_LC_12_14_0 { u_mesa_core.u_mesa_decode.rx_in_rdy_p1_THRU_LUT4_0, u_mesa_core.u_mesa_decode.rx_in_rdy_p1 }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_22_LC_12_14_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_22_LC_12_14_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_22_LC_12_14_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_22_LC_12_14_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_22_LC_12_14_5 { u_core.u_gpio_core.lb_rd_d_1_RNO[22], u_core.u_gpio_core.lb_rd_d_1[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_22_LC_12_14_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[22] }
clb_pack LT_12_14 { u_mesa_core.u_mesa_decode.rx_in_rdy_p1_LC_12_14_0, u_core.u_gpio_core.lb_rd_d_1_RNO_9_22_LC_12_14_1, u_core.u_gpio_core.lb_rd_d_1_RNO_3_22_LC_12_14_2, u_core.u_gpio_core.lb_rd_d_1_RNO_7_22_LC_12_14_3, u_core.u_gpio_core.lb_rd_d_1_RNO_1_22_LC_12_14_4, u_core.u_gpio_core.lb_rd_d_1_22_LC_12_14_5, u_core.u_gpio_core.lb_rd_d_1_RNO_8_22_LC_12_14_7 }
set_location LT_12_14 12 14
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_8_LC_12_15_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[8] }
ble_pack u_core.u_gpio_core.lb_0098_reg_10_LC_12_15_1 { u_core.u_gpio_core.lb_0098_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_10_LC_12_15_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_10_LC_12_15_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_14_LC_12_15_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_16_LC_12_15_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[16] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_18_LC_12_15_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[18] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_18_LC_12_15_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[18] }
clb_pack LT_12_15 { u_core.u_gpio_core.lb_rd_d_1_RNO_5_8_LC_12_15_0, u_core.u_gpio_core.lb_0098_reg_10_LC_12_15_1, u_core.u_gpio_core.lb_rd_d_1_RNO_7_10_LC_12_15_2, u_core.u_gpio_core.lb_rd_d_1_RNO_2_10_LC_12_15_3, u_core.u_gpio_core.lb_rd_d_1_RNO_8_14_LC_12_15_4, u_core.u_gpio_core.lb_rd_d_1_RNO_7_16_LC_12_15_5, u_core.u_gpio_core.lb_rd_d_1_RNO_9_18_LC_12_15_6, u_core.u_gpio_core.lb_rd_d_1_RNO_6_18_LC_12_15_7 }
set_location LT_12_15 12 15
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_24_LC_12_16_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[24] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_13_24_LC_12_16_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_13[24] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_29_LC_12_16_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_29_LC_12_16_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_24_LC_12_16_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[24] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_11_22_LC_12_16_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_11[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_22_LC_12_16_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[22] }
clb_pack LT_12_16 { u_core.u_gpio_core.lb_rd_d_1_RNO_10_24_LC_12_16_0, u_core.u_gpio_core.lb_rd_d_1_RNO_13_24_LC_12_16_1, u_core.u_gpio_core.lb_rd_d_1_RNO_11_29_LC_12_16_2, u_core.u_gpio_core.lb_rd_d_1_RNO_2_29_LC_12_16_3, u_core.u_gpio_core.lb_rd_d_1_RNO_0_24_LC_12_16_4, u_core.u_gpio_core.lb_rd_d_1_RNO_11_22_LC_12_16_5, u_core.u_gpio_core.lb_rd_d_1_RNO_4_22_LC_12_16_6 }
set_location LT_12_16 12 16
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_29_LC_12_17_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[29] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_24_LC_12_17_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[24] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_24_LC_12_17_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[24] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_24_LC_12_17_3 { u_core.u_gpio_core.lb_rd_d_1_RNO[24], u_core.u_gpio_core.lb_rd_d_1[24] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_24_LC_12_17_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[24] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_24_LC_12_17_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[24] }
clb_pack LT_12_17 { u_core.u_gpio_core.lb_rd_d_1_RNO_10_29_LC_12_17_0, u_core.u_gpio_core.lb_rd_d_1_RNO_7_24_LC_12_17_1, u_core.u_gpio_core.lb_rd_d_1_RNO_2_24_LC_12_17_2, u_core.u_gpio_core.lb_rd_d_1_24_LC_12_17_3, u_core.u_gpio_core.lb_rd_d_1_RNO_9_24_LC_12_17_4, u_core.u_gpio_core.lb_rd_d_1_RNO_6_24_LC_12_17_5 }
set_location LT_12_17 12 17
ble_pack u_core.u_gpio_core.lb_0094_reg_23_LC_12_18_0 { u_core.u_gpio_core.lb_0094_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[23] }
ble_pack u_core.u_gpio_core.lb_0094_reg_24_LC_12_18_1 { u_core.u_gpio_core.lb_0094_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[24] }
ble_pack u_core.u_gpio_core.lb_0094_reg_25_LC_12_18_2 { u_core.u_gpio_core.lb_0094_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[25] }
ble_pack u_core.u_gpio_core.lb_0094_reg_26_LC_12_18_3 { u_core.u_gpio_core.lb_0094_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[26] }
ble_pack u_core.u_gpio_core.lb_0094_reg_27_LC_12_18_4 { u_core.u_gpio_core.lb_0094_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[27] }
ble_pack u_core.u_gpio_core.lb_0094_reg_28_LC_12_18_5 { u_core.u_gpio_core.lb_0094_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[28] }
ble_pack u_core.u_gpio_core.lb_0094_reg_29_LC_12_18_6 { u_core.u_gpio_core.lb_0094_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[29] }
ble_pack u_core.u_gpio_core.lb_0094_reg_3_LC_12_18_7 { u_core.u_gpio_core.lb_0094_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0094_reg[3] }
clb_pack LT_12_18 { u_core.u_gpio_core.lb_0094_reg_23_LC_12_18_0, u_core.u_gpio_core.lb_0094_reg_24_LC_12_18_1, u_core.u_gpio_core.lb_0094_reg_25_LC_12_18_2, u_core.u_gpio_core.lb_0094_reg_26_LC_12_18_3, u_core.u_gpio_core.lb_0094_reg_27_LC_12_18_4, u_core.u_gpio_core.lb_0094_reg_28_LC_12_18_5, u_core.u_gpio_core.lb_0094_reg_29_LC_12_18_6, u_core.u_gpio_core.lb_0094_reg_3_LC_12_18_7 }
set_location LT_12_18 12 18
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_19_LC_12_19_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[19] }
ble_pack u_core.u_gpio_core.lb_008c_reg_19_LC_12_19_1 { u_core.u_gpio_core.lb_008c_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[19] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_2_LC_12_19_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[2] }
ble_pack u_core.u_gpio_core.lb_008c_reg_2_LC_12_19_3 { u_core.u_gpio_core.lb_008c_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_21_LC_12_19_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[21] }
ble_pack u_core.u_gpio_core.lb_008c_reg_21_LC_12_19_5 { u_core.u_gpio_core.lb_008c_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[21] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_23_LC_12_19_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[23] }
ble_pack u_core.u_gpio_core.lb_008c_reg_23_LC_12_19_7 { u_core.u_gpio_core.lb_008c_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[23] }
clb_pack LT_12_19 { u_core.u_gpio_core.lb_rd_d_1_RNO_9_19_LC_12_19_0, u_core.u_gpio_core.lb_008c_reg_19_LC_12_19_1, u_core.u_gpio_core.lb_rd_d_1_RNO_9_2_LC_12_19_2, u_core.u_gpio_core.lb_008c_reg_2_LC_12_19_3, u_core.u_gpio_core.lb_rd_d_1_RNO_9_21_LC_12_19_4, u_core.u_gpio_core.lb_008c_reg_21_LC_12_19_5, u_core.u_gpio_core.lb_rd_d_1_RNO_9_23_LC_12_19_6, u_core.u_gpio_core.lb_008c_reg_23_LC_12_19_7 }
set_location LT_12_19 12 19
ble_pack u_core.u_gpio_core.lb_003c_reg_22_LC_12_20_0 { u_core.u_gpio_core.lb_003c_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[22] }
ble_pack u_core.u_gpio_core.lb_003c_reg_23_LC_12_20_1 { u_core.u_gpio_core.lb_003c_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[23] }
ble_pack u_core.u_gpio_core.lb_003c_reg_24_LC_12_20_2 { u_core.u_gpio_core.lb_003c_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[24] }
ble_pack u_core.u_gpio_core.lb_003c_reg_25_LC_12_20_3 { u_core.u_gpio_core.lb_003c_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[25] }
ble_pack u_core.u_gpio_core.lb_003c_reg_26_LC_12_20_4 { u_core.u_gpio_core.lb_003c_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[26] }
ble_pack u_core.u_gpio_core.lb_003c_reg_27_LC_12_20_5 { u_core.u_gpio_core.lb_003c_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[27] }
ble_pack u_core.u_gpio_core.lb_003c_reg_21_LC_12_20_6 { u_core.u_gpio_core.lb_003c_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[21] }
ble_pack u_core.u_gpio_core.lb_003c_reg_29_LC_12_20_7 { u_core.u_gpio_core.lb_003c_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_003c_reg[29] }
clb_pack LT_12_20 { u_core.u_gpio_core.lb_003c_reg_22_LC_12_20_0, u_core.u_gpio_core.lb_003c_reg_23_LC_12_20_1, u_core.u_gpio_core.lb_003c_reg_24_LC_12_20_2, u_core.u_gpio_core.lb_003c_reg_25_LC_12_20_3, u_core.u_gpio_core.lb_003c_reg_26_LC_12_20_4, u_core.u_gpio_core.lb_003c_reg_27_LC_12_20_5, u_core.u_gpio_core.lb_003c_reg_21_LC_12_20_6, u_core.u_gpio_core.lb_003c_reg_29_LC_12_20_7 }
set_location LT_12_20 12 20
ble_pack u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_RNO_0_LC_13_1_0 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_LC_13_1_1 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_1_LC_13_1_2 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_LC_13_1_3 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_0_LC_13_1_4 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_1_LC_13_1_6 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_p1_LC_13_1_7 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_p1 }
clb_pack LT_13_1 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_RNO_0_LC_13_1_0, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_LC_13_1_1, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_1_LC_13_1_2, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_LC_13_1_3, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_0_LC_13_1_4, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_1_LC_13_1_6, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_p1_LC_13_1_7 }
set_location LT_13_1 13 1
ble_pack u_core.u_sump2.ctrl_05_reg_16_LC_13_2_0 { u_core.u_sump2.ctrl_05_reg_16_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[16] }
ble_pack u_core.u_sump2.ctrl_05_reg_23_LC_13_2_1 { u_core.u_sump2.ctrl_05_reg_23_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[23] }
ble_pack u_core.u_sump2.ctrl_05_reg_18_LC_13_2_2 { u_core.u_sump2.ctrl_05_reg_18_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[18] }
ble_pack u_core.u_sump2.ctrl_05_reg_19_LC_13_2_3 { u_core.u_sump2.ctrl_05_reg_19_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[19] }
ble_pack u_core.u_sump2.ctrl_05_reg_2_LC_13_2_4 { u_core.u_sump2.ctrl_05_reg_2_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[2] }
ble_pack u_core.u_sump2.ctrl_05_reg_20_LC_13_2_5 { u_core.u_sump2.ctrl_05_reg_20_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[20] }
ble_pack u_core.u_sump2.ctrl_05_reg_21_LC_13_2_6 { u_core.u_sump2.ctrl_05_reg_21_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[21] }
ble_pack u_core.u_sump2.ctrl_05_reg_17_LC_13_2_7 { u_core.u_sump2.ctrl_05_reg_17_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[17] }
clb_pack LT_13_2 { u_core.u_sump2.ctrl_05_reg_16_LC_13_2_0, u_core.u_sump2.ctrl_05_reg_23_LC_13_2_1, u_core.u_sump2.ctrl_05_reg_18_LC_13_2_2, u_core.u_sump2.ctrl_05_reg_19_LC_13_2_3, u_core.u_sump2.ctrl_05_reg_2_LC_13_2_4, u_core.u_sump2.ctrl_05_reg_20_LC_13_2_5, u_core.u_sump2.ctrl_05_reg_21_LC_13_2_6, u_core.u_sump2.ctrl_05_reg_17_LC_13_2_7 }
set_location LT_13_2 13 2
ble_pack u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_RNO_0_LC_13_3_0 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_LC_13_3_1 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_0_LC_13_3_2 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_sump2.ctrl_reg_RNIJHD11_0_0_LC_13_3_3 { u_core.u_sump2.ctrl_reg_RNIJHD11_0[0] }
ble_pack u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_0_LC_13_3_4 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_1_LC_13_3_5 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_LC_13_3_6 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_2_LC_13_3_7 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[2] }
clb_pack LT_13_3 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_RNO_0_LC_13_3_0, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_LC_13_3_1, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_0_LC_13_3_2, u_core.u_sump2.ctrl_reg_RNIJHD11_0_0_LC_13_3_3, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_0_LC_13_3_4, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_1_LC_13_3_5, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_LC_13_3_6, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_2_LC_13_3_7 }
set_location LT_13_3 13 3
ble_pack u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_2_LC_13_4_0 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_sump2.b_do_0_LC_13_4_2 { u_core.u_sump2.b_do_0_THRU_LUT4_0, u_core.u_sump2.b_do[0] }
ble_pack u_core.u_sump2.a_di_0_LC_13_4_3 { u_core.u_sump2.a_di_0_THRU_LUT4_0, u_core.u_sump2.a_di[0] }
ble_pack u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_2_LC_13_4_4 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_core.u_sump2.a_di_10_LC_13_4_5 { u_core.u_sump2.a_di_10_THRU_LUT4_0, u_core.u_sump2.a_di[10] }
ble_pack u_core.u_sump2.b_do_0_25_LC_13_4_6 { u_core.u_sump2.b_do_0_25_THRU_LUT4_0, u_core.u_sump2.b_do_0[25] }
ble_pack u_core.u_sump2.b_do_0_24_LC_13_4_7 { u_core.u_sump2.b_do_0_24_THRU_LUT4_0, u_core.u_sump2.b_do_0[24] }
clb_pack LT_13_4 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_2_LC_13_4_0, u_core.u_sump2.b_do_0_LC_13_4_2, u_core.u_sump2.a_di_0_LC_13_4_3, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_2_LC_13_4_4, u_core.u_sump2.a_di_10_LC_13_4_5, u_core.u_sump2.b_do_0_25_LC_13_4_6, u_core.u_sump2.b_do_0_24_LC_13_4_7 }
set_location LT_13_4 13 4
ble_pack u_core.u_sump2.b_do_p1_3_LC_13_5_0 { u_core.u_sump2.b_do_p1_3_THRU_LUT4_0, u_core.u_sump2.b_do_p1[3] }
ble_pack u_core.u_sump2.a_addr_p2_9_LC_13_5_1 { u_core.u_sump2.a_addr_p2_9_THRU_LUT4_0, u_core.u_sump2.a_addr_p2[9] }
ble_pack u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_3_LC_13_5_3 { u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_2_LC_13_5_4 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[2] }
ble_pack u_mesa_pi_spi.rdy_meta_LC_13_5_5 { u_mesa_pi_spi.rdy_meta_THRU_LUT4_0, u_mesa_pi_spi.rdy_meta }
ble_pack u_core.u_sump2.a_di_31_LC_13_5_6 { u_core.u_sump2.a_di_31_THRU_LUT4_0, u_core.u_sump2.a_di[31] }
ble_pack u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_3_LC_13_5_7 { u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[3] }
clb_pack LT_13_5 { u_core.u_sump2.b_do_p1_3_LC_13_5_0, u_core.u_sump2.a_addr_p2_9_LC_13_5_1, u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_3_LC_13_5_3, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_2_LC_13_5_4, u_mesa_pi_spi.rdy_meta_LC_13_5_5, u_core.u_sump2.a_di_31_LC_13_5_6, u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_3_LC_13_5_7 }
set_location LT_13_5 13 5
ble_pack u_core.u_sump2.lb_rd_d_RNO_1_1_LC_13_6_0 { u_core.u_sump2.lb_rd_d_RNO_1[1] }
ble_pack u_core.u_sump2.lb_rd_d_1_LC_13_6_1 { u_core.u_sump2.lb_rd_d_RNO[1], u_core.u_sump2.lb_rd_d[1] }
ble_pack u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_3_LC_13_6_2 { u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.lb_rd_d_1_LC_13_6_3 { u_core.lb_rd_d_RNO[1], u_core.lb_rd_d[1] }
ble_pack u_core.u_sump2.ram_rd_d_3_LC_13_6_4 { u_core.u_sump2.ram_rd_d_RNO[3], u_core.u_sump2.ram_rd_d[3] }
ble_pack u_core.u_sump2.ram_rd_d_1_LC_13_6_5 { u_core.u_sump2.ram_rd_d_RNO[1], u_core.u_sump2.ram_rd_d[1] }
ble_pack u_core.u_sump2.lb_rd_d_RNO_0_1_LC_13_6_6 { u_core.u_sump2.lb_rd_d_RNO_0[1] }
ble_pack u_core.u_sump2.ctrl_cmd_q_0_LC_13_6_7 { u_core.u_sump2.ctrl_cmd_q_0_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_q[0] }
clb_pack LT_13_6 { u_core.u_sump2.lb_rd_d_RNO_1_1_LC_13_6_0, u_core.u_sump2.lb_rd_d_1_LC_13_6_1, u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_3_LC_13_6_2, u_core.lb_rd_d_1_LC_13_6_3, u_core.u_sump2.ram_rd_d_3_LC_13_6_4, u_core.u_sump2.ram_rd_d_1_LC_13_6_5, u_core.u_sump2.lb_rd_d_RNO_0_1_LC_13_6_6, u_core.u_sump2.ctrl_cmd_q_0_LC_13_6_7 }
set_location LT_13_6 13 6
ble_pack u_core.u_sump2.ctrl_reg_0_LC_13_7_0 { u_core.u_sump2.ctrl_reg_RNO[0], u_core.u_sump2.ctrl_reg[0] }
ble_pack u_mesa_pi_spi.mesa_id_jk_LC_13_7_1 { u_mesa_pi_spi.mesa_id_jk_RNO, u_mesa_pi_spi.mesa_id_jk }
ble_pack u_core.u_sump2.rd_inc_RNIRA5V_LC_13_7_2 { u_core.u_sump2.rd_inc_RNIRA5V }
ble_pack u_core.u_sump2.d_addr_0_LC_13_7_3 { u_core.u_sump2.c_addr_p1_RNIKT7R2_0_u_core.u_sump2.d_addr_0_REP_LUT4_0, u_core.u_sump2.d_addr[0] }
ble_pack u_core.u_sump2.c_addr_p1_0_LC_13_7_4 { u_core.u_sump2.c_addr_p1_0_THRU_LUT4_0, u_core.u_sump2.c_addr_p1[0] }
ble_pack u_core.u_sump2.ctrl_reg_4_LC_13_7_5 { u_core.u_sump2.ctrl_reg_RNO[4], u_core.u_sump2.ctrl_reg[4] }
ble_pack u_core.u_sump2.ctrl_reg_2_LC_13_7_6 { u_core.u_sump2.ctrl_reg_RNO[2], u_core.u_sump2.ctrl_reg[2] }
ble_pack u_core.u_sump2.ctrl_reg_3_LC_13_7_7 { u_core.u_sump2.ctrl_reg_RNO[3], u_core.u_sump2.ctrl_reg[3] }
clb_pack LT_13_7 { u_core.u_sump2.ctrl_reg_0_LC_13_7_0, u_mesa_pi_spi.mesa_id_jk_LC_13_7_1, u_core.u_sump2.rd_inc_RNIRA5V_LC_13_7_2, u_core.u_sump2.d_addr_0_LC_13_7_3, u_core.u_sump2.c_addr_p1_0_LC_13_7_4, u_core.u_sump2.ctrl_reg_4_LC_13_7_5, u_core.u_sump2.ctrl_reg_2_LC_13_7_6, u_core.u_sump2.ctrl_reg_3_LC_13_7_7 }
set_location LT_13_7 13 7
ble_pack u_core.u_sump2.lb_rd_d_RNO_1_4_LC_13_8_0 { u_core.u_sump2.lb_rd_d_RNO_1[4] }
ble_pack u_mesa_pi_spi.rd_rdy_xfer_wide_LC_13_8_1 { u_mesa_pi_spi.rd_rdy_xfer_wide_RNO, u_mesa_pi_spi.rd_rdy_xfer_wide }
ble_pack u_core.u_sump2.lb_rd_d_RNO_1_3_LC_13_8_2 { u_core.u_sump2.lb_rd_d_RNO_1[3] }
ble_pack u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_0_LC_13_8_3 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_sump2.b_do_p1_7_LC_13_8_4 { u_core.u_sump2.b_do_p1_7_THRU_LUT4_0, u_core.u_sump2.b_do_p1[7] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIJRMU_0_LC_13_8_5 { u_core.u_sump2.ctrl_cmd_q_RNIJRMU[0] }
ble_pack u_core.u_sump2.ram_rd_d_7_LC_13_8_6 { u_core.u_sump2.ram_rd_d_RNO[7], u_core.u_sump2.ram_rd_d[7] }
ble_pack u_core.u_sump2.rle_pre_jk_p1_LC_13_8_7 { u_core.u_sump2.rle_pre_jk_p1_THRU_LUT4_0, u_core.u_sump2.rle_pre_jk_p1 }
clb_pack LT_13_8 { u_core.u_sump2.lb_rd_d_RNO_1_4_LC_13_8_0, u_mesa_pi_spi.rd_rdy_xfer_wide_LC_13_8_1, u_core.u_sump2.lb_rd_d_RNO_1_3_LC_13_8_2, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_0_LC_13_8_3, u_core.u_sump2.b_do_p1_7_LC_13_8_4, u_core.u_sump2.ctrl_cmd_q_RNIJRMU_0_LC_13_8_5, u_core.u_sump2.ram_rd_d_7_LC_13_8_6, u_core.u_sump2.rle_pre_jk_p1_LC_13_8_7 }
set_location LT_13_8 13 8
ble_pack u_core.u_sump2.rle_done_jk_p1_LC_13_9_0 { u_core.u_sump2.rle_done_jk_p1_THRU_LUT4_0, u_core.u_sump2.rle_done_jk_p1 }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIQNI41_4_LC_13_9_1 { u_core.u_sump2.ctrl_cmd_q_RNIQNI41[4] }
ble_pack u_core.u_sump2.rle_wd_sample_LC_13_9_2 { u_core.u_sump2.rle_wd_sample_RNO, u_core.u_sump2.rle_wd_sample }
ble_pack u_core.u_sump2.rle_time_p1_22_LC_13_9_3 { u_core.u_sump2.rle_time_p1_22_THRU_LUT4_0, u_core.u_sump2.rle_time_p1[22] }
ble_pack u_mesa_pi_spi.rd_rdy_xfer_LC_13_9_4 { u_mesa_pi_spi.rd_rdy_xfer_THRU_LUT4_0, u_mesa_pi_spi.rd_rdy_xfer }
ble_pack u_mesa_pi_spi.lb_rd_rdy_p1_LC_13_9_5 { u_mesa_pi_spi.lb_rd_rdy_p1_RNO, u_mesa_pi_spi.lb_rd_rdy_p1 }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_2_LC_13_9_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[2] }
ble_pack u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_0_LC_13_9_7 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[0] }
clb_pack LT_13_9 { u_core.u_sump2.rle_done_jk_p1_LC_13_9_0, u_core.u_sump2.ctrl_cmd_q_RNIQNI41_4_LC_13_9_1, u_core.u_sump2.rle_wd_sample_LC_13_9_2, u_core.u_sump2.rle_time_p1_22_LC_13_9_3, u_mesa_pi_spi.rd_rdy_xfer_LC_13_9_4, u_mesa_pi_spi.lb_rd_rdy_p1_LC_13_9_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_2_LC_13_9_6, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_0_LC_13_9_7 }
set_location LT_13_9 13 9
ble_pack u_core.u_gpio_core.lb_0024_reg_23_LC_13_10_0 { u_core.u_gpio_core.lb_0024_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[23] }
ble_pack u_core.u_gpio_core.lb_0024_reg_24_LC_13_10_1 { u_core.u_gpio_core.lb_0024_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[24] }
ble_pack u_core.u_gpio_core.lb_0024_reg_25_LC_13_10_2 { u_core.u_gpio_core.lb_0024_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[25] }
ble_pack u_core.u_gpio_core.lb_0024_reg_26_LC_13_10_3 { u_core.u_gpio_core.lb_0024_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[26] }
ble_pack u_core.u_gpio_core.lb_0024_reg_27_LC_13_10_4 { u_core.u_gpio_core.lb_0024_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[27] }
ble_pack u_core.u_gpio_core.lb_0024_reg_28_LC_13_10_5 { u_core.u_gpio_core.lb_0024_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[28] }
ble_pack u_core.u_gpio_core.lb_0024_reg_29_LC_13_10_6 { u_core.u_gpio_core.lb_0024_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[29] }
ble_pack u_core.u_gpio_core.lb_0024_reg_3_LC_13_10_7 { u_core.u_gpio_core.lb_0024_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[3] }
clb_pack LT_13_10 { u_core.u_gpio_core.lb_0024_reg_23_LC_13_10_0, u_core.u_gpio_core.lb_0024_reg_24_LC_13_10_1, u_core.u_gpio_core.lb_0024_reg_25_LC_13_10_2, u_core.u_gpio_core.lb_0024_reg_26_LC_13_10_3, u_core.u_gpio_core.lb_0024_reg_27_LC_13_10_4, u_core.u_gpio_core.lb_0024_reg_28_LC_13_10_5, u_core.u_gpio_core.lb_0024_reg_29_LC_13_10_6, u_core.u_gpio_core.lb_0024_reg_3_LC_13_10_7 }
set_location LT_13_10 13 10
ble_pack u_core.u_sump2.b_do_43_LC_13_11_0 { u_core.u_sump2.b_do_43_THRU_LUT4_0, u_core.u_sump2.b_do[43] }
ble_pack u_core.u_sump2.lb_rd_d_22_LC_13_11_1 { u_core.u_sump2.lb_rd_d_RNO[22], u_core.u_sump2.lb_rd_d[22] }
ble_pack u_core.lb_cs_sump2_ctrl_p1_LC_13_11_2 { u_core.lb_cs_sump2_ctrl_p1_RNO, u_core.lb_cs_sump2_ctrl_p1 }
ble_pack u_core.u_sump2.b_do_45_LC_13_11_3 { u_core.u_sump2.b_do_45_THRU_LUT4_0, u_core.u_sump2.b_do[45] }
ble_pack u_core.u_sump2.b_do_4_LC_13_11_4 { u_core.u_sump2.b_do_4_THRU_LUT4_0, u_core.u_sump2.b_do[4] }
ble_pack u_core.u_sump2.b_do_p1_61_LC_13_11_5 { u_core.u_sump2.b_do_p1_61_THRU_LUT4_0, u_core.u_sump2.b_do_p1[61] }
ble_pack u_core.u_sump2.ram_rd_d_28_LC_13_11_6 { u_core.u_sump2.ram_rd_d_RNO[28], u_core.u_sump2.ram_rd_d[28] }
ble_pack u_core.u_sump2.b_do_p1_60_LC_13_11_7 { u_core.u_sump2.b_do_p1_60_THRU_LUT4_0, u_core.u_sump2.b_do_p1[60] }
clb_pack LT_13_11 { u_core.u_sump2.b_do_43_LC_13_11_0, u_core.u_sump2.lb_rd_d_22_LC_13_11_1, u_core.lb_cs_sump2_ctrl_p1_LC_13_11_2, u_core.u_sump2.b_do_45_LC_13_11_3, u_core.u_sump2.b_do_4_LC_13_11_4, u_core.u_sump2.b_do_p1_61_LC_13_11_5, u_core.u_sump2.ram_rd_d_28_LC_13_11_6, u_core.u_sump2.b_do_p1_60_LC_13_11_7 }
set_location LT_13_11 13 11
ble_pack u_core.u_gpio_core.lb_002c_reg_0_LC_13_12_0 { u_core.u_gpio_core.lb_002c_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[0] }
ble_pack u_core.u_gpio_core.lb_002c_reg_17_LC_13_12_1 { u_core.u_gpio_core.lb_002c_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[17] }
ble_pack u_core.u_gpio_core.lb_002c_reg_18_LC_13_12_2 { u_core.u_gpio_core.lb_002c_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[18] }
ble_pack u_core.u_gpio_core.lb_002c_reg_19_LC_13_12_3 { u_core.u_gpio_core.lb_002c_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[19] }
ble_pack u_core.u_gpio_core.lb_002c_reg_2_LC_13_12_4 { u_core.u_gpio_core.lb_002c_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[2] }
ble_pack u_core.u_gpio_core.lb_002c_reg_20_LC_13_12_5 { u_core.u_gpio_core.lb_002c_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[20] }
ble_pack u_core.u_gpio_core.lb_002c_reg_21_LC_13_12_6 { u_core.u_gpio_core.lb_002c_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[21] }
ble_pack u_core.u_gpio_core.lb_002c_reg_22_LC_13_12_7 { u_core.u_gpio_core.lb_002c_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[22] }
clb_pack LT_13_12 { u_core.u_gpio_core.lb_002c_reg_0_LC_13_12_0, u_core.u_gpio_core.lb_002c_reg_17_LC_13_12_1, u_core.u_gpio_core.lb_002c_reg_18_LC_13_12_2, u_core.u_gpio_core.lb_002c_reg_19_LC_13_12_3, u_core.u_gpio_core.lb_002c_reg_2_LC_13_12_4, u_core.u_gpio_core.lb_002c_reg_20_LC_13_12_5, u_core.u_gpio_core.lb_002c_reg_21_LC_13_12_6, u_core.u_gpio_core.lb_002c_reg_22_LC_13_12_7 }
set_location LT_13_12 13 12
ble_pack u_core.u_gpio_core.lb_0084_reg_2_LC_13_13_0 { u_core.u_gpio_core.lb_0084_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_2_LC_13_13_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_2_LC_13_13_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_2_LC_13_13_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_2_LC_13_13_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_21_LC_13_13_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[21] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_21_LC_13_13_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[21] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_21_LC_13_13_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[21] }
clb_pack LT_13_13 { u_core.u_gpio_core.lb_0084_reg_2_LC_13_13_0, u_core.u_gpio_core.lb_rd_d_1_RNO_8_2_LC_13_13_1, u_core.u_gpio_core.lb_rd_d_1_RNO_3_2_LC_13_13_2, u_core.u_gpio_core.lb_rd_d_1_RNO_10_2_LC_13_13_3, u_core.u_gpio_core.lb_rd_d_1_RNO_7_2_LC_13_13_4, u_core.u_gpio_core.lb_rd_d_1_RNO_8_21_LC_13_13_5, u_core.u_gpio_core.lb_rd_d_1_RNO_3_21_LC_13_13_6, u_core.u_gpio_core.lb_rd_d_1_RNO_7_21_LC_13_13_7 }
set_location LT_13_13 13 13
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_22_LC_13_14_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[22] }
ble_pack u_core.u_gpio_core.lb_0090_reg_22_LC_13_14_1 { u_core.u_gpio_core.lb_0090_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[22] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_14_22_LC_13_14_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_14[22] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_0_4_LC_13_14_3 { u_core.u_gpio_core.lb_addr_p1_RNII5654_0[4] }
ble_pack u_core.u_gpio_core.lb_0090_reg_14_LC_13_14_4 { u_core.u_gpio_core.lb_0090_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_14_LC_13_14_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_14_LC_13_14_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[14] }
ble_pack u_core.u_gpio_core.lb_addr_p1_RNII5654_9_4_LC_13_14_7 { u_core.u_gpio_core.lb_addr_p1_RNII5654_9[4] }
clb_pack LT_13_14 { u_core.u_gpio_core.lb_rd_d_1_RNO_0_22_LC_13_14_0, u_core.u_gpio_core.lb_0090_reg_22_LC_13_14_1, u_core.u_gpio_core.lb_rd_d_1_RNO_14_22_LC_13_14_2, u_core.u_gpio_core.lb_addr_p1_RNII5654_0_4_LC_13_14_3, u_core.u_gpio_core.lb_0090_reg_14_LC_13_14_4, u_core.u_gpio_core.lb_rd_d_1_RNO_9_14_LC_13_14_5, u_core.u_gpio_core.lb_rd_d_1_RNO_3_14_LC_13_14_6, u_core.u_gpio_core.lb_addr_p1_RNII5654_9_4_LC_13_14_7 }
set_location LT_13_14 13 14
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_18_LC_13_15_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[18] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_18_LC_13_15_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[18] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_18_LC_13_15_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[18] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_18_LC_13_15_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[18] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_18_LC_13_15_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[18] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_18_LC_13_15_5 { u_core.u_gpio_core.lb_rd_d_1_RNO[18], u_core.u_gpio_core.lb_rd_d_1[18] }
clb_pack LT_13_15 { u_core.u_gpio_core.lb_rd_d_1_RNO_0_18_LC_13_15_0, u_core.u_gpio_core.lb_rd_d_1_RNO_8_18_LC_13_15_1, u_core.u_gpio_core.lb_rd_d_1_RNO_10_18_LC_13_15_2, u_core.u_gpio_core.lb_rd_d_1_RNO_7_18_LC_13_15_3, u_core.u_gpio_core.lb_rd_d_1_RNO_3_18_LC_13_15_4, u_core.u_gpio_core.lb_rd_d_1_18_LC_13_15_5 }
set_location LT_13_15 13 15
ble_pack u_core.u_gpio_core.lb_0084_reg_17_LC_13_16_0 { u_core.u_gpio_core.lb_0084_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[17] }
ble_pack u_core.u_gpio_core.lb_0084_reg_18_LC_13_16_1 { u_core.u_gpio_core.lb_0084_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[18] }
ble_pack u_core.u_gpio_core.lb_0084_reg_19_LC_13_16_2 { u_core.u_gpio_core.lb_0084_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[19] }
ble_pack u_core.u_gpio_core.lb_0084_reg_20_LC_13_16_3 { u_core.u_gpio_core.lb_0084_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[20] }
ble_pack u_core.u_gpio_core.lb_0084_reg_21_LC_13_16_4 { u_core.u_gpio_core.lb_0084_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[21] }
ble_pack u_core.u_gpio_core.lb_0084_reg_22_LC_13_16_5 { u_core.u_gpio_core.lb_0084_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[22] }
ble_pack u_core.u_gpio_core.lb_0084_reg_23_LC_13_16_6 { u_core.u_gpio_core.lb_0084_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[23] }
ble_pack u_core.u_gpio_core.lb_0084_reg_24_LC_13_16_7 { u_core.u_gpio_core.lb_0084_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0084_reg[24] }
clb_pack LT_13_16 { u_core.u_gpio_core.lb_0084_reg_17_LC_13_16_0, u_core.u_gpio_core.lb_0084_reg_18_LC_13_16_1, u_core.u_gpio_core.lb_0084_reg_19_LC_13_16_2, u_core.u_gpio_core.lb_0084_reg_20_LC_13_16_3, u_core.u_gpio_core.lb_0084_reg_21_LC_13_16_4, u_core.u_gpio_core.lb_0084_reg_22_LC_13_16_5, u_core.u_gpio_core.lb_0084_reg_23_LC_13_16_6, u_core.u_gpio_core.lb_0084_reg_24_LC_13_16_7 }
set_location LT_13_16 13 16
ble_pack u_core.u_gpio_core.lb_0038_reg_27_LC_13_17_0 { u_core.u_gpio_core.lb_0038_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_27_LC_13_17_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_27_LC_13_17_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_27_LC_13_17_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_27_LC_13_17_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_28_LC_13_17_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[28] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_28_LC_13_17_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[28] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_28_LC_13_17_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[28] }
clb_pack LT_13_17 { u_core.u_gpio_core.lb_0038_reg_27_LC_13_17_0, u_core.u_gpio_core.lb_rd_d_1_RNO_10_27_LC_13_17_1, u_core.u_gpio_core.lb_rd_d_1_RNO_7_27_LC_13_17_2, u_core.u_gpio_core.lb_rd_d_1_RNO_3_27_LC_13_17_3, u_core.u_gpio_core.lb_rd_d_1_RNO_8_27_LC_13_17_4, u_core.u_gpio_core.lb_rd_d_1_RNO_7_28_LC_13_17_5, u_core.u_gpio_core.lb_rd_d_1_RNO_3_28_LC_13_17_6, u_core.u_gpio_core.lb_rd_d_1_RNO_8_28_LC_13_17_7 }
set_location LT_13_17 13 17
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_27_LC_13_18_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_27_LC_13_18_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_27_LC_13_18_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_27_LC_13_18_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_27_LC_13_18_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_27_LC_13_18_5 { u_core.u_gpio_core.lb_rd_d_1_RNO[27], u_core.u_gpio_core.lb_rd_d_1[27] }
clb_pack LT_13_18 { u_core.u_gpio_core.lb_rd_d_1_RNO_0_27_LC_13_18_0, u_core.u_gpio_core.lb_rd_d_1_RNO_4_27_LC_13_18_1, u_core.u_gpio_core.lb_rd_d_1_RNO_1_27_LC_13_18_2, u_core.u_gpio_core.lb_rd_d_1_RNO_6_27_LC_13_18_3, u_core.u_gpio_core.lb_rd_d_1_RNO_2_27_LC_13_18_4, u_core.u_gpio_core.lb_rd_d_1_27_LC_13_18_5 }
set_location LT_13_18 13 18
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_2_LC_13_19_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_2_LC_13_19_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[2], u_core.u_gpio_core.lb_rd_d_1[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_2_LC_13_19_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_2_LC_13_19_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_2_LC_13_19_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[2] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_2_LC_13_19_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[2] }
clb_pack LT_13_19 { u_core.u_gpio_core.lb_rd_d_1_RNO_1_2_LC_13_19_0, u_core.u_gpio_core.lb_rd_d_1_2_LC_13_19_1, u_core.u_gpio_core.lb_rd_d_1_RNO_0_2_LC_13_19_2, u_core.u_gpio_core.lb_rd_d_1_RNO_6_2_LC_13_19_3, u_core.u_gpio_core.lb_rd_d_1_RNO_2_2_LC_13_19_4, u_core.u_gpio_core.lb_rd_d_1_RNO_4_2_LC_13_19_5 }
set_location LT_13_19 13 19
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_21_LC_13_20_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[21] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_21_LC_13_20_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[21], u_core.u_gpio_core.lb_rd_d_1[21] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_21_LC_13_20_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[21] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_21_LC_13_20_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[21] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_21_LC_13_20_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[21] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_21_LC_13_20_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[21] }
clb_pack LT_13_20 { u_core.u_gpio_core.lb_rd_d_1_RNO_1_21_LC_13_20_0, u_core.u_gpio_core.lb_rd_d_1_21_LC_13_20_1, u_core.u_gpio_core.lb_rd_d_1_RNO_0_21_LC_13_20_2, u_core.u_gpio_core.lb_rd_d_1_RNO_6_21_LC_13_20_3, u_core.u_gpio_core.lb_rd_d_1_RNO_2_21_LC_13_20_4, u_core.u_gpio_core.lb_rd_d_1_RNO_4_21_LC_13_20_5 }
set_location LT_13_20 13 20
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_1_c_LC_14_1_0 { u_core.u_sump2.proc_trig.trigger_and6_0_I_1_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_87_c_LC_14_1_1 { u_core.u_sump2.proc_trig.trigger_and6_0_I_87_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_81_c_LC_14_1_2 { u_core.u_sump2.proc_trig.trigger_and6_0_I_81_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_27_c_LC_14_1_3 { u_core.u_sump2.proc_trig.trigger_and6_0_I_27_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_51_c_LC_14_1_4 { u_core.u_sump2.proc_trig.trigger_and6_0_I_51_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_63_c_LC_14_1_5 { u_core.u_sump2.proc_trig.trigger_and6_0_I_63_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_57_c_LC_14_1_6 { u_core.u_sump2.proc_trig.trigger_and6_0_I_57_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_21_c_LC_14_1_7 { u_core.u_sump2.proc_trig.trigger_and6_0_I_21_c }
clb_pack LT_14_1 { u_core.u_sump2.proc_trig_trigger_and6_0_I_1_c_LC_14_1_0, u_core.u_sump2.proc_trig_trigger_and6_0_I_87_c_LC_14_1_1, u_core.u_sump2.proc_trig_trigger_and6_0_I_81_c_LC_14_1_2, u_core.u_sump2.proc_trig_trigger_and6_0_I_27_c_LC_14_1_3, u_core.u_sump2.proc_trig_trigger_and6_0_I_51_c_LC_14_1_4, u_core.u_sump2.proc_trig_trigger_and6_0_I_63_c_LC_14_1_5, u_core.u_sump2.proc_trig_trigger_and6_0_I_57_c_LC_14_1_6, u_core.u_sump2.proc_trig_trigger_and6_0_I_21_c_LC_14_1_7 }
set_location LT_14_1 14 1
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_75_c_LC_14_2_0 { u_core.u_sump2.proc_trig.trigger_and6_0_I_75_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_39_c_LC_14_2_1 { u_core.u_sump2.proc_trig.trigger_and6_0_I_39_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_33_c_LC_14_2_2 { u_core.u_sump2.proc_trig.trigger_and6_0_I_33_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_45_c_LC_14_2_3 { u_core.u_sump2.proc_trig.trigger_and6_0_I_45_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_93_c_LC_14_2_4 { u_core.u_sump2.proc_trig.trigger_and6_0_I_93_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_15_c_LC_14_2_5 { u_core.u_sump2.proc_trig.trigger_and6_0_I_15_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_9_c_LC_14_2_6 { u_core.u_sump2.proc_trig.trigger_and6_0_I_9_c }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_69_c_LC_14_2_7 { u_core.u_sump2.proc_trig.trigger_and6_0_I_69_c }
clb_pack LT_14_2 { u_core.u_sump2.proc_trig_trigger_and6_0_I_75_c_LC_14_2_0, u_core.u_sump2.proc_trig_trigger_and6_0_I_39_c_LC_14_2_1, u_core.u_sump2.proc_trig_trigger_and6_0_I_33_c_LC_14_2_2, u_core.u_sump2.proc_trig_trigger_and6_0_I_45_c_LC_14_2_3, u_core.u_sump2.proc_trig_trigger_and6_0_I_93_c_LC_14_2_4, u_core.u_sump2.proc_trig_trigger_and6_0_I_15_c_LC_14_2_5, u_core.u_sump2.proc_trig_trigger_and6_0_I_9_c_LC_14_2_6, u_core.u_sump2.proc_trig_trigger_and6_0_I_69_c_LC_14_2_7 }
set_location LT_14_2 14 2
ble_pack u_core.u_sump2.trigger_and_LC_14_3_0 { u_core.u_sump2.trigger_and_THRU_LUT4_0, u_core.u_sump2.trigger_and }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_93_c_RNO_LC_14_3_2 { u_core.u_sump2.proc_trig.trigger_and6_0_I_93_c_RNO }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_15_c_RNO_LC_14_3_4 { u_core.u_sump2.proc_trig.trigger_and6_0_I_15_c_RNO }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_69_c_RNO_LC_14_3_7 { u_core.u_sump2.proc_trig.trigger_and6_0_I_69_c_RNO }
clb_pack LT_14_3 { u_core.u_sump2.trigger_and_LC_14_3_0, u_core.u_sump2.proc_trig_trigger_and6_0_I_93_c_RNO_LC_14_3_2, u_core.u_sump2.proc_trig_trigger_and6_0_I_15_c_RNO_LC_14_3_4, u_core.u_sump2.proc_trig_trigger_and6_0_I_69_c_RNO_LC_14_3_7 }
set_location LT_14_3 14 3
ble_pack u_core.u_sump2.ctrl_05_reg_22_LC_14_4_0 { u_core.u_sump2.ctrl_05_reg_22_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[22] }
ble_pack u_core.u_sump2.ctrl_05_reg_24_LC_14_4_1 { u_core.u_sump2.ctrl_05_reg_24_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[24] }
ble_pack u_core.u_sump2.ctrl_05_reg_25_LC_14_4_2 { u_core.u_sump2.ctrl_05_reg_25_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[25] }
ble_pack u_core.u_sump2.ctrl_05_reg_26_LC_14_4_3 { u_core.u_sump2.ctrl_05_reg_26_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[26] }
ble_pack u_core.u_sump2.ctrl_05_reg_27_LC_14_4_4 { u_core.u_sump2.ctrl_05_reg_27_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[27] }
ble_pack u_core.u_sump2.ctrl_05_reg_28_LC_14_4_5 { u_core.u_sump2.ctrl_05_reg_28_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[28] }
ble_pack u_core.u_sump2.ctrl_05_reg_29_LC_14_4_6 { u_core.u_sump2.ctrl_05_reg_29_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[29] }
ble_pack u_core.u_sump2.ctrl_05_reg_3_LC_14_4_7 { u_core.u_sump2.ctrl_05_reg_3_THRU_LUT4_0, u_core.u_sump2.ctrl_05_reg[3] }
clb_pack LT_14_4 { u_core.u_sump2.ctrl_05_reg_22_LC_14_4_0, u_core.u_sump2.ctrl_05_reg_24_LC_14_4_1, u_core.u_sump2.ctrl_05_reg_25_LC_14_4_2, u_core.u_sump2.ctrl_05_reg_26_LC_14_4_3, u_core.u_sump2.ctrl_05_reg_27_LC_14_4_4, u_core.u_sump2.ctrl_05_reg_28_LC_14_4_5, u_core.u_sump2.ctrl_05_reg_29_LC_14_4_6, u_core.u_sump2.ctrl_05_reg_3_LC_14_4_7 }
set_location LT_14_4 14 4
ble_pack u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_RNO_0_LC_14_5_0 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_LC_14_5_1 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_0_LC_14_5_2 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_LC_14_5_3 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_1_LC_14_5_4 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_sump2.b_do_p1_37_LC_14_5_5 { u_core.u_sump2.b_do_p1_37_THRU_LUT4_0, u_core.u_sump2.b_do_p1[37] }
ble_pack u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_1_LC_14_5_6 { u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_sump2.b_do_3_LC_14_5_7 { u_core.u_sump2.b_do_3_THRU_LUT4_0, u_core.u_sump2.b_do[3] }
clb_pack LT_14_5 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_RNO_0_LC_14_5_0, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_LC_14_5_1, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_0_LC_14_5_2, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_LC_14_5_3, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_1_LC_14_5_4, u_core.u_sump2.b_do_p1_37_LC_14_5_5, u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_1_LC_14_5_6, u_core.u_sump2.b_do_3_LC_14_5_7 }
set_location LT_14_5 14 5
ble_pack u_core.u_sump2.ram_rd_d_8_LC_14_6_0 { u_core.u_sump2.ram_rd_d_RNO[8], u_core.u_sump2.ram_rd_d[8] }
ble_pack u_core.u_sump2.b_do_p1_8_LC_14_6_1 { u_core.u_sump2.b_do_p1_8_THRU_LUT4_0, u_core.u_sump2.b_do_p1[8] }
ble_pack u_core.u_sump2.b_do_p1_40_LC_14_6_2 { u_core.u_sump2.b_do_p1_40_THRU_LUT4_0, u_core.u_sump2.b_do_p1[40] }
ble_pack u_core.u_sump2.b_do_0_26_LC_14_6_3 { u_core.u_sump2.b_do_0_26_THRU_LUT4_0, u_core.u_sump2.b_do_0[26] }
ble_pack u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_p1_LC_14_6_4 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_sump2.b_do_p1_9_LC_14_6_5 { u_core.u_sump2.b_do_p1_9_THRU_LUT4_0, u_core.u_sump2.b_do_p1[9] }
ble_pack u_core.u_sump2.b_do_p1_41_LC_14_6_6 { u_core.u_sump2.b_do_p1_41_THRU_LUT4_0, u_core.u_sump2.b_do_p1[41] }
ble_pack u_core.u_sump2.b_do_p1_1_LC_14_6_7 { u_core.u_sump2.b_do_p1_1_THRU_LUT4_0, u_core.u_sump2.b_do_p1[1] }
clb_pack LT_14_6 { u_core.u_sump2.ram_rd_d_8_LC_14_6_0, u_core.u_sump2.b_do_p1_8_LC_14_6_1, u_core.u_sump2.b_do_p1_40_LC_14_6_2, u_core.u_sump2.b_do_0_26_LC_14_6_3, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_p1_LC_14_6_4, u_core.u_sump2.b_do_p1_9_LC_14_6_5, u_core.u_sump2.b_do_p1_41_LC_14_6_6, u_core.u_sump2.b_do_p1_1_LC_14_6_7 }
set_location LT_14_6 14 6
ble_pack u_core.u_sump2.ram_rd_d_6_LC_14_7_0 { u_core.u_sump2.ram_rd_d_RNO[6], u_core.u_sump2.ram_rd_d[6] }
ble_pack u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_1_LC_14_7_1 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_p1_LC_14_7_2 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_sump2.ctrl_rd_page_p1_RNIV202_2_LC_14_7_3 { u_core.u_sump2.ctrl_rd_page_p1_RNIV202[2] }
ble_pack u_core.u_sump2.a_di_11_LC_14_7_4 { u_core.u_sump2.a_di_11_THRU_LUT4_0, u_core.u_sump2.a_di[11] }
ble_pack u_core.u_sump2.ctrl_rd_page_p1_RNI4LA3_2_LC_14_7_5 { u_core.u_sump2.ctrl_rd_page_p1_RNI4LA3[2] }
ble_pack u_core.u_sump2.ctrl_rd_page_p1_RNI8AL6_2_LC_14_7_6 { u_core.u_sump2.ctrl_rd_page_p1_RNI8AL6[2] }
ble_pack u_core.u_sump2.ram_rd_d_9_LC_14_7_7 { u_core.u_sump2.ram_rd_d_RNO[9], u_core.u_sump2.ram_rd_d[9] }
clb_pack LT_14_7 { u_core.u_sump2.ram_rd_d_6_LC_14_7_0, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_1_LC_14_7_1, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_p1_LC_14_7_2, u_core.u_sump2.ctrl_rd_page_p1_RNIV202_2_LC_14_7_3, u_core.u_sump2.a_di_11_LC_14_7_4, u_core.u_sump2.ctrl_rd_page_p1_RNI4LA3_2_LC_14_7_5, u_core.u_sump2.ctrl_rd_page_p1_RNI8AL6_2_LC_14_7_6, u_core.u_sump2.ram_rd_d_9_LC_14_7_7 }
set_location LT_14_7 14 7
ble_pack u_core.u_sump2.b_do_7_LC_14_8_0 { u_core.u_sump2.b_do_7_THRU_LUT4_0, u_core.u_sump2.b_do[7] }
ble_pack u_core.u_sump2.b_do_p1_4_LC_14_8_1 { u_core.u_sump2.b_do_p1_4_THRU_LUT4_0, u_core.u_sump2.b_do_p1[4] }
ble_pack u_core.u_sump2.lb_rd_d_8_LC_14_8_2 { u_core.u_sump2.lb_rd_d_RNO[8], u_core.u_sump2.lb_rd_d[8] }
ble_pack u_core.lb_cs_sump2_data_p1_LC_14_8_3 { u_core.lb_cs_sump2_data_p1_RNO, u_core.lb_cs_sump2_data_p1 }
ble_pack u_core.u_sump2.lb_rd_d_RNO_0_3_LC_14_8_4 { u_core.u_sump2.lb_rd_d_RNO_0[3] }
ble_pack u_core.u_sump2.lb_rd_d_3_LC_14_8_5 { u_core.u_sump2.lb_rd_d_RNO[3], u_core.u_sump2.lb_rd_d[3] }
ble_pack u_core.u_sump2.ram_rd_d_4_LC_14_8_6 { u_core.u_sump2.ram_rd_d_RNO[4], u_core.u_sump2.ram_rd_d[4] }
ble_pack u_core.u_sump2.ctrl_cmd_q_4_LC_14_8_7 { u_core.u_sump2.ctrl_cmd_q_4_THRU_LUT4_0, u_core.u_sump2.ctrl_cmd_q[4] }
clb_pack LT_14_8 { u_core.u_sump2.b_do_7_LC_14_8_0, u_core.u_sump2.b_do_p1_4_LC_14_8_1, u_core.u_sump2.lb_rd_d_8_LC_14_8_2, u_core.lb_cs_sump2_data_p1_LC_14_8_3, u_core.u_sump2.lb_rd_d_RNO_0_3_LC_14_8_4, u_core.u_sump2.lb_rd_d_3_LC_14_8_5, u_core.u_sump2.ram_rd_d_4_LC_14_8_6, u_core.u_sump2.ctrl_cmd_q_4_LC_14_8_7 }
set_location LT_14_8 14 8
ble_pack u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_1_LC_14_9_0 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[1] }
ble_pack u_core.u_sump2.b_do_p1_54_LC_14_9_1 { u_core.u_sump2.b_do_p1_54_THRU_LUT4_0, u_core.u_sump2.b_do_p1[54] }
ble_pack u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_1_LC_14_9_2 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_LC_14_9_3 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out }
ble_pack u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_0_LC_14_9_4 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_0_LC_14_9_5 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_RNO_0_LC_14_9_6 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_LC_14_9_7 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l }
clb_pack LT_14_9 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_1_LC_14_9_0, u_core.u_sump2.b_do_p1_54_LC_14_9_1, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_1_LC_14_9_2, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_LC_14_9_3, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_0_LC_14_9_4, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_0_LC_14_9_5, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_RNO_0_LC_14_9_6, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_LC_14_9_7 }
set_location LT_14_9 14 9
ble_pack u_core.u_gpio_core.lb_0024_reg_0_LC_14_10_0 { u_core.u_gpio_core.lb_0024_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[0] }
ble_pack u_core.u_gpio_core.lb_0024_reg_1_LC_14_10_1 { u_core.u_gpio_core.lb_0024_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[1] }
ble_pack u_core.u_gpio_core.lb_0024_reg_10_LC_14_10_2 { u_core.u_gpio_core.lb_0024_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[10] }
ble_pack u_core.u_gpio_core.lb_0024_reg_11_LC_14_10_3 { u_core.u_gpio_core.lb_0024_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[11] }
ble_pack u_core.u_gpio_core.lb_0024_reg_12_LC_14_10_4 { u_core.u_gpio_core.lb_0024_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[12] }
ble_pack u_core.u_gpio_core.lb_0024_reg_13_LC_14_10_5 { u_core.u_gpio_core.lb_0024_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[13] }
ble_pack u_core.u_gpio_core.lb_0024_reg_18_LC_14_10_6 { u_core.u_gpio_core.lb_0024_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[18] }
ble_pack u_core.u_gpio_core.lb_0024_reg_15_LC_14_10_7 { u_core.u_gpio_core.lb_0024_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_0024_reg[15] }
clb_pack LT_14_10 { u_core.u_gpio_core.lb_0024_reg_0_LC_14_10_0, u_core.u_gpio_core.lb_0024_reg_1_LC_14_10_1, u_core.u_gpio_core.lb_0024_reg_10_LC_14_10_2, u_core.u_gpio_core.lb_0024_reg_11_LC_14_10_3, u_core.u_gpio_core.lb_0024_reg_12_LC_14_10_4, u_core.u_gpio_core.lb_0024_reg_13_LC_14_10_5, u_core.u_gpio_core.lb_0024_reg_18_LC_14_10_6, u_core.u_gpio_core.lb_0024_reg_15_LC_14_10_7 }
set_location LT_14_10 14 10
ble_pack u_core.lb_rd_d_RNO_0_30_LC_14_11_0 { u_core.lb_rd_d_RNO_0[30] }
ble_pack u_core.lb_rd_d_30_LC_14_11_1 { u_core.lb_rd_d_RNO[30], u_core.lb_rd_d[30] }
ble_pack u_core.u_sump2.b_do_5_LC_14_11_2 { u_core.u_sump2.b_do_5_THRU_LUT4_0, u_core.u_sump2.b_do[5] }
ble_pack u_core.lb_rd_d_RNO_0_11_LC_14_11_3 { u_core.lb_rd_d_RNO_0[11] }
ble_pack u_core.u_sump2.b_do_p1_5_LC_14_11_4 { u_core.u_sump2.b_do_p1_5_THRU_LUT4_0, u_core.u_sump2.b_do_p1[5] }
ble_pack u_core.u_sump2.b_do_44_LC_14_11_5 { u_core.u_sump2.b_do_44_THRU_LUT4_0, u_core.u_sump2.b_do[44] }
ble_pack u_core.u_sump2.b_do_p1_62_LC_14_11_6 { u_core.u_sump2.b_do_p1_62_THRU_LUT4_0, u_core.u_sump2.b_do_p1[62] }
ble_pack u_core.u_sump2.lb_rd_d_30_LC_14_11_7 { u_core.u_sump2.lb_rd_d_RNO[30], u_core.u_sump2.lb_rd_d[30] }
clb_pack LT_14_11 { u_core.lb_rd_d_RNO_0_30_LC_14_11_0, u_core.lb_rd_d_30_LC_14_11_1, u_core.u_sump2.b_do_5_LC_14_11_2, u_core.lb_rd_d_RNO_0_11_LC_14_11_3, u_core.u_sump2.b_do_p1_5_LC_14_11_4, u_core.u_sump2.b_do_44_LC_14_11_5, u_core.u_sump2.b_do_p1_62_LC_14_11_6, u_core.u_sump2.lb_rd_d_30_LC_14_11_7 }
set_location LT_14_11 14 11
ble_pack u_core.u_sump2.b_do_46_LC_14_12_0 { u_core.u_sump2.b_do_46_THRU_LUT4_0, u_core.u_sump2.b_do[46] }
ble_pack u_core.lb_rd_d_RNO_0_22_LC_14_12_1 { u_core.lb_rd_d_RNO_0[22] }
ble_pack u_core.u_sump2.b_do_38_LC_14_12_2 { u_core.u_sump2.b_do_38_THRU_LUT4_0, u_core.u_sump2.b_do[38] }
ble_pack u_core.u_sump2.ram_rd_d_24_LC_14_12_3 { u_core.u_sump2.ram_rd_d_RNO[24], u_core.u_sump2.ram_rd_d[24] }
ble_pack u_core.u_sump2.b_do_p1_56_LC_14_12_4 { u_core.u_sump2.b_do_p1_56_THRU_LUT4_0, u_core.u_sump2.b_do_p1[56] }
ble_pack u_core.u_sump2.b_do_40_LC_14_12_5 { u_core.u_sump2.b_do_40_THRU_LUT4_0, u_core.u_sump2.b_do[40] }
ble_pack u_core.u_sump2.ram_rd_d_25_LC_14_12_6 { u_core.u_sump2.ram_rd_d_RNO[25], u_core.u_sump2.ram_rd_d[25] }
ble_pack u_core.u_sump2.b_do_p1_57_LC_14_12_7 { u_core.u_sump2.b_do_p1_57_THRU_LUT4_0, u_core.u_sump2.b_do_p1[57] }
clb_pack LT_14_12 { u_core.u_sump2.b_do_46_LC_14_12_0, u_core.lb_rd_d_RNO_0_22_LC_14_12_1, u_core.u_sump2.b_do_38_LC_14_12_2, u_core.u_sump2.ram_rd_d_24_LC_14_12_3, u_core.u_sump2.b_do_p1_56_LC_14_12_4, u_core.u_sump2.b_do_40_LC_14_12_5, u_core.u_sump2.ram_rd_d_25_LC_14_12_6, u_core.u_sump2.b_do_p1_57_LC_14_12_7 }
set_location LT_14_12 14 12
ble_pack u_core.u_gpio_core.lb_0034_reg_1_LC_14_13_0 { u_core.u_gpio_core.lb_0034_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[1] }
ble_pack u_core.u_gpio_core.lb_0034_reg_18_LC_14_13_1 { u_core.u_gpio_core.lb_0034_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[18] }
ble_pack u_core.u_gpio_core.lb_0034_reg_19_LC_14_13_2 { u_core.u_gpio_core.lb_0034_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[19] }
ble_pack u_core.u_gpio_core.lb_0034_reg_31_LC_14_13_3 { u_core.u_gpio_core.lb_0034_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[31] }
ble_pack u_core.u_gpio_core.lb_0034_reg_20_LC_14_13_4 { u_core.u_gpio_core.lb_0034_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[20] }
ble_pack u_core.u_gpio_core.lb_0034_reg_21_LC_14_13_5 { u_core.u_gpio_core.lb_0034_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[21] }
ble_pack u_core.u_gpio_core.lb_0034_reg_22_LC_14_13_6 { u_core.u_gpio_core.lb_0034_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[22] }
ble_pack u_core.u_gpio_core.lb_0034_reg_23_LC_14_13_7 { u_core.u_gpio_core.lb_0034_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[23] }
clb_pack LT_14_13 { u_core.u_gpio_core.lb_0034_reg_1_LC_14_13_0, u_core.u_gpio_core.lb_0034_reg_18_LC_14_13_1, u_core.u_gpio_core.lb_0034_reg_19_LC_14_13_2, u_core.u_gpio_core.lb_0034_reg_31_LC_14_13_3, u_core.u_gpio_core.lb_0034_reg_20_LC_14_13_4, u_core.u_gpio_core.lb_0034_reg_21_LC_14_13_5, u_core.u_gpio_core.lb_0034_reg_22_LC_14_13_6, u_core.u_gpio_core.lb_0034_reg_23_LC_14_13_7 }
set_location LT_14_13 14 13
ble_pack u_core.u_gpio_core.lb_0080_reg_0_LC_14_14_0 { u_core.u_gpio_core.lb_0080_reg_0_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[0] }
ble_pack u_core.u_gpio_core.lb_0080_reg_1_LC_14_14_1 { u_core.u_gpio_core.lb_0080_reg_1_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[1] }
ble_pack u_core.u_gpio_core.lb_0080_reg_10_LC_14_14_2 { u_core.u_gpio_core.lb_0080_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[10] }
ble_pack u_core.u_gpio_core.lb_0080_reg_11_LC_14_14_3 { u_core.u_gpio_core.lb_0080_reg_11_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[11] }
ble_pack u_core.u_gpio_core.lb_0080_reg_12_LC_14_14_4 { u_core.u_gpio_core.lb_0080_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[12] }
ble_pack u_core.u_gpio_core.lb_0080_reg_13_LC_14_14_5 { u_core.u_gpio_core.lb_0080_reg_13_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[13] }
ble_pack u_core.u_gpio_core.lb_0080_reg_8_LC_14_14_6 { u_core.u_gpio_core.lb_0080_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[8] }
ble_pack u_core.u_gpio_core.lb_0080_reg_15_LC_14_14_7 { u_core.u_gpio_core.lb_0080_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[15] }
clb_pack LT_14_14 { u_core.u_gpio_core.lb_0080_reg_0_LC_14_14_0, u_core.u_gpio_core.lb_0080_reg_1_LC_14_14_1, u_core.u_gpio_core.lb_0080_reg_10_LC_14_14_2, u_core.u_gpio_core.lb_0080_reg_11_LC_14_14_3, u_core.u_gpio_core.lb_0080_reg_12_LC_14_14_4, u_core.u_gpio_core.lb_0080_reg_13_LC_14_14_5, u_core.u_gpio_core.lb_0080_reg_8_LC_14_14_6, u_core.u_gpio_core.lb_0080_reg_15_LC_14_14_7 }
set_location LT_14_14 14 14
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_5_LC_14_15_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_5_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[5] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_2_LC_14_15_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[2] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_3_LC_14_15_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[3] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_9_c_RNO_LC_14_15_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_9_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_2_LC_14_15_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[2] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_3_LC_14_15_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[3] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_10_LC_14_15_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[10] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_10_LC_14_15_7 { u_core.u_gpio_core.lb_rd_d_1_RNO[10], u_core.u_gpio_core.lb_rd_d_1[10] }
clb_pack LT_14_15 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_5_LC_14_15_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_2_LC_14_15_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_3_LC_14_15_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_9_c_RNO_LC_14_15_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_2_LC_14_15_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_3_LC_14_15_5, u_core.u_gpio_core.lb_rd_d_1_RNO_1_10_LC_14_15_6, u_core.u_gpio_core.lb_rd_d_1_10_LC_14_15_7 }
set_location LT_14_15 14 15
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_23_LC_14_16_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_23_LC_14_16_1 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_23_LC_14_16_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[23] }
ble_pack u_core.u_gpio_core.lb_0038_reg_23_LC_14_16_3 { u_core.u_gpio_core.lb_0038_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0038_reg[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_23_LC_14_16_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_8_26_LC_14_16_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_8[26] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_26_LC_14_16_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[26] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_7_26_LC_14_16_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_7[26] }
clb_pack LT_14_16 { u_core.u_gpio_core.lb_rd_d_1_RNO_3_23_LC_14_16_0, u_core.u_gpio_core.lb_rd_d_1_RNO_10_23_LC_14_16_1, u_core.u_gpio_core.lb_rd_d_1_RNO_7_23_LC_14_16_2, u_core.u_gpio_core.lb_0038_reg_23_LC_14_16_3, u_core.u_gpio_core.lb_rd_d_1_RNO_8_23_LC_14_16_4, u_core.u_gpio_core.lb_rd_d_1_RNO_8_26_LC_14_16_5, u_core.u_gpio_core.lb_rd_d_1_RNO_3_26_LC_14_16_6, u_core.u_gpio_core.lb_rd_d_1_RNO_7_26_LC_14_16_7 }
set_location LT_14_16 14 16
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_26_LC_14_17_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[26] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_26_LC_14_17_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[26], u_core.u_gpio_core.lb_rd_d_1[26] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_26_LC_14_17_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[26] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_26_LC_14_17_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[26] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_26_LC_14_17_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[26] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_26_LC_14_17_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[26] }
clb_pack LT_14_17 { u_core.u_gpio_core.lb_rd_d_1_RNO_1_26_LC_14_17_0, u_core.u_gpio_core.lb_rd_d_1_26_LC_14_17_1, u_core.u_gpio_core.lb_rd_d_1_RNO_0_26_LC_14_17_2, u_core.u_gpio_core.lb_rd_d_1_RNO_6_26_LC_14_17_3, u_core.u_gpio_core.lb_rd_d_1_RNO_2_26_LC_14_17_4, u_core.u_gpio_core.lb_rd_d_1_RNO_4_26_LC_14_17_5 }
set_location LT_14_17 14 17
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_28_LC_14_18_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[28] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_28_LC_14_18_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[28], u_core.u_gpio_core.lb_rd_d_1[28] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_28_LC_14_18_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[28] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_28_LC_14_18_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[28] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_28_LC_14_18_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[28] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_28_LC_14_18_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[28] }
clb_pack LT_14_18 { u_core.u_gpio_core.lb_rd_d_1_RNO_1_28_LC_14_18_0, u_core.u_gpio_core.lb_rd_d_1_28_LC_14_18_1, u_core.u_gpio_core.lb_rd_d_1_RNO_4_28_LC_14_18_3, u_core.u_gpio_core.lb_rd_d_1_RNO_0_28_LC_14_18_4, u_core.u_gpio_core.lb_rd_d_1_RNO_6_28_LC_14_18_5, u_core.u_gpio_core.lb_rd_d_1_RNO_2_28_LC_14_18_6 }
set_location LT_14_18 14 18
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_23_LC_14_19_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_23_LC_14_19_1 { u_core.u_gpio_core.lb_rd_d_1_RNO[23], u_core.u_gpio_core.lb_rd_d_1[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_23_LC_14_19_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_4_23_LC_14_19_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_4[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_23_LC_14_19_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_6_23_LC_14_19_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_6[23] }
clb_pack LT_14_19 { u_core.u_gpio_core.lb_rd_d_1_RNO_2_23_LC_14_19_0, u_core.u_gpio_core.lb_rd_d_1_23_LC_14_19_1, u_core.u_gpio_core.lb_rd_d_1_RNO_0_23_LC_14_19_2, u_core.u_gpio_core.lb_rd_d_1_RNO_4_23_LC_14_19_3, u_core.u_gpio_core.lb_rd_d_1_RNO_1_23_LC_14_19_4, u_core.u_gpio_core.lb_rd_d_1_RNO_6_23_LC_14_19_5 }
set_location LT_14_19 14 19
ble_pack u_core.u_gpio_core.lb_0088_reg_28_LC_14_20_0 { u_core.u_gpio_core.lb_0088_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[28] }
ble_pack u_core.u_gpio_core.lb_0088_reg_20_LC_14_20_1 { u_core.u_gpio_core.lb_0088_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[20] }
ble_pack u_core.u_gpio_core.lb_0088_reg_21_LC_14_20_2 { u_core.u_gpio_core.lb_0088_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[21] }
ble_pack u_core.u_gpio_core.lb_0088_reg_22_LC_14_20_3 { u_core.u_gpio_core.lb_0088_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[22] }
ble_pack u_core.u_gpio_core.lb_0088_reg_23_LC_14_20_4 { u_core.u_gpio_core.lb_0088_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[23] }
ble_pack u_core.u_gpio_core.lb_0088_reg_25_LC_14_20_5 { u_core.u_gpio_core.lb_0088_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[25] }
ble_pack u_core.u_gpio_core.lb_0088_reg_26_LC_14_20_6 { u_core.u_gpio_core.lb_0088_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[26] }
ble_pack u_core.u_gpio_core.lb_0088_reg_27_LC_14_20_7 { u_core.u_gpio_core.lb_0088_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0088_reg[27] }
clb_pack LT_14_20 { u_core.u_gpio_core.lb_0088_reg_28_LC_14_20_0, u_core.u_gpio_core.lb_0088_reg_20_LC_14_20_1, u_core.u_gpio_core.lb_0088_reg_21_LC_14_20_2, u_core.u_gpio_core.lb_0088_reg_22_LC_14_20_3, u_core.u_gpio_core.lb_0088_reg_23_LC_14_20_4, u_core.u_gpio_core.lb_0088_reg_25_LC_14_20_5, u_core.u_gpio_core.lb_0088_reg_26_LC_14_20_6, u_core.u_gpio_core.lb_0088_reg_27_LC_14_20_7 }
set_location LT_14_20 14 20
ble_pack u_mesa_pi_spi.miso_sr_rst_4_LC_15_1_0 { u_mesa_pi_spi.miso_sr_rst_4_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_4 }
clb_pack LT_15_1 { u_mesa_pi_spi.miso_sr_rst_4_LC_15_1_0 }
set_location LT_15_1 15 1
ble_pack u_mesa_pi_spi.miso_sr_rst_5_RNIPKM9_LC_15_2_1 { u_mesa_pi_spi.miso_sr_rst_5_RNIPKM9 }
ble_pack u_mesa_pi_spi.miso_sr_25_LC_15_2_2 { u_mesa_pi_spi.miso_sr_RNO[25], u_mesa_pi_spi.miso_sr[25] }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_33_c_RNO_LC_15_2_3 { u_core.u_sump2.proc_trig.trigger_and6_0_I_33_c_RNO }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_39_c_RNO_LC_15_2_4 { u_core.u_sump2.proc_trig.trigger_and6_0_I_39_c_RNO }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_45_c_RNO_LC_15_2_5 { u_core.u_sump2.proc_trig.trigger_and6_0_I_45_c_RNO }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_75_c_RNO_LC_15_2_7 { u_core.u_sump2.proc_trig.trigger_and6_0_I_75_c_RNO }
clb_pack LT_15_2 { u_mesa_pi_spi.miso_sr_rst_5_RNIPKM9_LC_15_2_1, u_mesa_pi_spi.miso_sr_25_LC_15_2_2, u_core.u_sump2.proc_trig_trigger_and6_0_I_33_c_RNO_LC_15_2_3, u_core.u_sump2.proc_trig_trigger_and6_0_I_39_c_RNO_LC_15_2_4, u_core.u_sump2.proc_trig_trigger_and6_0_I_45_c_RNO_LC_15_2_5, u_core.u_sump2.proc_trig_trigger_and6_0_I_75_c_RNO_LC_15_2_7 }
set_location LT_15_2 15 2
ble_pack u_mesa_pi_spi.miso_sr_rst_5_LC_15_3_0 { u_mesa_pi_spi.miso_sr_rst_5_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_5 }
clb_pack LT_15_3 { u_mesa_pi_spi.miso_sr_rst_5_LC_15_3_0 }
set_location LT_15_3 15 3
ble_pack u_mesa_pi_spi.miso_sr_rst_3_LC_15_4_0 { u_mesa_pi_spi.miso_sr_rst_3_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_3 }
clb_pack LT_15_4 { u_mesa_pi_spi.miso_sr_rst_3_LC_15_4_0 }
set_location LT_15_4 15 4
ble_pack u_core.u_sump2.c_addr_p1_1_LC_15_5_0 { u_core.u_sump2.c_addr_p1_1_THRU_LUT4_0, u_core.u_sump2.c_addr_p1[1] }
ble_pack u_core.u_sump2.b_do_p1_47_LC_15_5_1 { u_core.u_sump2.b_do_p1_47_THRU_LUT4_0, u_core.u_sump2.b_do_p1[47] }
ble_pack u_core.u_sump2.a_di_15_LC_15_5_2 { u_core.u_sump2.a_di_15_THRU_LUT4_0, u_core.u_sump2.a_di[15] }
ble_pack u_core.u_sump2.a_di_30_LC_15_5_3 { u_core.u_sump2.a_di_30_THRU_LUT4_0, u_core.u_sump2.a_di[30] }
ble_pack u_core.u_sump2.lb_rd_d_RNO_0_8_LC_15_5_4 { u_core.u_sump2.lb_rd_d_RNO_0[8] }
ble_pack u_core.u_sump2.b_do_0_31_LC_15_5_5 { u_core.u_sump2.b_do_0_31_THRU_LUT4_0, u_core.u_sump2.b_do_0[31] }
ble_pack u_core.u_sump2.b_do_1_LC_15_5_6 { u_core.u_sump2.b_do_1_THRU_LUT4_0, u_core.u_sump2.b_do[1] }
ble_pack u_core.u_sump2.b_do_0_28_LC_15_5_7 { u_core.u_sump2.b_do_0_28_THRU_LUT4_0, u_core.u_sump2.b_do_0[28] }
clb_pack LT_15_5 { u_core.u_sump2.c_addr_p1_1_LC_15_5_0, u_core.u_sump2.b_do_p1_47_LC_15_5_1, u_core.u_sump2.a_di_15_LC_15_5_2, u_core.u_sump2.a_di_30_LC_15_5_3, u_core.u_sump2.lb_rd_d_RNO_0_8_LC_15_5_4, u_core.u_sump2.b_do_0_31_LC_15_5_5, u_core.u_sump2.b_do_1_LC_15_5_6, u_core.u_sump2.b_do_0_28_LC_15_5_7 }
set_location LT_15_5 15 5
ble_pack u_mesa_pi_spi.miso_sr_18_LC_15_6_0 { u_mesa_pi_spi.miso_sr_RNO[18], u_mesa_pi_spi.miso_sr[18] }
ble_pack gpio_pin_iobuf_RNO_9_LC_15_6_1 { gpio_pin_iobuf_RNO[9] }
ble_pack CONSTANT_ONE_LUT4_LC_15_6_4 { CONSTANT_ONE_LUT4 }
clb_pack LT_15_6 { u_mesa_pi_spi.miso_sr_18_LC_15_6_0, gpio_pin_iobuf_RNO_9_LC_15_6_1, CONSTANT_ONE_LUT4_LC_15_6_4 }
set_location LT_15_6 15 6
ble_pack u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_RNO_0_LC_15_7_0 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_0_LC_15_7_1 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_0_LC_15_7_2 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_LC_15_7_3 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out }
ble_pack u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1_0_1_LC_15_7_4 { u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1_0[1] }
ble_pack u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1_1_LC_15_7_5 { u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1[1] }
ble_pack u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_1_LC_15_7_6 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_1 }
ble_pack u_core.u_sump2.b_do_9_LC_15_7_7 { u_core.u_sump2.b_do_9_THRU_LUT4_0, u_core.u_sump2.b_do[9] }
clb_pack LT_15_7 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_RNO_0_LC_15_7_0, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_0_LC_15_7_1, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_0_LC_15_7_2, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_LC_15_7_3, u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1_0_1_LC_15_7_4, u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1_1_LC_15_7_5, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_1_LC_15_7_6, u_core.u_sump2.b_do_9_LC_15_7_7 }
set_location LT_15_7 15 7
ble_pack u_core.u_sump2.lb_rd_d_RNO_1_2_LC_15_8_0 { u_core.u_sump2.lb_rd_d_RNO_1[2] }
ble_pack u_core.u_sump2.lb_rd_d_2_LC_15_8_1 { u_core.u_sump2.lb_rd_d_RNO[2], u_core.u_sump2.lb_rd_d[2] }
ble_pack u_core.u_sump2.lb_rd_d_4_LC_15_8_2 { u_core.u_sump2.lb_rd_d_RNO[4], u_core.u_sump2.lb_rd_d[4] }
ble_pack u_core.lb_rd_d_RNO_0_8_LC_15_8_3 { u_core.lb_rd_d_RNO_0[8] }
ble_pack u_core.lb_rd_d_8_LC_15_8_4 { u_core.lb_rd_d_RNO[8], u_core.lb_rd_d[8] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_pinZ0_LC_15_8_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_pinZ0_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_pin }
ble_pack u_core.u_sump2.ctrl_rd_page_p1_0_LC_15_8_6 { u_core.u_sump2.ctrl_rd_page_p1_0_THRU_LUT4_0, u_core.u_sump2.ctrl_rd_page_p1[0] }
ble_pack u_core.u_sump2.lb_rd_d_RNO_0_2_LC_15_8_7 { u_core.u_sump2.lb_rd_d_RNO_0[2] }
clb_pack LT_15_8 { u_core.u_sump2.lb_rd_d_RNO_1_2_LC_15_8_0, u_core.u_sump2.lb_rd_d_2_LC_15_8_1, u_core.u_sump2.lb_rd_d_4_LC_15_8_2, u_core.lb_rd_d_RNO_0_8_LC_15_8_3, u_core.lb_rd_d_8_LC_15_8_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_pinZ0_LC_15_8_5, u_core.u_sump2.ctrl_rd_page_p1_0_LC_15_8_6, u_core.u_sump2.lb_rd_d_RNO_0_2_LC_15_8_7 }
set_location LT_15_8 15 8
ble_pack u_core.u_sump2.triggered_jk_p1_LC_15_9_0 { u_core.u_sump2.triggered_jk_p1_THRU_LUT4_0, u_core.u_sump2.triggered_jk_p1 }
ble_pack u_core.u_sump2.lb_rd_d_RNO_0_5_LC_15_9_1 { u_core.u_sump2.lb_rd_d_RNO_0[5] }
ble_pack u_core.u_sump2.lb_rd_d_5_LC_15_9_2 { u_core.u_sump2.lb_rd_d_RNO[5], u_core.u_sump2.lb_rd_d[5] }
ble_pack u_core.lb_rd_d_2_LC_15_9_3 { u_core.lb_rd_d_RNO[2], u_core.lb_rd_d[2] }
ble_pack u_core.u_sump2.b_do_6_LC_15_9_4 { u_core.u_sump2.b_do_6_THRU_LUT4_0, u_core.u_sump2.b_do[6] }
ble_pack u_core.u_sump2.ram_rd_d_5_LC_15_9_5 { u_core.u_sump2.ram_rd_d_RNO[5], u_core.u_sump2.ram_rd_d[5] }
ble_pack u_core.lb_rd_d_28_LC_15_9_6 { u_core.lb_rd_d_RNO[28], u_core.lb_rd_d[28] }
ble_pack u_core.u_sump2.b_do_p1_6_LC_15_9_7 { u_core.u_sump2.b_do_p1_6_THRU_LUT4_0, u_core.u_sump2.b_do_p1[6] }
clb_pack LT_15_9 { u_core.u_sump2.triggered_jk_p1_LC_15_9_0, u_core.u_sump2.lb_rd_d_RNO_0_5_LC_15_9_1, u_core.u_sump2.lb_rd_d_5_LC_15_9_2, u_core.lb_rd_d_2_LC_15_9_3, u_core.u_sump2.b_do_6_LC_15_9_4, u_core.u_sump2.ram_rd_d_5_LC_15_9_5, u_core.lb_rd_d_28_LC_15_9_6, u_core.u_sump2.b_do_p1_6_LC_15_9_7 }
set_location LT_15_9 15 9
ble_pack u_core.u_sump2.b_do_p1_2_LC_15_10_0 { u_core.u_sump2.b_do_p1_2_THRU_LUT4_0, u_core.u_sump2.b_do_p1[2] }
ble_pack u_core.lb_rd_d_RNO_0_28_LC_15_10_1 { u_core.lb_rd_d_RNO_0[28] }
ble_pack u_core.u_sump2.b_do_p1_34_LC_15_10_2 { u_core.u_sump2.b_do_p1_34_THRU_LUT4_0, u_core.u_sump2.b_do_p1[34] }
ble_pack u_core.u_sump2.ram_rd_d_2_LC_15_10_3 { u_core.u_sump2.ram_rd_d_RNO[2], u_core.u_sump2.ram_rd_d[2] }
ble_pack u_core.u_sump2.a_addr_p2_0_LC_15_10_4 { u_core.u_sump2.a_addr_p2_0_THRU_LUT4_0, u_core.u_sump2.a_addr_p2[0] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0_0_LC_15_10_5 { u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0[0] }
ble_pack u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_LC_15_10_6 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_RNO, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l }
ble_pack u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_2_LC_15_10_7 { u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[2] }
clb_pack LT_15_10 { u_core.u_sump2.b_do_p1_2_LC_15_10_0, u_core.lb_rd_d_RNO_0_28_LC_15_10_1, u_core.u_sump2.b_do_p1_34_LC_15_10_2, u_core.u_sump2.ram_rd_d_2_LC_15_10_3, u_core.u_sump2.a_addr_p2_0_LC_15_10_4, u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0_0_LC_15_10_5, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_LC_15_10_6, u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_2_LC_15_10_7 }
set_location LT_15_10 15 10
ble_pack u_core.u_sump2.ram_rd_d_29_LC_15_11_0 { u_core.u_sump2.ram_rd_d_RNO[29], u_core.u_sump2.ram_rd_d[29] }
ble_pack u_core.lb_rd_d_RNO_0_4_LC_15_11_1 { u_core.lb_rd_d_RNO_0[4] }
ble_pack u_core.lb_rd_d_4_LC_15_11_2 { u_core.lb_rd_d_RNO[4], u_core.lb_rd_d[4] }
ble_pack u_core.u_sump2.b_do_p1_59_LC_15_11_3 { u_core.u_sump2.b_do_p1_59_THRU_LUT4_0, u_core.u_sump2.b_do_p1[59] }
ble_pack u_core.u_sump2.ram_rd_d_30_LC_15_11_4 { u_core.u_sump2.ram_rd_d_RNO[30], u_core.u_sump2.ram_rd_d[30] }
ble_pack u_core.lb_rd_d_10_LC_15_11_5 { u_core.lb_rd_d_RNO[10], u_core.lb_rd_d[10] }
ble_pack u_core.lb_rd_d_RNO_0_5_LC_15_11_6 { u_core.lb_rd_d_RNO_0[5] }
ble_pack u_core.lb_rd_d_RNO_0_2_LC_15_11_7 { u_core.lb_rd_d_RNO_0[2] }
clb_pack LT_15_11 { u_core.u_sump2.ram_rd_d_29_LC_15_11_0, u_core.lb_rd_d_RNO_0_4_LC_15_11_1, u_core.lb_rd_d_4_LC_15_11_2, u_core.u_sump2.b_do_p1_59_LC_15_11_3, u_core.u_sump2.ram_rd_d_30_LC_15_11_4, u_core.lb_rd_d_10_LC_15_11_5, u_core.lb_rd_d_RNO_0_5_LC_15_11_6, u_core.lb_rd_d_RNO_0_2_LC_15_11_7 }
set_location LT_15_11 15 11
ble_pack u_core.u_sump2.lb_rd_d_RNO_0_21_LC_15_12_0 { u_core.u_sump2.lb_rd_d_RNO_0[21] }
ble_pack u_core.lb_rd_d_RNO_0_24_LC_15_12_1 { u_core.lb_rd_d_RNO_0[24] }
ble_pack u_core.lb_rd_d_24_LC_15_12_2 { u_core.lb_rd_d_RNO[24], u_core.lb_rd_d[24] }
ble_pack u_core.lb_rd_d_RNO_0_27_LC_15_12_3 { u_core.lb_rd_d_RNO_0[27] }
ble_pack u_core.u_sump2.lb_rd_d_24_LC_15_12_4 { u_core.u_sump2.lb_rd_d_RNO[24], u_core.u_sump2.lb_rd_d[24] }
ble_pack u_core.u_sump2.lb_rd_d_27_LC_15_12_5 { u_core.u_sump2.lb_rd_d_RNO[27], u_core.u_sump2.lb_rd_d[27] }
ble_pack u_core.u_sump2.ram_rd_d_27_LC_15_12_6 { u_core.u_sump2.ram_rd_d_RNO[27], u_core.u_sump2.ram_rd_d[27] }
ble_pack u_core.lb_rd_d_RNO_0_3_LC_15_12_7 { u_core.lb_rd_d_RNO_0[3] }
clb_pack LT_15_12 { u_core.u_sump2.lb_rd_d_RNO_0_21_LC_15_12_0, u_core.lb_rd_d_RNO_0_24_LC_15_12_1, u_core.lb_rd_d_24_LC_15_12_2, u_core.lb_rd_d_RNO_0_27_LC_15_12_3, u_core.u_sump2.lb_rd_d_24_LC_15_12_4, u_core.u_sump2.lb_rd_d_27_LC_15_12_5, u_core.u_sump2.ram_rd_d_27_LC_15_12_6, u_core.lb_rd_d_RNO_0_3_LC_15_12_7 }
set_location LT_15_12 15 12
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_1_LC_15_13_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[1] }
ble_pack u_mesa_pi_spi.miso_sr_rst_7_RNIPIM9_LC_15_13_1 { u_mesa_pi_spi.miso_sr_rst_7_RNIPIM9 }
ble_pack u_mesa_pi_spi.miso_sr_23_LC_15_13_2 { u_mesa_pi_spi.miso_sr_RNO[23], u_mesa_pi_spi.miso_sr[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_19_LC_15_13_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[19] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_21_LC_15_13_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[21] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_26_LC_15_13_5 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[26] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_28_LC_15_13_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[28] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_10_31_LC_15_13_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_10[31] }
clb_pack LT_15_13 { u_core.u_gpio_core.lb_rd_d_1_RNO_10_1_LC_15_13_0, u_mesa_pi_spi.miso_sr_rst_7_RNIPIM9_LC_15_13_1, u_mesa_pi_spi.miso_sr_23_LC_15_13_2, u_core.u_gpio_core.lb_rd_d_1_RNO_10_19_LC_15_13_3, u_core.u_gpio_core.lb_rd_d_1_RNO_10_21_LC_15_13_4, u_core.u_gpio_core.lb_rd_d_1_RNO_10_26_LC_15_13_5, u_core.u_gpio_core.lb_rd_d_1_RNO_10_28_LC_15_13_6, u_core.u_gpio_core.lb_rd_d_1_RNO_10_31_LC_15_13_7 }
set_location LT_15_13 15 13
ble_pack u_core.u_gpio_core.lb_0034_reg_25_LC_15_14_0 { u_core.u_gpio_core.lb_0034_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[25] }
ble_pack u_core.u_gpio_core.lb_0034_reg_26_LC_15_14_1 { u_core.u_gpio_core.lb_0034_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[26] }
ble_pack u_core.u_gpio_core.lb_0034_reg_27_LC_15_14_2 { u_core.u_gpio_core.lb_0034_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[27] }
ble_pack u_core.u_gpio_core.lb_0034_reg_28_LC_15_14_3 { u_core.u_gpio_core.lb_0034_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[28] }
ble_pack u_core.u_gpio_core.lb_0034_reg_29_LC_15_14_4 { u_core.u_gpio_core.lb_0034_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[29] }
ble_pack u_core.u_gpio_core.lb_0034_reg_3_LC_15_14_5 { u_core.u_gpio_core.lb_0034_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[3] }
ble_pack u_core.u_gpio_core.lb_0034_reg_30_LC_15_14_6 { u_core.u_gpio_core.lb_0034_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[30] }
ble_pack u_core.u_gpio_core.lb_0034_reg_2_LC_15_14_7 { u_core.u_gpio_core.lb_0034_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0034_reg[2] }
clb_pack LT_15_14 { u_core.u_gpio_core.lb_0034_reg_25_LC_15_14_0, u_core.u_gpio_core.lb_0034_reg_26_LC_15_14_1, u_core.u_gpio_core.lb_0034_reg_27_LC_15_14_2, u_core.u_gpio_core.lb_0034_reg_28_LC_15_14_3, u_core.u_gpio_core.lb_0034_reg_29_LC_15_14_4, u_core.u_gpio_core.lb_0034_reg_3_LC_15_14_5, u_core.u_gpio_core.lb_0034_reg_30_LC_15_14_6, u_core.u_gpio_core.lb_0034_reg_2_LC_15_14_7 }
set_location LT_15_14 15 14
ble_pack u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_2_LC_15_15_0 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[2] }
ble_pack lb_rd_p1_LC_15_15_1 { u_mesa_core.u_mesa2lb.lb_rd_loc_RNIK0LJ, lb_rd_p1 }
ble_pack u_mesa_core.u_mesa2lb.lb_rd_loc_LC_15_15_2 { u_mesa_core.u_mesa2lb.rd_jk_RNIURLM3_u_mesa_core.u_mesa2lb.lb_rd_loc_REP_LUT4_0, u_mesa_core.u_mesa2lb.lb_rd_loc }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_18_LC_15_15_3 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[18] }
ble_pack u_core.u_sump2.lb_rd_rdy_LC_15_15_4 { u_core.u_sump2.lb_rd_rdy_RNO, u_core.u_sump2.lb_rd_rdy }
ble_pack u_core.u_sump2.b_do_41_LC_15_15_5 { u_core.u_sump2.b_do_41_THRU_LUT4_0, u_core.u_sump2.b_do[41] }
ble_pack u_core.lb_rd_d_RNO_0_0_LC_15_15_6 { u_core.lb_rd_d_RNO_0[0] }
ble_pack u_core.u_sump2.ctrl_reg_1_LC_15_15_7 { u_core.u_sump2.ctrl_reg_RNO[1], u_core.u_sump2.ctrl_reg[1] }
clb_pack LT_15_15 { u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_2_LC_15_15_0, lb_rd_p1_LC_15_15_1, u_mesa_core.u_mesa2lb.lb_rd_loc_LC_15_15_2, u_core.u_gpio_core.lb_rd_d_1_RNO_5_18_LC_15_15_3, u_core.u_sump2.lb_rd_rdy_LC_15_15_4, u_core.u_sump2.b_do_41_LC_15_15_5, u_core.lb_rd_d_RNO_0_0_LC_15_15_6, u_core.u_sump2.ctrl_reg_1_LC_15_15_7 }
set_location LT_15_15 15 15
ble_pack u_core.u_gpio_core.lb_002c_reg_23_LC_15_16_0 { u_core.u_gpio_core.lb_002c_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[23] }
ble_pack u_core.u_gpio_core.lb_002c_reg_24_LC_15_16_1 { u_core.u_gpio_core.lb_002c_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[24] }
ble_pack u_core.u_gpio_core.lb_002c_reg_25_LC_15_16_2 { u_core.u_gpio_core.lb_002c_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[25] }
ble_pack u_core.u_gpio_core.lb_002c_reg_26_LC_15_16_3 { u_core.u_gpio_core.lb_002c_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[26] }
ble_pack u_core.u_gpio_core.lb_002c_reg_27_LC_15_16_4 { u_core.u_gpio_core.lb_002c_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[27] }
ble_pack u_core.u_gpio_core.lb_002c_reg_9_LC_15_16_5 { u_core.u_gpio_core.lb_002c_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[9] }
ble_pack u_core.u_gpio_core.lb_002c_reg_29_LC_15_16_6 { u_core.u_gpio_core.lb_002c_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[29] }
ble_pack u_core.u_gpio_core.lb_002c_reg_3_LC_15_16_7 { u_core.u_gpio_core.lb_002c_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_002c_reg[3] }
clb_pack LT_15_16 { u_core.u_gpio_core.lb_002c_reg_23_LC_15_16_0, u_core.u_gpio_core.lb_002c_reg_24_LC_15_16_1, u_core.u_gpio_core.lb_002c_reg_25_LC_15_16_2, u_core.u_gpio_core.lb_002c_reg_26_LC_15_16_3, u_core.u_gpio_core.lb_002c_reg_27_LC_15_16_4, u_core.u_gpio_core.lb_002c_reg_9_LC_15_16_5, u_core.u_gpio_core.lb_002c_reg_29_LC_15_16_6, u_core.u_gpio_core.lb_002c_reg_3_LC_15_16_7 }
set_location LT_15_16 15 16
ble_pack u_core.u_gpio_core.lb_0098_reg_18_LC_15_17_0 { u_core.u_gpio_core.lb_0098_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[18] }
ble_pack u_core.u_gpio_core.lb_0098_reg_19_LC_15_17_1 { u_core.u_gpio_core.lb_0098_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[19] }
ble_pack u_core.u_gpio_core.lb_0098_reg_2_LC_15_17_2 { u_core.u_gpio_core.lb_0098_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[2] }
ble_pack u_core.u_gpio_core.lb_0098_reg_27_LC_15_17_3 { u_core.u_gpio_core.lb_0098_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[27] }
ble_pack u_core.u_gpio_core.lb_0098_reg_21_LC_15_17_4 { u_core.u_gpio_core.lb_0098_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[21] }
ble_pack u_core.u_gpio_core.lb_0098_reg_22_LC_15_17_5 { u_core.u_gpio_core.lb_0098_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[22] }
ble_pack u_core.u_gpio_core.lb_0098_reg_23_LC_15_17_6 { u_core.u_gpio_core.lb_0098_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[23] }
ble_pack u_core.u_gpio_core.lb_0098_reg_24_LC_15_17_7 { u_core.u_gpio_core.lb_0098_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0098_reg[24] }
clb_pack LT_15_17 { u_core.u_gpio_core.lb_0098_reg_18_LC_15_17_0, u_core.u_gpio_core.lb_0098_reg_19_LC_15_17_1, u_core.u_gpio_core.lb_0098_reg_2_LC_15_17_2, u_core.u_gpio_core.lb_0098_reg_27_LC_15_17_3, u_core.u_gpio_core.lb_0098_reg_21_LC_15_17_4, u_core.u_gpio_core.lb_0098_reg_22_LC_15_17_5, u_core.u_gpio_core.lb_0098_reg_23_LC_15_17_6, u_core.u_gpio_core.lb_0098_reg_24_LC_15_17_7 }
set_location LT_15_17 15 17
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_25_LC_15_18_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[25] }
ble_pack u_core.u_gpio_core.lb_008c_reg_25_LC_15_18_1 { u_core.u_gpio_core.lb_008c_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[25] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_26_LC_15_18_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[26] }
ble_pack u_core.u_gpio_core.lb_008c_reg_26_LC_15_18_3 { u_core.u_gpio_core.lb_008c_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[26] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_27_LC_15_18_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[27] }
ble_pack u_core.u_gpio_core.lb_008c_reg_27_LC_15_18_5 { u_core.u_gpio_core.lb_008c_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[27] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_9_28_LC_15_18_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_9[28] }
ble_pack u_core.u_gpio_core.lb_008c_reg_28_LC_15_18_7 { u_core.u_gpio_core.lb_008c_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[28] }
clb_pack LT_15_18 { u_core.u_gpio_core.lb_rd_d_1_RNO_9_25_LC_15_18_0, u_core.u_gpio_core.lb_008c_reg_25_LC_15_18_1, u_core.u_gpio_core.lb_rd_d_1_RNO_9_26_LC_15_18_2, u_core.u_gpio_core.lb_008c_reg_26_LC_15_18_3, u_core.u_gpio_core.lb_rd_d_1_RNO_9_27_LC_15_18_4, u_core.u_gpio_core.lb_008c_reg_27_LC_15_18_5, u_core.u_gpio_core.lb_rd_d_1_RNO_9_28_LC_15_18_6, u_core.u_gpio_core.lb_008c_reg_28_LC_15_18_7 }
set_location LT_15_18 15 18
ble_pack u_core.u_gpio_core.lb_009c_reg_23_LC_15_19_0 { u_core.u_gpio_core.lb_009c_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[23] }
ble_pack u_core.u_gpio_core.lb_009c_reg_24_LC_15_19_1 { u_core.u_gpio_core.lb_009c_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[24] }
ble_pack u_core.u_gpio_core.lb_009c_reg_25_LC_15_19_2 { u_core.u_gpio_core.lb_009c_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[25] }
ble_pack u_core.u_gpio_core.lb_009c_reg_26_LC_15_19_3 { u_core.u_gpio_core.lb_009c_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[26] }
ble_pack u_core.u_gpio_core.lb_009c_reg_27_LC_15_19_4 { u_core.u_gpio_core.lb_009c_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[27] }
ble_pack u_core.u_gpio_core.lb_009c_reg_28_LC_15_19_5 { u_core.u_gpio_core.lb_009c_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[28] }
ble_pack u_core.u_gpio_core.lb_009c_reg_3_LC_15_19_6 { u_core.u_gpio_core.lb_009c_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[3] }
ble_pack u_core.u_gpio_core.lb_009c_reg_30_LC_15_19_7 { u_core.u_gpio_core.lb_009c_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_009c_reg[30] }
clb_pack LT_15_19 { u_core.u_gpio_core.lb_009c_reg_23_LC_15_19_0, u_core.u_gpio_core.lb_009c_reg_24_LC_15_19_1, u_core.u_gpio_core.lb_009c_reg_25_LC_15_19_2, u_core.u_gpio_core.lb_009c_reg_26_LC_15_19_3, u_core.u_gpio_core.lb_009c_reg_27_LC_15_19_4, u_core.u_gpio_core.lb_009c_reg_28_LC_15_19_5, u_core.u_gpio_core.lb_009c_reg_3_LC_15_19_6, u_core.u_gpio_core.lb_009c_reg_30_LC_15_19_7 }
set_location LT_15_19 15 19
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_21_LC_15_20_0 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[21] }
ble_pack u_core.u_gpio_core.lb_0090_reg_21_LC_15_20_1 { u_core.u_gpio_core.lb_0090_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[21] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_23_LC_15_20_2 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[23] }
ble_pack u_core.u_gpio_core.lb_0090_reg_23_LC_15_20_3 { u_core.u_gpio_core.lb_0090_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[23] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_25_LC_15_20_4 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[25] }
ble_pack u_core.u_gpio_core.lb_0090_reg_25_LC_15_20_5 { u_core.u_gpio_core.lb_0090_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[25] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_27_LC_15_20_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[27] }
ble_pack u_core.u_gpio_core.lb_0090_reg_27_LC_15_20_7 { u_core.u_gpio_core.lb_0090_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[27] }
clb_pack LT_15_20 { u_core.u_gpio_core.lb_rd_d_1_RNO_5_21_LC_15_20_0, u_core.u_gpio_core.lb_0090_reg_21_LC_15_20_1, u_core.u_gpio_core.lb_rd_d_1_RNO_5_23_LC_15_20_2, u_core.u_gpio_core.lb_0090_reg_23_LC_15_20_3, u_core.u_gpio_core.lb_rd_d_1_RNO_5_25_LC_15_20_4, u_core.u_gpio_core.lb_0090_reg_25_LC_15_20_5, u_core.u_gpio_core.lb_rd_d_1_RNO_5_27_LC_15_20_6, u_core.u_gpio_core.lb_0090_reg_27_LC_15_20_7 }
set_location LT_15_20 15 20
ble_pack u_mesa_pi_spi.miso_sr_rst_16_LC_16_1_0 { u_mesa_pi_spi.miso_sr_rst_16_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_16 }
clb_pack LT_16_1 { u_mesa_pi_spi.miso_sr_rst_16_LC_16_1_0 }
set_location LT_16_1 16 1
ble_pack u_mesa_pi_spi.miso_sr_24_LC_16_2_0 { u_mesa_pi_spi.miso_sr_RNO[24], u_mesa_pi_spi.miso_sr[24] }
clb_pack LT_16_2 { u_mesa_pi_spi.miso_sr_24_LC_16_2_0 }
set_location LT_16_2 16 2
ble_pack u_mesa_pi_spi.miso_sr_26_LC_16_3_0 { u_mesa_pi_spi.miso_sr_RNO[26], u_mesa_pi_spi.miso_sr[26] }
clb_pack LT_16_3 { u_mesa_pi_spi.miso_sr_26_LC_16_3_0 }
set_location LT_16_3 16 3
ble_pack u_mesa_pi_spi.miso_sr_rst_3_RNIPMM9_LC_16_4_1 { u_mesa_pi_spi.miso_sr_rst_3_RNIPMM9 }
ble_pack u_mesa_pi_spi.miso_sr_27_LC_16_4_2 { u_mesa_pi_spi.miso_sr_RNO[27], u_mesa_pi_spi.miso_sr[27] }
ble_pack u_core.u_sump2.proc_trig_trigger_and6_0_I_9_c_RNO_LC_16_4_3 { u_core.u_sump2.proc_trig.trigger_and6_0_I_9_c_RNO }
ble_pack u_mesa_pi_spi.bit_cnt_RNIDUPD_1_LC_16_4_4 { u_mesa_pi_spi.bit_cnt_RNIDUPD[1] }
ble_pack u_mesa_pi_spi.miso_shift_en_RNIBVTQ_LC_16_4_5 { u_mesa_pi_spi.miso_shift_en_RNIBVTQ }
ble_pack u_mesa_pi_spi.nib_sr_sbtinv_2_LC_16_4_6 { u_mesa_pi_spi.nib_sr_sbtinv[2] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_0_LC_16_4_7 { u_mesa_pi_spi.miso_sr_RNO_0[0] }
clb_pack LT_16_4 { u_mesa_pi_spi.miso_sr_rst_3_RNIPMM9_LC_16_4_1, u_mesa_pi_spi.miso_sr_27_LC_16_4_2, u_core.u_sump2.proc_trig_trigger_and6_0_I_9_c_RNO_LC_16_4_3, u_mesa_pi_spi.bit_cnt_RNIDUPD_1_LC_16_4_4, u_mesa_pi_spi.miso_shift_en_RNIBVTQ_LC_16_4_5, u_mesa_pi_spi.nib_sr_sbtinv_2_LC_16_4_6, u_mesa_pi_spi.miso_sr_RNO_0_0_LC_16_4_7 }
set_location LT_16_4 16 4
ble_pack u_mesa_pi_spi.rdy_loc_LC_16_5_0 { u_mesa_pi_spi.bit_cnt_RNIDUPD_1_u_mesa_pi_spi.rdy_loc_REP_LUT4_0, u_mesa_pi_spi.rdy_loc }
ble_pack u_mesa_pi_spi.bit_cnt_1_LC_16_5_1 { u_mesa_pi_spi.bit_cnt_RNO[1], u_mesa_pi_spi.bit_cnt[1] }
ble_pack u_mesa_pi_spi.bit_cnt_0_LC_16_5_2 { u_mesa_pi_spi.bit_cnt_RNO[0], u_mesa_pi_spi.bit_cnt[0] }
clb_pack LT_16_5 { u_mesa_pi_spi.rdy_loc_LC_16_5_0, u_mesa_pi_spi.bit_cnt_1_LC_16_5_1, u_mesa_pi_spi.bit_cnt_0_LC_16_5_2 }
set_location LT_16_5 16 5
ble_pack u_core.u_sump2.ram_rd_d_13_LC_16_6_0 { u_core.u_sump2.ram_rd_d_RNO[13], u_core.u_sump2.ram_rd_d[13] }
ble_pack u_core.u_sump2.b_do_p1_13_LC_16_6_1 { u_core.u_sump2.b_do_p1_13_THRU_LUT4_0, u_core.u_sump2.b_do_p1[13] }
ble_pack u_core.u_sump2.b_do_p1_45_LC_16_6_2 { u_core.u_sump2.b_do_p1_45_THRU_LUT4_0, u_core.u_sump2.b_do_p1[45] }
ble_pack u_core.lb_rd_rdy_LC_16_6_3 { u_core.lb_rd_rdy_RNO, u_core.lb_rd_rdy }
ble_pack u_core.u_sump2.b_do_0_29_LC_16_6_4 { u_core.u_sump2.b_do_0_29_THRU_LUT4_0, u_core.u_sump2.b_do_0[29] }
ble_pack u_core.u_sump2.b_do_13_LC_16_6_5 { u_core.u_sump2.b_do_13_THRU_LUT4_0, u_core.u_sump2.b_do[13] }
ble_pack u_core.u_sump2.lb_rd_d_13_LC_16_6_7 { u_core.u_sump2.lb_rd_d_RNO[13], u_core.u_sump2.lb_rd_d[13] }
clb_pack LT_16_6 { u_core.u_sump2.ram_rd_d_13_LC_16_6_0, u_core.u_sump2.b_do_p1_13_LC_16_6_1, u_core.u_sump2.b_do_p1_45_LC_16_6_2, u_core.lb_rd_rdy_LC_16_6_3, u_core.u_sump2.b_do_0_29_LC_16_6_4, u_core.u_sump2.b_do_13_LC_16_6_5, u_core.u_sump2.lb_rd_d_13_LC_16_6_7 }
set_location LT_16_6 16 6
ble_pack u_core.u_sump2.ram_rd_d_12_LC_16_7_0 { u_core.u_sump2.ram_rd_d_RNO[12], u_core.u_sump2.ram_rd_d[12] }
ble_pack u_core.u_sump2.b_do_p1_12_LC_16_7_1 { u_core.u_sump2.b_do_p1_12_THRU_LUT4_0, u_core.u_sump2.b_do_p1[12] }
ble_pack u_core.u_sump2.ram_rd_d_15_LC_16_7_2 { u_core.u_sump2.ram_rd_d_RNO[15], u_core.u_sump2.ram_rd_d[15] }
ble_pack u_core.u_sump2.b_do_12_LC_16_7_3 { u_core.u_sump2.b_do_12_THRU_LUT4_0, u_core.u_sump2.b_do[12] }
ble_pack u_core.u_sump2.b_do_10_LC_16_7_4 { u_core.u_sump2.b_do_10_THRU_LUT4_0, u_core.u_sump2.b_do[10] }
ble_pack u_core.u_sump2.complete_jk_p1_LC_16_7_6 { u_core.u_sump2.complete_jk_p1_THRU_LUT4_0, u_core.u_sump2.complete_jk_p1 }
ble_pack u_core.u_sump2.ctrl_rd_page_p1_1_LC_16_7_7 { u_core.u_sump2.ctrl_rd_page_p1_1_THRU_LUT4_0, u_core.u_sump2.ctrl_rd_page_p1[1] }
clb_pack LT_16_7 { u_core.u_sump2.ram_rd_d_12_LC_16_7_0, u_core.u_sump2.b_do_p1_12_LC_16_7_1, u_core.u_sump2.ram_rd_d_15_LC_16_7_2, u_core.u_sump2.b_do_12_LC_16_7_3, u_core.u_sump2.b_do_10_LC_16_7_4, u_core.u_sump2.complete_jk_p1_LC_16_7_6, u_core.u_sump2.ctrl_rd_page_p1_1_LC_16_7_7 }
set_location LT_16_7 16 7
ble_pack u_core.lb_rd_d_RNO_0_17_LC_16_8_0 { u_core.lb_rd_d_RNO_0[17] }
ble_pack u_core.lb_rd_d_RNO_0_13_LC_16_8_1 { u_core.lb_rd_d_RNO_0[13] }
ble_pack u_core.lb_rd_d_7_LC_16_8_2 { u_core.lb_rd_d_RNO[7], u_core.lb_rd_d[7] }
ble_pack u_core.lb_rd_d_RNO_0_9_LC_16_8_3 { u_core.lb_rd_d_RNO_0[9] }
ble_pack u_core.lb_rd_d_9_LC_16_8_4 { u_core.lb_rd_d_RNO[9], u_core.lb_rd_d[9] }
ble_pack u_core.u_sump2.b_do_14_LC_16_8_5 { u_core.u_sump2.b_do_14_THRU_LUT4_0, u_core.u_sump2.b_do[14] }
ble_pack u_core.u_sump2.lb_rd_d_9_LC_16_8_6 { u_core.u_sump2.lb_rd_d_RNO[9], u_core.u_sump2.lb_rd_d[9] }
ble_pack u_core.u_sump2.b_do_8_LC_16_8_7 { u_core.u_sump2.b_do_8_THRU_LUT4_0, u_core.u_sump2.b_do[8] }
clb_pack LT_16_8 { u_core.lb_rd_d_RNO_0_17_LC_16_8_0, u_core.lb_rd_d_RNO_0_13_LC_16_8_1, u_core.lb_rd_d_7_LC_16_8_2, u_core.lb_rd_d_RNO_0_9_LC_16_8_3, u_core.lb_rd_d_9_LC_16_8_4, u_core.u_sump2.b_do_14_LC_16_8_5, u_core.u_sump2.lb_rd_d_9_LC_16_8_6, u_core.u_sump2.b_do_8_LC_16_8_7 }
set_location LT_16_8 16 8
ble_pack u_core.lb_rd_d_RNO_0_12_LC_16_9_0 { u_core.lb_rd_d_RNO_0[12] }
ble_pack u_core.lb_rd_d_12_LC_16_9_1 { u_core.lb_rd_d_RNO[12], u_core.lb_rd_d[12] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_4_LC_16_9_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.N_20_i, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[4] }
ble_pack u_core.u_sump2.lb_rd_d_RNO_0_4_LC_16_9_3 { u_core.u_sump2.lb_rd_d_RNO_0[4] }
ble_pack u_core.u_sump2.lb_rd_d_17_LC_16_9_4 { u_core.u_sump2.lb_rd_d_RNO[17], u_core.u_sump2.lb_rd_d[17] }
ble_pack u_core.u_sump2.lb_rd_d_6_LC_16_9_5 { u_core.u_sump2.lb_rd_d_RNO[6], u_core.u_sump2.lb_rd_d[6] }
ble_pack u_core.lb_rd_d_RNO_0_7_LC_16_9_6 { u_core.lb_rd_d_RNO_0[7] }
ble_pack u_core.u_sump2.lb_rd_d_12_LC_16_9_7 { u_core.u_sump2.lb_rd_d_RNO[12], u_core.u_sump2.lb_rd_d[12] }
clb_pack LT_16_9 { u_core.lb_rd_d_RNO_0_12_LC_16_9_0, u_core.lb_rd_d_12_LC_16_9_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_4_LC_16_9_2, u_core.u_sump2.lb_rd_d_RNO_0_4_LC_16_9_3, u_core.u_sump2.lb_rd_d_17_LC_16_9_4, u_core.u_sump2.lb_rd_d_6_LC_16_9_5, u_core.lb_rd_d_RNO_0_7_LC_16_9_6, u_core.u_sump2.lb_rd_d_12_LC_16_9_7 }
set_location LT_16_9 16 9
ble_pack u_core.u_sump2.lb_rd_d_25_LC_16_10_1 { u_core.u_sump2.lb_rd_d_RNO[25], u_core.u_sump2.lb_rd_d[25] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_1_0_LC_16_10_2 { u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_1[0] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIF2RO_4_LC_16_10_3 { u_core.u_sump2.ctrl_cmd_q_RNIF2RO[4] }
ble_pack u_core.u_sump2.ctrl_cmd_q_RNIOLI41_0_LC_16_10_4 { u_core.u_sump2.ctrl_cmd_q_RNIOLI41[0] }
ble_pack u_core.u_sump2.lb_rd_d_10_LC_16_10_5 { u_core.u_sump2.lb_rd_d_RNO[10], u_core.u_sump2.lb_rd_d[10] }
ble_pack u_core.lb_rd_d_25_LC_16_10_6 { u_core.lb_rd_d_RNO[25], u_core.lb_rd_d[25] }
ble_pack u_core.u_sump2.lb_rd_d_28_LC_16_10_7 { u_core.u_sump2.lb_rd_d_RNO[28], u_core.u_sump2.lb_rd_d[28] }
clb_pack LT_16_10 { u_core.u_sump2.lb_rd_d_25_LC_16_10_1, u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_1_0_LC_16_10_2, u_core.u_sump2.ctrl_cmd_q_RNIF2RO_4_LC_16_10_3, u_core.u_sump2.ctrl_cmd_q_RNIOLI41_0_LC_16_10_4, u_core.u_sump2.lb_rd_d_10_LC_16_10_5, u_core.lb_rd_d_25_LC_16_10_6, u_core.u_sump2.lb_rd_d_28_LC_16_10_7 }
set_location LT_16_10 16 10
ble_pack u_core.u_sump2.lb_rd_d_15_LC_16_11_0 { u_core.u_sump2.lb_rd_d_RNO[15], u_core.u_sump2.lb_rd_d[15] }
ble_pack u_core.lb_rd_d_11_LC_16_11_1 { u_core.lb_rd_d_RNO[11], u_core.lb_rd_d[11] }
ble_pack u_core.lb_rd_d_RNO_0_15_LC_16_11_2 { u_core.lb_rd_d_RNO_0[15] }
ble_pack u_core.lb_rd_d_15_LC_16_11_3 { u_core.lb_rd_d_RNO[15], u_core.lb_rd_d[15] }
ble_pack u_core.u_sump2.b_do_p1_50_LC_16_11_4 { u_core.u_sump2.b_do_p1_50_THRU_LUT4_0, u_core.u_sump2.b_do_p1[50] }
ble_pack u_core.u_sump2.lb_rd_d_18_LC_16_11_5 { u_core.u_sump2.lb_rd_d_RNO[18], u_core.u_sump2.lb_rd_d[18] }
ble_pack u_core.lb_rd_d_5_LC_16_11_6 { u_core.lb_rd_d_RNO[5], u_core.lb_rd_d[5] }
ble_pack u_core.u_sump2.ram_rd_d_18_LC_16_11_7 { u_core.u_sump2.ram_rd_d_RNO[18], u_core.u_sump2.ram_rd_d[18] }
clb_pack LT_16_11 { u_core.u_sump2.lb_rd_d_15_LC_16_11_0, u_core.lb_rd_d_11_LC_16_11_1, u_core.lb_rd_d_RNO_0_15_LC_16_11_2, u_core.lb_rd_d_15_LC_16_11_3, u_core.u_sump2.b_do_p1_50_LC_16_11_4, u_core.u_sump2.lb_rd_d_18_LC_16_11_5, u_core.lb_rd_d_5_LC_16_11_6, u_core.u_sump2.ram_rd_d_18_LC_16_11_7 }
set_location LT_16_11 16 11
ble_pack u_core.lb_rd_d_RNO_0_20_LC_16_12_0 { u_core.lb_rd_d_RNO_0[20] }
ble_pack u_core.lb_rd_d_20_LC_16_12_1 { u_core.lb_rd_d_RNO[20], u_core.lb_rd_d[20] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_0_LC_16_12_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1[0] }
ble_pack u_core.u_sump2.b_do_p1_53_LC_16_12_3 { u_core.u_sump2.b_do_p1_53_THRU_LUT4_0, u_core.u_sump2.b_do_p1[53] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_1_LC_16_12_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1[1] }
ble_pack u_core.u_sump2.lb_rd_d_21_LC_16_12_5 { u_core.u_sump2.lb_rd_d_RNO[21], u_core.u_sump2.lb_rd_d[21] }
ble_pack u_core.u_sump2.lb_rd_d_20_LC_16_12_6 { u_core.u_sump2.lb_rd_d_RNO[20], u_core.u_sump2.lb_rd_d[20] }
ble_pack u_core.lb_rd_d_22_LC_16_12_7 { u_core.lb_rd_d_RNO[22], u_core.lb_rd_d[22] }
clb_pack LT_16_12 { u_core.lb_rd_d_RNO_0_20_LC_16_12_0, u_core.lb_rd_d_20_LC_16_12_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_0_LC_16_12_2, u_core.u_sump2.b_do_p1_53_LC_16_12_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_1_LC_16_12_4, u_core.u_sump2.lb_rd_d_21_LC_16_12_5, u_core.u_sump2.lb_rd_d_20_LC_16_12_6, u_core.lb_rd_d_22_LC_16_12_7 }
set_location LT_16_12 16 12
ble_pack lb_wr_wide_LC_16_13_0 { lb_wr_wide_RNO, lb_wr_wide }
ble_pack lb_wr_p1_LC_16_13_1 { lb_wr_p1_THRU_LUT4_0, lb_wr_p1 }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_LC_16_13_2 { u_mesa_core.u_mesa2lb.lb_wr_RNO, u_mesa_core.u_mesa2lb.lb_wr }
ble_pack u_core.u_sump2.ram_rd_d_20_LC_16_13_3 { u_core.u_sump2.ram_rd_d_RNO[20], u_core.u_sump2.ram_rd_d[20] }
ble_pack u_core.u_sump2.b_do_p1_52_LC_16_13_4 { u_core.u_sump2.b_do_p1_52_THRU_LUT4_0, u_core.u_sump2.b_do_p1[52] }
ble_pack u_core.u_sump2.b_do_36_LC_16_13_5 { u_core.u_sump2.b_do_36_THRU_LUT4_0, u_core.u_sump2.b_do[36] }
ble_pack u_core.u_sump2.ram_rd_d_21_LC_16_13_6 { u_core.u_sump2.ram_rd_d_RNO[21], u_core.u_sump2.ram_rd_d[21] }
ble_pack u_core.lb_rd_d_RNO_0_21_LC_16_13_7 { u_core.lb_rd_d_RNO_0[21] }
clb_pack LT_16_13 { lb_wr_wide_LC_16_13_0, lb_wr_p1_LC_16_13_1, u_mesa_core.u_mesa2lb.lb_wr_LC_16_13_2, u_core.u_sump2.ram_rd_d_20_LC_16_13_3, u_core.u_sump2.b_do_p1_52_LC_16_13_4, u_core.u_sump2.b_do_36_LC_16_13_5, u_core.u_sump2.ram_rd_d_21_LC_16_13_6, u_core.lb_rd_d_RNO_0_21_LC_16_13_7 }
set_location LT_16_13 16 13
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_1_c_RNO_LC_16_14_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_1_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_0_LC_16_14_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_1_LC_16_14_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[1] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_7_LC_16_14_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_7_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[7] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_0_LC_16_14_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_27_c_RNO_LC_16_14_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_27_c_RNO }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_8_LC_16_14_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[8] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_9_LC_16_14_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[9] }
clb_pack LT_16_14 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_1_c_RNO_LC_16_14_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_0_LC_16_14_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_1_LC_16_14_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_7_LC_16_14_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_0_LC_16_14_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_27_c_RNO_LC_16_14_5, u_core.u_gpio_core.lb_rd_d_1_RNO_3_8_LC_16_14_6, u_core.u_gpio_core.lb_rd_d_1_RNO_3_9_LC_16_14_7 }
set_location LT_16_14 16 14
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_1_LC_16_15_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[1] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_6_LC_16_15_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_6_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[6] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_1_c_RNO_LC_16_15_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_1_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_27_c_RNO_LC_16_15_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_27_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_6_LC_16_15_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_6_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[6] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_7_LC_16_15_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_7_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[7] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_0_14_LC_16_15_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_0[14] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_26_LC_16_15_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[26] }
clb_pack LT_16_15 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_1_LC_16_15_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_6_LC_16_15_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_1_c_RNO_LC_16_15_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_27_c_RNO_LC_16_15_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_6_LC_16_15_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_7_LC_16_15_5, u_core.u_gpio_core.lb_rd_d_1_RNO_0_14_LC_16_15_6, u_core.u_gpio_core.lb_rd_d_1_RNO_5_26_LC_16_15_7 }
set_location LT_16_15 16 15
ble_pack u_core.u_gpio_core.lb_0090_reg_10_LC_16_16_0 { u_core.u_gpio_core.lb_0090_reg_10_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[10] }
ble_pack u_core.u_gpio_core.lb_0090_reg_12_LC_16_16_1 { u_core.u_gpio_core.lb_0090_reg_12_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[12] }
ble_pack u_core.u_gpio_core.lb_0090_reg_15_LC_16_16_2 { u_core.u_gpio_core.lb_0090_reg_15_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[15] }
ble_pack u_core.u_gpio_core.lb_0090_reg_16_LC_16_16_3 { u_core.u_gpio_core.lb_0090_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[16] }
ble_pack u_core.u_gpio_core.lb_0090_reg_18_LC_16_16_4 { u_core.u_gpio_core.lb_0090_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[18] }
ble_pack u_core.u_gpio_core.lb_0090_reg_2_LC_16_16_5 { u_core.u_gpio_core.lb_0090_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[2] }
ble_pack u_core.u_gpio_core.lb_0090_reg_24_LC_16_16_6 { u_core.u_gpio_core.lb_0090_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[24] }
ble_pack u_core.u_gpio_core.lb_0090_reg_26_LC_16_16_7 { u_core.u_gpio_core.lb_0090_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[26] }
clb_pack LT_16_16 { u_core.u_gpio_core.lb_0090_reg_10_LC_16_16_0, u_core.u_gpio_core.lb_0090_reg_12_LC_16_16_1, u_core.u_gpio_core.lb_0090_reg_15_LC_16_16_2, u_core.u_gpio_core.lb_0090_reg_16_LC_16_16_3, u_core.u_gpio_core.lb_0090_reg_18_LC_16_16_4, u_core.u_gpio_core.lb_0090_reg_2_LC_16_16_5, u_core.u_gpio_core.lb_0090_reg_24_LC_16_16_6, u_core.u_gpio_core.lb_0090_reg_26_LC_16_16_7 }
set_location LT_16_16 16 16
ble_pack u_core.u_gpio_core.lb_0090_reg_28_LC_16_17_0 { u_core.u_gpio_core.lb_0090_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[28] }
ble_pack u_core.u_gpio_core.lb_0090_reg_3_LC_16_17_1 { u_core.u_gpio_core.lb_0090_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[3] }
ble_pack u_core.u_gpio_core.lb_0090_reg_4_LC_16_17_2 { u_core.u_gpio_core.lb_0090_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[4] }
ble_pack u_core.u_gpio_core.lb_0090_reg_8_LC_16_17_3 { u_core.u_gpio_core.lb_0090_reg_8_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[8] }
ble_pack u_core.u_gpio_core.lb_0090_reg_9_LC_16_17_4 { u_core.u_gpio_core.lb_0090_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_0090_reg[9] }
clb_pack LT_16_17 { u_core.u_gpio_core.lb_0090_reg_28_LC_16_17_0, u_core.u_gpio_core.lb_0090_reg_3_LC_16_17_1, u_core.u_gpio_core.lb_0090_reg_4_LC_16_17_2, u_core.u_gpio_core.lb_0090_reg_8_LC_16_17_3, u_core.u_gpio_core.lb_0090_reg_9_LC_16_17_4 }
set_location LT_16_17 16 17
ble_pack u_core.u_gpio_core.lb_0080_reg_30_LC_16_18_0 { u_core.u_gpio_core.lb_0080_reg_30_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[30] }
ble_pack u_core.u_gpio_core.lb_0080_reg_31_LC_16_18_1 { u_core.u_gpio_core.lb_0080_reg_31_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[31] }
ble_pack u_core.u_gpio_core.lb_0080_reg_4_LC_16_18_2 { u_core.u_gpio_core.lb_0080_reg_4_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[4] }
ble_pack u_core.u_gpio_core.lb_0080_reg_5_LC_16_18_3 { u_core.u_gpio_core.lb_0080_reg_5_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[5] }
ble_pack u_core.u_gpio_core.lb_0080_reg_6_LC_16_18_4 { u_core.u_gpio_core.lb_0080_reg_6_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[6] }
ble_pack u_core.u_gpio_core.lb_0080_reg_7_LC_16_18_5 { u_core.u_gpio_core.lb_0080_reg_7_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[7] }
ble_pack u_core.u_gpio_core.lb_0080_reg_14_LC_16_18_6 { u_core.u_gpio_core.lb_0080_reg_14_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[14] }
ble_pack u_core.u_gpio_core.lb_0080_reg_9_LC_16_18_7 { u_core.u_gpio_core.lb_0080_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[9] }
clb_pack LT_16_18 { u_core.u_gpio_core.lb_0080_reg_30_LC_16_18_0, u_core.u_gpio_core.lb_0080_reg_31_LC_16_18_1, u_core.u_gpio_core.lb_0080_reg_4_LC_16_18_2, u_core.u_gpio_core.lb_0080_reg_5_LC_16_18_3, u_core.u_gpio_core.lb_0080_reg_6_LC_16_18_4, u_core.u_gpio_core.lb_0080_reg_7_LC_16_18_5, u_core.u_gpio_core.lb_0080_reg_14_LC_16_18_6, u_core.u_gpio_core.lb_0080_reg_9_LC_16_18_7 }
set_location LT_16_18 16 18
ble_pack u_core.lb_wr_d_p1_6_LC_16_19_0 { u_core.lb_wr_d_p1_6_THRU_LUT4_0, u_core.lb_wr_d_p1[6] }
ble_pack u_core.lb_wr_d_p1_7_LC_16_19_1 { u_core.lb_wr_d_p1_7_THRU_LUT4_0, u_core.lb_wr_d_p1[7] }
ble_pack u_core.lb_wr_d_p1_8_LC_16_19_2 { u_core.lb_wr_d_p1_8_THRU_LUT4_0, u_core.lb_wr_d_p1[8] }
ble_pack u_core.lb_wr_d_p1_9_LC_16_19_3 { u_core.lb_wr_d_p1_9_THRU_LUT4_0, u_core.lb_wr_d_p1[9] }
ble_pack lb_rd_wide_LC_16_19_4 { lb_rd_wide_RNO, lb_rd_wide }
ble_pack u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_0_LC_16_19_5 { u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[0] }
ble_pack u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_3_LC_16_19_6 { u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_3_LC_16_19_7 { u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[3] }
clb_pack LT_16_19 { u_core.lb_wr_d_p1_6_LC_16_19_0, u_core.lb_wr_d_p1_7_LC_16_19_1, u_core.lb_wr_d_p1_8_LC_16_19_2, u_core.lb_wr_d_p1_9_LC_16_19_3, lb_rd_wide_LC_16_19_4, u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_0_LC_16_19_5, u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_3_LC_16_19_6, u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_3_LC_16_19_7 }
set_location LT_16_19 16 19
ble_pack u_core.u_gpio_core.lb_008c_reg_9_LC_16_20_0 { u_core.u_gpio_core.lb_008c_reg_9_THRU_LUT4_0, u_core.u_gpio_core.lb_008c_reg[9] }
clb_pack LT_16_20 { u_core.u_gpio_core.lb_008c_reg_9_LC_16_20_0 }
set_location LT_16_20 16 20
ble_pack u_mesa_pi_spi.miso_sr_rst_6_LC_17_1_0 { u_mesa_pi_spi.miso_sr_rst_6_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_6 }
clb_pack LT_17_1 { u_mesa_pi_spi.miso_sr_rst_6_LC_17_1_0 }
set_location LT_17_1 17 1
ble_pack u_mesa_pi_spi.miso_sr_rst_18_LC_17_2_0 { u_mesa_pi_spi.miso_sr_rst_18_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_18 }
clb_pack LT_17_2 { u_mesa_pi_spi.miso_sr_rst_18_LC_17_2_0 }
set_location LT_17_2 17 2
ble_pack u_mesa_pi_spi.miso_sr_rst_11_LC_17_3_0 { u_mesa_pi_spi.miso_sr_rst_11_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_11 }
clb_pack LT_17_3 { u_mesa_pi_spi.miso_sr_rst_11_LC_17_3_0 }
set_location LT_17_3 17 3
ble_pack u_mesa_pi_spi.miso_sr_rst_13_LC_17_4_0 { u_mesa_pi_spi.miso_sr_rst_13_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_13 }
clb_pack LT_17_4 { u_mesa_pi_spi.miso_sr_rst_13_LC_17_4_0 }
set_location LT_17_4 17 4
ble_pack u_mesa_pi_spi.miso_sr_rst_27_LC_17_5_0 { u_mesa_pi_spi.miso_sr_rst_27_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_27 }
clb_pack LT_17_5 { u_mesa_pi_spi.miso_sr_rst_27_LC_17_5_0 }
set_location LT_17_5 17 5
ble_pack u_mesa_pi_spi.rd_d_xfer_0_LC_17_6_0 { u_mesa_pi_spi.rd_d_xfer_0_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[0] }
ble_pack u_mesa_pi_spi.rd_d_xfer_1_LC_17_6_1 { u_mesa_pi_spi.rd_d_xfer_1_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[1] }
ble_pack u_mesa_pi_spi.rd_d_xfer_2_LC_17_6_2 { u_mesa_pi_spi.rd_d_xfer_2_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[2] }
ble_pack u_mesa_pi_spi.rd_d_xfer_11_LC_17_6_3 { u_mesa_pi_spi.rd_d_xfer_11_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[11] }
ble_pack u_mesa_pi_spi.rd_d_xfer_12_LC_17_6_4 { u_mesa_pi_spi.rd_d_xfer_12_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[12] }
ble_pack u_mesa_pi_spi.rd_d_xfer_13_LC_17_6_5 { u_mesa_pi_spi.rd_d_xfer_13_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[13] }
ble_pack u_mesa_pi_spi.rd_d_xfer_14_LC_17_6_6 { u_mesa_pi_spi.rd_d_xfer_14_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[14] }
ble_pack u_mesa_pi_spi.rd_d_xfer_15_LC_17_6_7 { u_mesa_pi_spi.rd_d_xfer_15_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[15] }
clb_pack LT_17_6 { u_mesa_pi_spi.rd_d_xfer_0_LC_17_6_0, u_mesa_pi_spi.rd_d_xfer_1_LC_17_6_1, u_mesa_pi_spi.rd_d_xfer_2_LC_17_6_2, u_mesa_pi_spi.rd_d_xfer_11_LC_17_6_3, u_mesa_pi_spi.rd_d_xfer_12_LC_17_6_4, u_mesa_pi_spi.rd_d_xfer_13_LC_17_6_5, u_mesa_pi_spi.rd_d_xfer_14_LC_17_6_6, u_mesa_pi_spi.rd_d_xfer_15_LC_17_6_7 }
set_location LT_17_6 17 6
ble_pack u_core.lb_rd_d_14_LC_17_7_0 { u_core.lb_rd_d_RNO[14], u_core.lb_rd_d[14] }
ble_pack u_core.u_sump2.lb_rd_d_14_LC_17_7_1 { u_core.u_sump2.lb_rd_d_RNO[14], u_core.u_sump2.lb_rd_d[14] }
ble_pack u_core.u_sump2.ram_rd_d_14_LC_17_7_2 { u_core.u_sump2.ram_rd_d_RNO[14], u_core.u_sump2.ram_rd_d[14] }
ble_pack u_core.u_sump2.b_do_p1_14_LC_17_7_3 { u_core.u_sump2.b_do_p1_14_THRU_LUT4_0, u_core.u_sump2.b_do_p1[14] }
ble_pack u_core.lb_rd_d_13_LC_17_7_4 { u_core.lb_rd_d_RNO[13], u_core.lb_rd_d[13] }
ble_pack u_core.u_sump2.b_do_p1_15_LC_17_7_5 { u_core.u_sump2.b_do_p1_15_THRU_LUT4_0, u_core.u_sump2.b_do_p1[15] }
ble_pack u_core.u_sump2.b_do_p1_44_LC_17_7_6 { u_core.u_sump2.b_do_p1_44_THRU_LUT4_0, u_core.u_sump2.b_do_p1[44] }
ble_pack u_core.u_sump2.b_do_15_LC_17_7_7 { u_core.u_sump2.b_do_15_THRU_LUT4_0, u_core.u_sump2.b_do[15] }
clb_pack LT_17_7 { u_core.lb_rd_d_14_LC_17_7_0, u_core.u_sump2.lb_rd_d_14_LC_17_7_1, u_core.u_sump2.ram_rd_d_14_LC_17_7_2, u_core.u_sump2.b_do_p1_14_LC_17_7_3, u_core.lb_rd_d_13_LC_17_7_4, u_core.u_sump2.b_do_p1_15_LC_17_7_5, u_core.u_sump2.b_do_p1_44_LC_17_7_6, u_core.u_sump2.b_do_15_LC_17_7_7 }
set_location LT_17_7 17 7
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_16_LC_17_8_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_16_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[16] }
ble_pack u_core.lb_rd_d_17_LC_17_8_1 { u_core.lb_rd_d_RNO[17], u_core.lb_rd_d[17] }
ble_pack u_core.u_sump2.b_do_p1_42_LC_17_8_2 { u_core.u_sump2.b_do_p1_42_THRU_LUT4_0, u_core.u_sump2.b_do_p1[42] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_15_c_RNO_LC_17_8_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_15_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_14_LC_17_8_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[14], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[14] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_15_LC_17_8_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[15], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[15] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_9_c_RNO_LC_17_8_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c_RNO }
ble_pack u_core.u_sump2.b_do_p1_10_LC_17_8_7 { u_core.u_sump2.b_do_p1_10_THRU_LUT4_0, u_core.u_sump2.b_do_p1[10] }
clb_pack LT_17_8 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_16_LC_17_8_0, u_core.lb_rd_d_17_LC_17_8_1, u_core.u_sump2.b_do_p1_42_LC_17_8_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_15_c_RNO_LC_17_8_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_14_LC_17_8_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_15_LC_17_8_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_9_c_RNO_LC_17_8_6, u_core.u_sump2.b_do_p1_10_LC_17_8_7 }
set_location LT_17_8 17 8
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_5_LC_17_9_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m5_i, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[5] }
ble_pack u_core.u_sump2.ram_rd_d_10_LC_17_9_1 { u_core.u_sump2.ram_rd_d_RNO[10], u_core.u_sump2.ram_rd_d[10] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3__m8_0_a3_LC_17_9_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m8_0_a3 }
ble_pack u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_p1_LC_17_9_3 { u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_p1 }
ble_pack u_core.u_sump2.a_di_33_LC_17_9_4 { u_core.u_sump2.a_di_33_THRU_LUT4_0, u_core.u_sump2.a_di[33] }
ble_pack u_core.u_sump2.b_do_2_LC_17_9_5 { u_core.u_sump2.b_do_2_THRU_LUT4_0, u_core.u_sump2.b_do[2] }
ble_pack u_mesa_core.u_mesa2lb.header_jk_LC_17_9_6 { u_mesa_core.u_mesa2lb.header_jk_RNO, u_mesa_core.u_mesa2lb.header_jk }
ble_pack u_core.u_sump2.b_do_p1_48_LC_17_9_7 { u_core.u_sump2.b_do_p1_48_THRU_LUT4_0, u_core.u_sump2.b_do_p1[48] }
clb_pack LT_17_9 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_5_LC_17_9_0, u_core.u_sump2.ram_rd_d_10_LC_17_9_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3__m8_0_a3_LC_17_9_2, u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_p1_LC_17_9_3, u_core.u_sump2.a_di_33_LC_17_9_4, u_core.u_sump2.b_do_2_LC_17_9_5, u_mesa_core.u_mesa2lb.header_jk_LC_17_9_6, u_core.u_sump2.b_do_p1_48_LC_17_9_7 }
set_location LT_17_9 17 9
ble_pack u_core.u_sump2.b_do_33_LC_17_10_0 { u_core.u_sump2.b_do_33_THRU_LUT4_0, u_core.u_sump2.b_do[33] }
ble_pack u_core.u_sump2.lb_rd_d_16_LC_17_10_1 { u_core.u_sump2.lb_rd_d_RNO[16], u_core.u_sump2.lb_rd_d[16] }
ble_pack u_core.u_sump2.ram_rd_d_16_LC_17_10_2 { u_core.u_sump2.ram_rd_d_RNO[16], u_core.u_sump2.ram_rd_d[16] }
ble_pack u_core.u_sump2.b_do_p1_43_LC_17_10_3 { u_core.u_sump2.b_do_p1_43_THRU_LUT4_0, u_core.u_sump2.b_do_p1[43] }
ble_pack u_core.u_sump2.b_do_p1_11_LC_17_10_4 { u_core.u_sump2.b_do_p1_11_THRU_LUT4_0, u_core.u_sump2.b_do_p1[11] }
ble_pack u_core.u_sump2.b_do_37_LC_17_10_5 { u_core.u_sump2.b_do_37_THRU_LUT4_0, u_core.u_sump2.b_do[37] }
ble_pack u_core.u_sump2.ram_rd_d_17_LC_17_10_6 { u_core.u_sump2.ram_rd_d_RNO[17], u_core.u_sump2.ram_rd_d[17] }
ble_pack u_core.u_sump2.b_do_p1_49_LC_17_10_7 { u_core.u_sump2.b_do_p1_49_THRU_LUT4_0, u_core.u_sump2.b_do_p1[49] }
clb_pack LT_17_10 { u_core.u_sump2.b_do_33_LC_17_10_0, u_core.u_sump2.lb_rd_d_16_LC_17_10_1, u_core.u_sump2.ram_rd_d_16_LC_17_10_2, u_core.u_sump2.b_do_p1_43_LC_17_10_3, u_core.u_sump2.b_do_p1_11_LC_17_10_4, u_core.u_sump2.b_do_37_LC_17_10_5, u_core.u_sump2.ram_rd_d_17_LC_17_10_6, u_core.u_sump2.b_do_p1_49_LC_17_10_7 }
set_location LT_17_10 17 10
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_13_LC_17_11_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_13_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[13] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_13_LC_17_11_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[13], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[13] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_0_LC_17_11_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_1_LC_17_11_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[1] }
ble_pack u_core.u_sump2.ram_rd_d_11_LC_17_11_4 { u_core.u_sump2.ram_rd_d_RNO[11], u_core.u_sump2.ram_rd_d[11] }
ble_pack u_mesa_core.u_mesa2lb.lb_rd_fsm_0_LC_17_11_5 { u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[0], u_mesa_core.u_mesa2lb.lb_rd_fsm[0] }
ble_pack u_mesa_core.u_mesa2lb.lb_rd_fsm_4_LC_17_11_6 { u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[4], u_mesa_core.u_mesa2lb.lb_rd_fsm[4] }
ble_pack u_core.u_sump2.lb_rd_d_11_LC_17_11_7 { u_core.u_sump2.lb_rd_d_RNO[11], u_core.u_sump2.lb_rd_d[11] }
clb_pack LT_17_11 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_13_LC_17_11_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_13_LC_17_11_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_0_LC_17_11_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_1_LC_17_11_3, u_core.u_sump2.ram_rd_d_11_LC_17_11_4, u_mesa_core.u_mesa2lb.lb_rd_fsm_0_LC_17_11_5, u_mesa_core.u_mesa2lb.lb_rd_fsm_4_LC_17_11_6, u_core.u_sump2.lb_rd_d_11_LC_17_11_7 }
set_location LT_17_11 17 11
ble_pack u_mesa_pi_spi.miso_sr_RNI958G_17_LC_17_12_1 { u_mesa_pi_spi.miso_sr_RNI958G[17] }
ble_pack u_mesa_pi_spi.miso_sr_17_LC_17_12_2 { u_mesa_pi_spi.miso_sr_RNO[17], u_mesa_pi_spi.miso_sr[17] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI2SE51_0_LC_17_12_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI2SE51[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI57SU_0_LC_17_12_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI57SU[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_RNIN1JN_0_LC_17_12_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_RNIN1JN[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3__m4_0_a3_LC_17_12_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m4_0_a3 }
clb_pack LT_17_12 { u_mesa_pi_spi.miso_sr_RNI958G_17_LC_17_12_1, u_mesa_pi_spi.miso_sr_17_LC_17_12_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI2SE51_0_LC_17_12_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI57SU_0_LC_17_12_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_RNIN1JN_0_LC_17_12_6, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3__m4_0_a3_LC_17_12_7 }
set_location LT_17_12 17 12
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_1_c_LC_17_13_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_1_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_9_c_LC_17_13_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_9_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_15_c_LC_17_13_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_15_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_27_c_LC_17_13_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_27_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_21_c_LC_17_13_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_21_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_33_c_LC_17_13_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_THRU_LUT4_0_LC_17_13_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_THRU_LUT4_0 }
ble_pack u_core.lb_wr_d_p1_23_LC_17_13_7 { u_core.lb_wr_d_p1_23_THRU_LUT4_0, u_core.lb_wr_d_p1[23] }
clb_pack LT_17_13 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_1_c_LC_17_13_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_9_c_LC_17_13_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_15_c_LC_17_13_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_27_c_LC_17_13_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_21_c_LC_17_13_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_33_c_LC_17_13_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_THRU_LUT4_0_LC_17_13_6, u_core.lb_wr_d_p1_23_LC_17_13_7 }
set_location LT_17_13 17 13
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_15_c_RNO_LC_17_14_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_15_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_4_LC_17_14_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_4_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[4] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_9_c_RNO_LC_17_14_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_9_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_15_c_RNO_LC_17_14_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_15_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_4_LC_17_14_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_4_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[4] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_5_LC_17_14_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_5_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[5] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_12_LC_17_14_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[12] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_3_24_LC_17_14_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_3[24] }
clb_pack LT_17_14 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_15_c_RNO_LC_17_14_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_4_LC_17_14_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_9_c_RNO_LC_17_14_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_15_c_RNO_LC_17_14_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_4_LC_17_14_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_5_LC_17_14_5, u_core.u_gpio_core.lb_rd_d_1_RNO_3_12_LC_17_14_6, u_core.u_gpio_core.lb_rd_d_1_RNO_3_24_LC_17_14_7 }
set_location LT_17_14 17 14
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_0_LC_17_15_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[0], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[0], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_1_LC_17_15_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[1], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[1], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[1] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_2_LC_17_15_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[2], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[2], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[2] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_3_LC_17_15_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[3], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[3], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[3] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_4_LC_17_15_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[4], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[4], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[4] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_5_LC_17_15_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[5], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[5], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[5] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_6_LC_17_15_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[6], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[6], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[6] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_7_LC_17_15_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[7], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[7], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[7] }
clb_pack LT_17_15 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_0_LC_17_15_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_1_LC_17_15_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_2_LC_17_15_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_3_LC_17_15_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_4_LC_17_15_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_5_LC_17_15_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_6_LC_17_15_6, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_7_LC_17_15_7 }
set_location LT_17_15 17 15
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_8_LC_17_16_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[8], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[8], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[8] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_9_LC_17_16_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[9], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[9], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[9] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_10_LC_17_16_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[10], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[10], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[10] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_11_LC_17_16_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[11], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[11] }
clb_pack LT_17_16 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_8_LC_17_16_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_9_LC_17_16_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_10_LC_17_16_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_11_LC_17_16_3 }
set_location LT_17_16 17 16
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_21_c_RNO_LC_17_17_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_21_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_8_LC_17_17_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_8_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[8] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_9_LC_17_17_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_9_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[9] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_21_c_RNO_LC_17_17_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_21_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_8_LC_17_17_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_8_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[8] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_9_LC_17_17_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_9_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[9] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_1_16_LC_17_17_6 { u_core.u_gpio_core.lb_rd_d_1_RNO_1[16] }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_5_28_LC_17_17_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_5[28] }
clb_pack LT_17_17 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_21_c_RNO_LC_17_17_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_8_LC_17_17_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_9_LC_17_17_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_21_c_RNO_LC_17_17_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_8_LC_17_17_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_9_LC_17_17_5, u_core.u_gpio_core.lb_rd_d_1_RNO_1_16_LC_17_17_6, u_core.u_gpio_core.lb_rd_d_1_RNO_5_28_LC_17_17_7 }
set_location LT_17_17 17 17
ble_pack u_core.u_gpio_core.lb_0080_reg_23_LC_17_18_0 { u_core.u_gpio_core.lb_0080_reg_23_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[23] }
ble_pack u_core.u_gpio_core.lb_0080_reg_24_LC_17_18_1 { u_core.u_gpio_core.lb_0080_reg_24_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[24] }
ble_pack u_core.u_gpio_core.lb_0080_reg_25_LC_17_18_2 { u_core.u_gpio_core.lb_0080_reg_25_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[25] }
ble_pack u_core.u_gpio_core.lb_0080_reg_26_LC_17_18_3 { u_core.u_gpio_core.lb_0080_reg_26_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[26] }
ble_pack u_core.u_gpio_core.lb_0080_reg_27_LC_17_18_4 { u_core.u_gpio_core.lb_0080_reg_27_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[27] }
ble_pack u_core.u_gpio_core.lb_0080_reg_28_LC_17_18_5 { u_core.u_gpio_core.lb_0080_reg_28_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[28] }
ble_pack u_core.u_gpio_core.lb_0080_reg_29_LC_17_18_6 { u_core.u_gpio_core.lb_0080_reg_29_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[29] }
ble_pack u_core.u_gpio_core.lb_0080_reg_3_LC_17_18_7 { u_core.u_gpio_core.lb_0080_reg_3_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[3] }
clb_pack LT_17_18 { u_core.u_gpio_core.lb_0080_reg_23_LC_17_18_0, u_core.u_gpio_core.lb_0080_reg_24_LC_17_18_1, u_core.u_gpio_core.lb_0080_reg_25_LC_17_18_2, u_core.u_gpio_core.lb_0080_reg_26_LC_17_18_3, u_core.u_gpio_core.lb_0080_reg_27_LC_17_18_4, u_core.u_gpio_core.lb_0080_reg_28_LC_17_18_5, u_core.u_gpio_core.lb_0080_reg_29_LC_17_18_6, u_core.u_gpio_core.lb_0080_reg_3_LC_17_18_7 }
set_location LT_17_18 17 18
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_6_LC_17_19_0 { u_mesa_core.u_mesa2lb.lb_wr_d_6_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[6] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_7_LC_17_19_1 { u_mesa_core.u_mesa2lb.lb_wr_d_7_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[7] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_8_LC_17_19_2 { u_mesa_core.u_mesa2lb.lb_wr_d_8_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[8] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_9_LC_17_19_3 { u_mesa_core.u_mesa2lb.lb_wr_d_9_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[9] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_26_LC_17_19_4 { u_mesa_core.u_mesa2lb.lb_wr_d_26_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[26] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_3_LC_17_19_5 { u_mesa_core.u_mesa2lb.lb_wr_d_3_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[3] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_30_LC_17_19_7 { u_mesa_core.u_mesa2lb.lb_wr_d_30_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[30] }
clb_pack LT_17_19 { u_mesa_core.u_mesa2lb.lb_wr_d_6_LC_17_19_0, u_mesa_core.u_mesa2lb.lb_wr_d_7_LC_17_19_1, u_mesa_core.u_mesa2lb.lb_wr_d_8_LC_17_19_2, u_mesa_core.u_mesa2lb.lb_wr_d_9_LC_17_19_3, u_mesa_core.u_mesa2lb.lb_wr_d_26_LC_17_19_4, u_mesa_core.u_mesa2lb.lb_wr_d_3_LC_17_19_5, u_mesa_core.u_mesa2lb.lb_wr_d_30_LC_17_19_7 }
set_location LT_17_19 17 19
ble_pack u_core.lb_wr_d_p1_27_LC_17_20_0 { u_core.lb_wr_d_p1_27_THRU_LUT4_0, u_core.lb_wr_d_p1[27] }
ble_pack u_core.lb_wr_d_p1_28_LC_17_20_1 { u_core.lb_wr_d_p1_28_THRU_LUT4_0, u_core.lb_wr_d_p1[28] }
ble_pack u_core.lb_wr_d_p1_29_LC_17_20_2 { u_core.lb_wr_d_p1_29_THRU_LUT4_0, u_core.lb_wr_d_p1[29] }
ble_pack u_core.lb_wr_d_p1_3_LC_17_20_3 { u_core.lb_wr_d_p1_3_THRU_LUT4_0, u_core.lb_wr_d_p1[3] }
ble_pack u_core.lb_wr_d_p1_30_LC_17_20_4 { u_core.lb_wr_d_p1_30_THRU_LUT4_0, u_core.lb_wr_d_p1[30] }
ble_pack u_core.lb_wr_d_p1_31_LC_17_20_5 { u_core.lb_wr_d_p1_31_THRU_LUT4_0, u_core.lb_wr_d_p1[31] }
ble_pack u_core.lb_wr_d_p1_4_LC_17_20_6 { u_core.lb_wr_d_p1_4_THRU_LUT4_0, u_core.lb_wr_d_p1[4] }
ble_pack u_core.lb_wr_d_p1_5_LC_17_20_7 { u_core.lb_wr_d_p1_5_THRU_LUT4_0, u_core.lb_wr_d_p1[5] }
clb_pack LT_17_20 { u_core.lb_wr_d_p1_27_LC_17_20_0, u_core.lb_wr_d_p1_28_LC_17_20_1, u_core.lb_wr_d_p1_29_LC_17_20_2, u_core.lb_wr_d_p1_3_LC_17_20_3, u_core.lb_wr_d_p1_30_LC_17_20_4, u_core.lb_wr_d_p1_31_LC_17_20_5, u_core.lb_wr_d_p1_4_LC_17_20_6, u_core.lb_wr_d_p1_5_LC_17_20_7 }
set_location LT_17_20 17 20
ble_pack u_mesa_pi_spi.miso_sr_rst_28_LC_18_1_0 { u_mesa_pi_spi.miso_sr_rst_28_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_28 }
clb_pack LT_18_1 { u_mesa_pi_spi.miso_sr_rst_28_LC_18_1_0 }
set_location LT_18_1 18 1
ble_pack u_mesa_pi_spi.miso_sr_rst_22_LC_18_2_0 { u_mesa_pi_spi.miso_sr_rst_22_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_22 }
clb_pack LT_18_2 { u_mesa_pi_spi.miso_sr_rst_22_LC_18_2_0 }
set_location LT_18_2 18 2
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_24_LC_18_3_0 { u_mesa_pi_spi.miso_sr_RNO_0[24] }
ble_pack u_mesa_pi_spi.miso_sr_rst_21_RNIP2JM_LC_18_3_1 { u_mesa_pi_spi.miso_sr_rst_21_RNIP2JM }
ble_pack u_mesa_pi_spi.miso_sr_9_LC_18_3_2 { u_mesa_pi_spi.miso_sr_RNO[9], u_mesa_pi_spi.miso_sr[9] }
ble_pack u_mesa_pi_spi.miso_sr_rst_6_RNO_LC_18_3_3 { u_mesa_pi_spi.miso_sr_rst_6_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_25_LC_18_3_4 { u_mesa_pi_spi.miso_sr_RNO_0[25] }
ble_pack u_mesa_pi_spi.miso_sr_rst_5_RNO_LC_18_3_5 { u_mesa_pi_spi.miso_sr_rst_5_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_26_LC_18_3_6 { u_mesa_pi_spi.miso_sr_RNO_0[26] }
ble_pack u_mesa_pi_spi.miso_sr_rst_4_RNO_LC_18_3_7 { u_mesa_pi_spi.miso_sr_rst_4_RNO }
clb_pack LT_18_3 { u_mesa_pi_spi.miso_sr_RNO_0_24_LC_18_3_0, u_mesa_pi_spi.miso_sr_rst_21_RNIP2JM_LC_18_3_1, u_mesa_pi_spi.miso_sr_9_LC_18_3_2, u_mesa_pi_spi.miso_sr_rst_6_RNO_LC_18_3_3, u_mesa_pi_spi.miso_sr_RNO_0_25_LC_18_3_4, u_mesa_pi_spi.miso_sr_rst_5_RNO_LC_18_3_5, u_mesa_pi_spi.miso_sr_RNO_0_26_LC_18_3_6, u_mesa_pi_spi.miso_sr_rst_4_RNO_LC_18_3_7 }
set_location LT_18_3 18 3
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_12_LC_18_4_0 { u_mesa_pi_spi.miso_sr_RNO_0[12] }
ble_pack u_mesa_pi_spi.miso_sr_rst_27_RNIPSIM_LC_18_4_1 { u_mesa_pi_spi.miso_sr_rst_27_RNIPSIM }
ble_pack u_mesa_pi_spi.miso_sr_3_LC_18_4_2 { u_mesa_pi_spi.miso_sr_RNO[3], u_mesa_pi_spi.miso_sr[3] }
ble_pack u_mesa_pi_spi.miso_sr_rst_18_RNO_LC_18_4_3 { u_mesa_pi_spi.miso_sr_rst_18_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_13_LC_18_4_4 { u_mesa_pi_spi.miso_sr_RNO_0[13] }
ble_pack u_mesa_pi_spi.miso_sr_rst_17_RNO_LC_18_4_5 { u_mesa_pi_spi.miso_sr_rst_17_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_14_LC_18_4_6 { u_mesa_pi_spi.miso_sr_RNO_0[14] }
ble_pack u_mesa_pi_spi.miso_sr_rst_16_RNO_LC_18_4_7 { u_mesa_pi_spi.miso_sr_rst_16_RNO }
clb_pack LT_18_4 { u_mesa_pi_spi.miso_sr_RNO_0_12_LC_18_4_0, u_mesa_pi_spi.miso_sr_rst_27_RNIPSIM_LC_18_4_1, u_mesa_pi_spi.miso_sr_3_LC_18_4_2, u_mesa_pi_spi.miso_sr_rst_18_RNO_LC_18_4_3, u_mesa_pi_spi.miso_sr_RNO_0_13_LC_18_4_4, u_mesa_pi_spi.miso_sr_rst_17_RNO_LC_18_4_5, u_mesa_pi_spi.miso_sr_RNO_0_14_LC_18_4_6, u_mesa_pi_spi.miso_sr_rst_16_RNO_LC_18_4_7 }
set_location LT_18_4 18 4
ble_pack u_mesa_pi_spi.miso_sr_rst_12_LC_18_5_0 { u_mesa_pi_spi.miso_sr_rst_12_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_12 }
clb_pack LT_18_5 { u_mesa_pi_spi.miso_sr_rst_12_LC_18_5_0 }
set_location LT_18_5 18 5
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO_0_0_LC_18_6_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO_0[0], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_1_LC_18_6_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[1], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[1], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[1] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_2_LC_18_6_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[2], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[2], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[2] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_3_LC_18_6_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[3], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[3], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[3] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_4_LC_18_6_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[4], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[4], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[4] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_5_LC_18_6_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[5], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[5], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[5] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_6_LC_18_6_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[6], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[6], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[6] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_7_LC_18_6_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[7], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[7], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[7] }
clb_pack LT_18_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO_0_0_LC_18_6_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_1_LC_18_6_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_2_LC_18_6_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_3_LC_18_6_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_4_LC_18_6_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_5_LC_18_6_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_6_LC_18_6_6, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_7_LC_18_6_7 }
set_location LT_18_6 18 6
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_8_LC_18_7_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[8], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[8], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[8] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_9_LC_18_7_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[9], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[9], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[9] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_10_LC_18_7_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[10], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[10], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[10] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_11_LC_18_7_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[11], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[11], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[11] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_12_LC_18_7_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[12], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[12], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[12] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_13_LC_18_7_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[13], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[13], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[13] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_14_LC_18_7_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[14], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[14], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[14] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_15_LC_18_7_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[15], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[15], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[15] }
clb_pack LT_18_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_8_LC_18_7_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_9_LC_18_7_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_10_LC_18_7_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_11_LC_18_7_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_12_LC_18_7_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_13_LC_18_7_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_14_LC_18_7_6, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_15_LC_18_7_7 }
set_location LT_18_7 18 7
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_16_LC_18_8_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[16], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[16] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_14_LC_18_8_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_14_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[14] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_9_LC_18_8_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_9_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[9] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_4_LC_18_8_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_4_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[4] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_5_LC_18_8_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_5_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[5] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_15_LC_18_8_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_15_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[15] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_12_LC_18_8_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_12_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[12] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_8_LC_18_8_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_8_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[8] }
clb_pack LT_18_8 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_16_LC_18_8_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_14_LC_18_8_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_9_LC_18_8_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_4_LC_18_8_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_5_LC_18_8_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_15_LC_18_8_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_12_LC_18_8_6, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_8_LC_18_8_7 }
set_location LT_18_8 18 8
ble_pack u_core.u_sump2.b_do_11_LC_18_9_0 { u_core.u_sump2.b_do_11_THRU_LUT4_0, u_core.u_sump2.b_do[11] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_21_c_RNO_LC_18_9_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_21_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_45_c_RNO_LC_18_9_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_45_c_RNO }
ble_pack u_core.u_sump2.b_do_32_LC_18_9_3 { u_core.u_sump2.b_do_32_THRU_LUT4_0, u_core.u_sump2.b_do[32] }
ble_pack u_core.u_sump2.b_do_p1_63_LC_18_9_4 { u_core.u_sump2.b_do_p1_63_THRU_LUT4_0, u_core.u_sump2.b_do_p1[63] }
ble_pack u_core.u_sump2.ram_rd_d_31_LC_18_9_5 { u_core.u_sump2.ram_rd_d_RNO[31], u_core.u_sump2.ram_rd_d[31] }
ble_pack u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_3_LC_18_9_6 { u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[3] }
ble_pack u_core.u_sump2.a_di_32_LC_18_9_7 { u_core.u_sump2.a_di_32_THRU_LUT4_0, u_core.u_sump2.a_di[32] }
clb_pack LT_18_9 { u_core.u_sump2.b_do_11_LC_18_9_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_21_c_RNO_LC_18_9_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_45_c_RNO_LC_18_9_2, u_core.u_sump2.b_do_32_LC_18_9_3, u_core.u_sump2.b_do_p1_63_LC_18_9_4, u_core.u_sump2.ram_rd_d_31_LC_18_9_5, u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_3_LC_18_9_6, u_core.u_sump2.a_di_32_LC_18_9_7 }
set_location LT_18_9 18 9
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_2_LC_18_10_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[2] }
ble_pack u_core.lb_rd_d_6_LC_18_10_1 { u_core.lb_rd_d_RNO[6], u_core.lb_rd_d[6] }
ble_pack lb_rd_rdy_p1_LC_18_10_2 { lb_rd_rdy_p1_THRU_LUT4_0, lb_rd_rdy_p1 }
ble_pack u_core.lb_rd_d_0_LC_18_10_3 { u_core.lb_rd_d_RNO[0], u_core.lb_rd_d[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_3_LC_18_10_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.N_3_i, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[3] }
ble_pack u_core.u_sump2.b_do_39_LC_18_10_5 { u_core.u_sump2.b_do_39_THRU_LUT4_0, u_core.u_sump2.b_do[39] }
ble_pack u_core.u_sump2.lb_rd_d_31_LC_18_10_6 { u_core.u_sump2.lb_rd_d_RNO[31], u_core.u_sump2.lb_rd_d[31] }
ble_pack u_core.u_gpio_core.gpio_pin_q_1_14_LC_18_10_7 { u_core.u_gpio_core.gpio_pin_q_1_14_THRU_LUT4_0, u_core.u_gpio_core.gpio_pin_q_1[14] }
clb_pack LT_18_10 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_2_LC_18_10_0, u_core.lb_rd_d_6_LC_18_10_1, lb_rd_rdy_p1_LC_18_10_2, u_core.lb_rd_d_0_LC_18_10_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_3_LC_18_10_4, u_core.u_sump2.b_do_39_LC_18_10_5, u_core.u_sump2.lb_rd_d_31_LC_18_10_6, u_core.u_gpio_core.gpio_pin_q_1_14_LC_18_10_7 }
set_location LT_18_10 18 10
ble_pack u_core.lb_rd_d_31_LC_18_11_0 { u_core.lb_rd_d_RNO[31], u_core.lb_rd_d[31] }
ble_pack u_core.lb_rd_d_16_LC_18_11_1 { u_core.lb_rd_d_RNO[16], u_core.lb_rd_d[16] }
ble_pack u_core.u_sump2.b_do_34_LC_18_11_2 { u_core.u_sump2.b_do_34_THRU_LUT4_0, u_core.u_sump2.b_do[34] }
ble_pack u_core.lb_rd_d_29_LC_18_11_3 { u_core.lb_rd_d_RNO[29], u_core.lb_rd_d[29] }
ble_pack u_core.u_sump2.lb_rd_d_29_LC_18_11_4 { u_core.u_sump2.lb_rd_d_RNO[29], u_core.u_sump2.lb_rd_d[29] }
ble_pack u_core.lb_rd_d_RNO_0_6_LC_18_11_5 { u_core.lb_rd_d_RNO_0[6] }
ble_pack u_mesa_core.u_mesa2lb.lb_rd_fsm_3_LC_18_11_6 { u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[3], u_mesa_core.u_mesa2lb.lb_rd_fsm[3] }
ble_pack u_core.lb_rd_d_RNO_0_18_LC_18_11_7 { u_core.lb_rd_d_RNO_0[18] }
clb_pack LT_18_11 { u_core.lb_rd_d_31_LC_18_11_0, u_core.lb_rd_d_16_LC_18_11_1, u_core.u_sump2.b_do_34_LC_18_11_2, u_core.lb_rd_d_29_LC_18_11_3, u_core.u_sump2.lb_rd_d_29_LC_18_11_4, u_core.lb_rd_d_RNO_0_6_LC_18_11_5, u_mesa_core.u_mesa2lb.lb_rd_fsm_3_LC_18_11_6, u_core.lb_rd_d_RNO_0_18_LC_18_11_7 }
set_location LT_18_11 18 11
ble_pack u_mesa_core.u_mesa2lb.rd_byte_rdy_LC_18_12_0 { u_mesa_core.u_mesa2lb.rd_byte_rdy_RNO, u_mesa_core.u_mesa2lb.rd_byte_rdy }
ble_pack u_mesa_core.tx_busy_sr_2_LC_18_12_1 { u_mesa_core.tx_busy_sr_2_THRU_LUT4_0, u_mesa_core.tx_busy_sr[2] }
ble_pack u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIPA5S_LC_18_12_2 { u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIPA5S }
ble_pack u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIT6E52_LC_18_12_3 { u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIT6E52 }
ble_pack u_mesa_core.u_mesa2lb.lb_rd_fsm_2_LC_18_12_4 { u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[2], u_mesa_core.u_mesa2lb.lb_rd_fsm[2] }
ble_pack u_mesa_core.tx_busy_sr_1_LC_18_12_5 { u_mesa_core.tx_busy_sr_1_THRU_LUT4_0, u_mesa_core.tx_busy_sr[1] }
ble_pack u_mesa_core.tx_busy_sr_0_LC_18_12_6 { u_mesa_core.tx_busy_sr_0_THRU_LUT4_0, u_mesa_core.tx_busy_sr[0] }
ble_pack u_mesa_core.u_mesa2lb.rd_busy_RNO_0_LC_18_12_7 { u_mesa_core.u_mesa2lb.rd_busy_RNO_0 }
clb_pack LT_18_12 { u_mesa_core.u_mesa2lb.rd_byte_rdy_LC_18_12_0, u_mesa_core.tx_busy_sr_2_LC_18_12_1, u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIPA5S_LC_18_12_2, u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIT6E52_LC_18_12_3, u_mesa_core.u_mesa2lb.lb_rd_fsm_2_LC_18_12_4, u_mesa_core.tx_busy_sr_1_LC_18_12_5, u_mesa_core.tx_busy_sr_0_LC_18_12_6, u_mesa_core.u_mesa2lb.rd_busy_RNO_0_LC_18_12_7 }
set_location LT_18_12 18 12
ble_pack u_core.lb_wr_d_p1_12_LC_18_13_0 { u_core.lb_wr_d_p1_12_THRU_LUT4_0, u_core.lb_wr_d_p1[12] }
ble_pack u_core.lb_wr_d_p1_13_LC_18_13_1 { u_core.lb_wr_d_p1_13_THRU_LUT4_0, u_core.lb_wr_d_p1[13] }
ble_pack u_core.lb_wr_d_p1_14_LC_18_13_2 { u_core.lb_wr_d_p1_14_THRU_LUT4_0, u_core.lb_wr_d_p1[14] }
ble_pack u_core.lb_wr_d_p1_15_LC_18_13_3 { u_core.lb_wr_d_p1_15_THRU_LUT4_0, u_core.lb_wr_d_p1[15] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_1_LC_18_13_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_1 }
ble_pack u_core.lb_wr_d_p1_17_LC_18_13_5 { u_core.lb_wr_d_p1_17_THRU_LUT4_0, u_core.lb_wr_d_p1[17] }
ble_pack u_mesa_core.tx_busy_sr_3_LC_18_13_6 { u_mesa_core.tx_busy_sr_3_THRU_LUT4_0, u_mesa_core.tx_busy_sr[3] }
ble_pack u_core.lb_wr_d_p1_19_LC_18_13_7 { u_core.lb_wr_d_p1_19_THRU_LUT4_0, u_core.lb_wr_d_p1[19] }
clb_pack LT_18_13 { u_core.lb_wr_d_p1_12_LC_18_13_0, u_core.lb_wr_d_p1_13_LC_18_13_1, u_core.lb_wr_d_p1_14_LC_18_13_2, u_core.lb_wr_d_p1_15_LC_18_13_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_1_LC_18_13_4, u_core.lb_wr_d_p1_17_LC_18_13_5, u_mesa_core.tx_busy_sr_3_LC_18_13_6, u_core.lb_wr_d_p1_19_LC_18_13_7 }
set_location LT_18_13 18 13
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_33_c_RNIG8BM1_LC_18_14_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNIG8BM1 }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_togl_LC_18_14_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_togl_RNO, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_togl }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_11_LC_18_14_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_11_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[11] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_0_LC_18_14_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_0 }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_LC_18_14_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc }
ble_pack u_core.lb_wr_d_p1_16_LC_18_14_5 { u_core.lb_wr_d_p1_16_THRU_LUT4_0, u_core.lb_wr_d_p1[16] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_33_c_RNIOM5C_LC_18_14_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c_RNIOM5C }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_33_c_RNIBAUR1_LC_18_14_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNIBAUR1 }
clb_pack LT_18_14 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_33_c_RNIG8BM1_LC_18_14_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_togl_LC_18_14_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_11_LC_18_14_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_0_LC_18_14_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_LC_18_14_4, u_core.lb_wr_d_p1_16_LC_18_14_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_33_c_RNIOM5C_LC_18_14_6, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_33_c_RNIBAUR1_LC_18_14_7 }
set_location LT_18_14 18 14
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_33_c_RNO_LC_18_15_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_10_LC_18_15_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_10_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[10] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_RNIO9953_LC_18_15_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_RNIO9953 }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_33_c_RNO_LC_18_15_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_10_LC_18_15_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_10_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[10] }
ble_pack u_core.lb_wr_d_p1_24_LC_18_15_5 { u_core.lb_wr_d_p1_24_THRU_LUT4_0, u_core.lb_wr_d_p1[24] }
ble_pack u_mesa_core.u_mesa2lb.rd_busy_LC_18_15_6 { u_mesa_core.u_mesa2lb.rd_busy_RNO, u_mesa_core.u_mesa2lb.rd_busy }
ble_pack u_core.u_gpio_core.lb_rd_d_1_RNO_2_18_LC_18_15_7 { u_core.u_gpio_core.lb_rd_d_1_RNO_2[18] }
clb_pack LT_18_15 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc20_0_I_33_c_RNO_LC_18_15_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_10_LC_18_15_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_RNIO9953_LC_18_15_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_33_c_RNO_LC_18_15_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_10_LC_18_15_4, u_core.lb_wr_d_p1_24_LC_18_15_5, u_mesa_core.u_mesa2lb.rd_busy_LC_18_15_6, u_core.u_gpio_core.lb_rd_d_1_RNO_2_18_LC_18_15_7 }
set_location LT_18_15 18 15
ble_pack u_core.u_gpio_core.lb_0080_reg_16_LC_18_16_0 { u_core.u_gpio_core.lb_0080_reg_16_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[16] }
ble_pack u_core.u_gpio_core.lb_0080_reg_17_LC_18_16_1 { u_core.u_gpio_core.lb_0080_reg_17_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[17] }
ble_pack u_core.u_gpio_core.lb_0080_reg_18_LC_18_16_2 { u_core.u_gpio_core.lb_0080_reg_18_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[18] }
ble_pack u_core.u_gpio_core.lb_0080_reg_19_LC_18_16_3 { u_core.u_gpio_core.lb_0080_reg_19_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[19] }
ble_pack u_core.u_gpio_core.lb_0080_reg_2_LC_18_16_4 { u_core.u_gpio_core.lb_0080_reg_2_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[2] }
ble_pack u_core.u_gpio_core.lb_0080_reg_20_LC_18_16_5 { u_core.u_gpio_core.lb_0080_reg_20_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[20] }
ble_pack u_core.u_gpio_core.lb_0080_reg_21_LC_18_16_6 { u_core.u_gpio_core.lb_0080_reg_21_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[21] }
ble_pack u_core.u_gpio_core.lb_0080_reg_22_LC_18_16_7 { u_core.u_gpio_core.lb_0080_reg_22_THRU_LUT4_0, u_core.u_gpio_core.lb_0080_reg[22] }
clb_pack LT_18_16 { u_core.u_gpio_core.lb_0080_reg_16_LC_18_16_0, u_core.u_gpio_core.lb_0080_reg_17_LC_18_16_1, u_core.u_gpio_core.lb_0080_reg_18_LC_18_16_2, u_core.u_gpio_core.lb_0080_reg_19_LC_18_16_3, u_core.u_gpio_core.lb_0080_reg_2_LC_18_16_4, u_core.u_gpio_core.lb_0080_reg_20_LC_18_16_5, u_core.u_gpio_core.lb_0080_reg_21_LC_18_16_6, u_core.u_gpio_core.lb_0080_reg_22_LC_18_16_7 }
set_location LT_18_16 18 16
ble_pack u_mesa_core.u_mesa2lb.lb_addr_2_LC_18_17_0 { u_mesa_core.u_mesa2lb.lb_addr_2_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_addr[2], u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2_c }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_3_LC_18_17_1 { u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[3], u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_3_c }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_4_LC_18_17_2 { u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[4], u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_4_c }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_5_LC_18_17_3 { u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[5], u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_5_c }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_6_LC_18_17_4 { u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[6], u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_6_c }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_7_LC_18_17_5 { u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[7] }
ble_pack u_mesa_core.u_mesa2lb.lb_addr_7_LC_18_17_6 { u_mesa_core.u_mesa2lb.lb_addr_7_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_addr[7] }
ble_pack u_mesa_core.u_mesa2lb.lb_addr_6_LC_18_17_7 { u_mesa_core.u_mesa2lb.lb_addr_6_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_addr[6] }
clb_pack LT_18_17 { u_mesa_core.u_mesa2lb.lb_addr_2_LC_18_17_0, u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_3_LC_18_17_1, u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_4_LC_18_17_2, u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_5_LC_18_17_3, u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_6_LC_18_17_4, u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_7_LC_18_17_5, u_mesa_core.u_mesa2lb.lb_addr_7_LC_18_17_6, u_mesa_core.u_mesa2lb.lb_addr_6_LC_18_17_7 }
set_location LT_18_17 18 17
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_2_LC_18_18_0 { u_mesa_core.u_mesa2lb.addr_cnt_RNO[2], u_mesa_core.u_mesa2lb.addr_cnt[2] }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_0_LC_18_18_1 { u_mesa_core.u_mesa2lb.addr_cnt_RNO[0], u_mesa_core.u_mesa2lb.addr_cnt[0] }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_1_LC_18_18_2 { u_mesa_core.u_mesa2lb.addr_cnt_RNO[1], u_mesa_core.u_mesa2lb.addr_cnt[1] }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_3_LC_18_18_3 { u_mesa_core.u_mesa2lb.addr_cnt_RNO[3], u_mesa_core.u_mesa2lb.addr_cnt[3] }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_4_LC_18_18_4 { u_mesa_core.u_mesa2lb.addr_cnt_RNO[4], u_mesa_core.u_mesa2lb.addr_cnt[4] }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_5_LC_18_18_5 { u_mesa_core.u_mesa2lb.addr_cnt_RNO[5], u_mesa_core.u_mesa2lb.addr_cnt[5] }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_6_LC_18_18_6 { u_mesa_core.u_mesa2lb.addr_cnt_RNO[6], u_mesa_core.u_mesa2lb.addr_cnt[6] }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_7_LC_18_18_7 { u_mesa_core.u_mesa2lb.addr_cnt_RNO[7], u_mesa_core.u_mesa2lb.addr_cnt[7] }
clb_pack LT_18_18 { u_mesa_core.u_mesa2lb.addr_cnt_2_LC_18_18_0, u_mesa_core.u_mesa2lb.addr_cnt_0_LC_18_18_1, u_mesa_core.u_mesa2lb.addr_cnt_1_LC_18_18_2, u_mesa_core.u_mesa2lb.addr_cnt_3_LC_18_18_3, u_mesa_core.u_mesa2lb.addr_cnt_4_LC_18_18_4, u_mesa_core.u_mesa2lb.addr_cnt_5_LC_18_18_5, u_mesa_core.u_mesa2lb.addr_cnt_6_LC_18_18_6, u_mesa_core.u_mesa2lb.addr_cnt_7_LC_18_18_7 }
set_location LT_18_18 18 18
ble_pack u_core.lb_wr_d_p1_2_LC_18_19_0 { u_core.lb_wr_d_p1_2_THRU_LUT4_0, u_core.lb_wr_d_p1[2] }
ble_pack u_core.lb_wr_d_p1_20_LC_18_19_1 { u_core.lb_wr_d_p1_20_THRU_LUT4_0, u_core.lb_wr_d_p1[20] }
ble_pack u_core.lb_wr_d_p1_21_LC_18_19_2 { u_core.lb_wr_d_p1_21_THRU_LUT4_0, u_core.lb_wr_d_p1[21] }
ble_pack u_core.lb_wr_d_p1_22_LC_18_19_3 { u_core.lb_wr_d_p1_22_THRU_LUT4_0, u_core.lb_wr_d_p1[22] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_11_LC_18_19_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_11_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[11] }
ble_pack u_core.lb_wr_d_p1_25_LC_18_19_6 { u_core.lb_wr_d_p1_25_THRU_LUT4_0, u_core.lb_wr_d_p1[25] }
ble_pack u_core.lb_wr_d_p1_26_LC_18_19_7 { u_core.lb_wr_d_p1_26_THRU_LUT4_0, u_core.lb_wr_d_p1[26] }
clb_pack LT_18_19 { u_core.lb_wr_d_p1_2_LC_18_19_0, u_core.lb_wr_d_p1_20_LC_18_19_1, u_core.lb_wr_d_p1_21_LC_18_19_2, u_core.lb_wr_d_p1_22_LC_18_19_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_11_LC_18_19_5, u_core.lb_wr_d_p1_25_LC_18_19_6, u_core.lb_wr_d_p1_26_LC_18_19_7 }
set_location LT_18_19 18 19
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_22_LC_18_20_0 { u_mesa_core.u_mesa2lb.lb_wr_d_22_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[22] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_25_LC_18_20_1 { u_mesa_core.u_mesa2lb.lb_wr_d_25_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[25] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_27_LC_18_20_2 { u_mesa_core.u_mesa2lb.lb_wr_d_27_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[27] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_28_LC_18_20_4 { u_mesa_core.u_mesa2lb.lb_wr_d_28_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[28] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_29_LC_18_20_5 { u_mesa_core.u_mesa2lb.lb_wr_d_29_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[29] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_31_LC_18_20_7 { u_mesa_core.u_mesa2lb.lb_wr_d_31_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[31] }
clb_pack LT_18_20 { u_mesa_core.u_mesa2lb.lb_wr_d_22_LC_18_20_0, u_mesa_core.u_mesa2lb.lb_wr_d_25_LC_18_20_1, u_mesa_core.u_mesa2lb.lb_wr_d_27_LC_18_20_2, u_mesa_core.u_mesa2lb.lb_wr_d_28_LC_18_20_4, u_mesa_core.u_mesa2lb.lb_wr_d_29_LC_18_20_5, u_mesa_core.u_mesa2lb.lb_wr_d_31_LC_18_20_7 }
set_location LT_18_20 18 20
ble_pack u_mesa_pi_spi.miso_sr_rst_2_LC_19_1_0 { u_mesa_pi_spi.miso_sr_rst_2_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_2 }
clb_pack LT_19_1 { u_mesa_pi_spi.miso_sr_rst_2_LC_19_1_0 }
set_location LT_19_1 19 1
ble_pack u_mesa_pi_spi.miso_sr_rst_1_LC_19_2_0 { u_mesa_pi_spi.miso_sr_rst_1_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_1 }
clb_pack LT_19_2 { u_mesa_pi_spi.miso_sr_rst_1_LC_19_2_0 }
set_location LT_19_2 19 2
ble_pack u_mesa_pi_spi.miso_sr_rst_21_LC_19_3_0 { u_mesa_pi_spi.miso_sr_rst_21_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_21 }
clb_pack LT_19_3 { u_mesa_pi_spi.miso_sr_rst_21_LC_19_3_0 }
set_location LT_19_3 19 3
ble_pack u_mesa_pi_spi.miso_sr_28_LC_19_4_0 { u_mesa_pi_spi.miso_sr_RNO[28], u_mesa_pi_spi.miso_sr[28] }
clb_pack LT_19_4 { u_mesa_pi_spi.miso_sr_28_LC_19_4_0 }
set_location LT_19_4 19 4
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_1_LC_19_5_0 { u_mesa_pi_spi.miso_sr_RNO_0[1] }
ble_pack u_mesa_pi_spi.miso_sr_rst_1_RNIPOM9_LC_19_5_1 { u_mesa_pi_spi.miso_sr_rst_1_RNIPOM9 }
ble_pack u_mesa_pi_spi.miso_sr_29_LC_19_5_2 { u_mesa_pi_spi.miso_sr_RNO[29], u_mesa_pi_spi.miso_sr[29] }
ble_pack u_mesa_pi_spi.miso_sr_rst_29_RNO_LC_19_5_3 { u_mesa_pi_spi.miso_sr_rst_29_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_10_LC_19_5_4 { u_mesa_pi_spi.miso_sr_RNO_0[10] }
ble_pack u_mesa_pi_spi.miso_sr_rst_20_RNO_LC_19_5_5 { u_mesa_pi_spi.miso_sr_rst_20_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_11_LC_19_5_6 { u_mesa_pi_spi.miso_sr_RNO_0[11] }
ble_pack u_mesa_pi_spi.miso_sr_rst_19_RNO_LC_19_5_7 { u_mesa_pi_spi.miso_sr_rst_19_RNO }
clb_pack LT_19_5 { u_mesa_pi_spi.miso_sr_RNO_0_1_LC_19_5_0, u_mesa_pi_spi.miso_sr_rst_1_RNIPOM9_LC_19_5_1, u_mesa_pi_spi.miso_sr_29_LC_19_5_2, u_mesa_pi_spi.miso_sr_rst_29_RNO_LC_19_5_3, u_mesa_pi_spi.miso_sr_RNO_0_10_LC_19_5_4, u_mesa_pi_spi.miso_sr_rst_20_RNO_LC_19_5_5, u_mesa_pi_spi.miso_sr_RNO_0_11_LC_19_5_6, u_mesa_pi_spi.miso_sr_rst_19_RNO_LC_19_5_7 }
set_location LT_19_5 19 5
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_39_c_RNO_LC_19_6_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_39_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_6_LC_19_6_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_6_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[6] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_7_LC_19_6_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_7_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[7] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_7_LC_19_6_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3__m8_0_a3_u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_7_REP_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[7] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_6_LC_19_6_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m7_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[6] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_10_LC_19_6_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[10], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[10] }
ble_pack u_core.u_sump2.b_do_0_30_LC_19_6_6 { u_core.u_sump2.b_do_0_30_THRU_LUT4_0, u_core.u_sump2.b_do_0[30] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_2_LC_19_6_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_2_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[2] }
clb_pack LT_19_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_39_c_RNO_LC_19_6_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_6_LC_19_6_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_7_LC_19_6_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_7_LC_19_6_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_6_LC_19_6_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_10_LC_19_6_5, u_core.u_sump2.b_do_0_30_LC_19_6_6, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_2_LC_19_6_7 }
set_location LT_19_6 19 6
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_LC_19_7_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_RNO, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_9_c_RNILCGA1_LC_19_7_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c_RNILCGA1 }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_0_LC_19_7_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[0], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_0_LC_19_7_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_0_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[0] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_1_c_RNO_LC_19_7_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_1_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_1_LC_19_7_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_1_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[1] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_10_LC_19_7_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_10_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[10] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_1_LC_19_7_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[1], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[1] }
clb_pack LT_19_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_LC_19_7_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_9_c_RNILCGA1_LC_19_7_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_0_LC_19_7_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_0_LC_19_7_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_1_c_RNO_LC_19_7_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_1_LC_19_7_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_10_LC_19_7_6, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_1_LC_19_7_7 }
set_location LT_19_7 19 7
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_33_c_RNO_LC_19_8_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_33_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_27_c_RNO_LC_19_8_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_27_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_11_LC_19_8_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_11_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[11] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_8_LC_19_8_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3__m4_0_a3_u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_8_REP_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[8] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_3_LC_19_8_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_3_THRU_LUT4_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[3] }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_51_c_RNO_LC_19_8_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_51_c_RNO }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_0_LC_19_8_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[0], u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[0] }
ble_pack u_core.u_sump2.b_do_p1_46_LC_19_8_7 { u_core.u_sump2.b_do_p1_46_THRU_LUT4_0, u_core.u_sump2.b_do_p1[46] }
clb_pack LT_19_8 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_33_c_RNO_LC_19_8_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_27_c_RNO_LC_19_8_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_11_LC_19_8_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_8_LC_19_8_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_3_LC_19_8_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_51_c_RNO_LC_19_8_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_0_LC_19_8_6, u_core.u_sump2.b_do_p1_46_LC_19_8_7 }
set_location LT_19_8 19 8
ble_pack u_mesa_core.u_mesa2lb.rpt_jk_e_LC_19_9_0 { u_mesa_core.u_mesa2lb.rpt_jk_e_RNO, u_mesa_core.u_mesa2lb.rpt_jk_e }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_27_LC_19_9_1 { u_mesa_pi_spi.miso_sr_RNO_0[27] }
ble_pack u_mesa_pi_spi.miso_sr_rst_3_RNO_LC_19_9_2 { u_mesa_pi_spi.miso_sr_rst_3_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_28_LC_19_9_3 { u_mesa_pi_spi.miso_sr_RNO_0[28] }
ble_pack u_mesa_pi_spi.miso_sr_rst_2_RNO_LC_19_9_4 { u_mesa_pi_spi.miso_sr_rst_2_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_29_LC_19_9_5 { u_mesa_pi_spi.miso_sr_RNO_0[29] }
ble_pack u_mesa_pi_spi.miso_sr_rst_1_RNO_LC_19_9_6 { u_mesa_pi_spi.miso_sr_rst_1_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_3_LC_19_9_7 { u_mesa_pi_spi.miso_sr_RNO_0[3] }
clb_pack LT_19_9 { u_mesa_core.u_mesa2lb.rpt_jk_e_LC_19_9_0, u_mesa_pi_spi.miso_sr_RNO_0_27_LC_19_9_1, u_mesa_pi_spi.miso_sr_rst_3_RNO_LC_19_9_2, u_mesa_pi_spi.miso_sr_RNO_0_28_LC_19_9_3, u_mesa_pi_spi.miso_sr_rst_2_RNO_LC_19_9_4, u_mesa_pi_spi.miso_sr_RNO_0_29_LC_19_9_5, u_mesa_pi_spi.miso_sr_rst_1_RNO_LC_19_9_6, u_mesa_pi_spi.miso_sr_RNO_0_3_LC_19_9_7 }
set_location LT_19_9 19 9
ble_pack u_mesa_pi_spi.rd_d_xfer_21_LC_19_10_0 { u_mesa_pi_spi.rd_d_xfer_21_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[21] }
ble_pack u_mesa_pi_spi.rd_d_xfer_24_LC_19_10_1 { u_mesa_pi_spi.rd_d_xfer_24_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[24] }
ble_pack u_mesa_pi_spi.rd_d_xfer_25_LC_19_10_2 { u_mesa_pi_spi.rd_d_xfer_25_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[25] }
ble_pack u_mesa_pi_spi.rd_d_xfer_26_LC_19_10_3 { u_mesa_pi_spi.rd_d_xfer_26_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[26] }
ble_pack u_mesa_pi_spi.rd_d_xfer_17_LC_19_10_4 { u_mesa_pi_spi.rd_d_xfer_17_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[17] }
ble_pack u_mesa_pi_spi.rd_d_xfer_9_LC_19_10_5 { u_mesa_pi_spi.rd_d_xfer_9_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[9] }
ble_pack u_mesa_pi_spi.rd_d_xfer_4_LC_19_10_6 { u_mesa_pi_spi.rd_d_xfer_4_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[4] }
ble_pack u_mesa_pi_spi.rd_d_xfer_20_LC_19_10_7 { u_mesa_pi_spi.rd_d_xfer_20_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[20] }
clb_pack LT_19_10 { u_mesa_pi_spi.rd_d_xfer_21_LC_19_10_0, u_mesa_pi_spi.rd_d_xfer_24_LC_19_10_1, u_mesa_pi_spi.rd_d_xfer_25_LC_19_10_2, u_mesa_pi_spi.rd_d_xfer_26_LC_19_10_3, u_mesa_pi_spi.rd_d_xfer_17_LC_19_10_4, u_mesa_pi_spi.rd_d_xfer_9_LC_19_10_5, u_mesa_pi_spi.rd_d_xfer_4_LC_19_10_6, u_mesa_pi_spi.rd_d_xfer_20_LC_19_10_7 }
set_location LT_19_10 19 10
ble_pack u_core.lb_rd_d_26_LC_19_11_0 { u_core.lb_rd_d_RNO[26], u_core.lb_rd_d[26] }
ble_pack u_core.u_sump2.lb_rd_d_26_LC_19_11_1 { u_core.u_sump2.lb_rd_d_RNO[26], u_core.u_sump2.lb_rd_d[26] }
ble_pack u_core.u_sump2.ram_rd_d_26_LC_19_11_2 { u_core.u_sump2.ram_rd_d_RNO[26], u_core.u_sump2.ram_rd_d[26] }
ble_pack u_core.u_sump2.b_do_p1_58_LC_19_11_3 { u_core.u_sump2.b_do_p1_58_THRU_LUT4_0, u_core.u_sump2.b_do_p1[58] }
ble_pack u_core.u_sump2.b_do_42_LC_19_11_4 { u_core.u_sump2.b_do_42_THRU_LUT4_0, u_core.u_sump2.b_do[42] }
ble_pack u_core.u_sump2.b_do_47_LC_19_11_5 { u_core.u_sump2.b_do_47_THRU_LUT4_0, u_core.u_sump2.b_do[47] }
ble_pack u_core.lb_rd_d_18_LC_19_11_6 { u_core.lb_rd_d_RNO[18], u_core.lb_rd_d[18] }
ble_pack u_core.u_sump2.b_do_p1_55_LC_19_11_7 { u_core.u_sump2.b_do_p1_55_THRU_LUT4_0, u_core.u_sump2.b_do_p1[55] }
clb_pack LT_19_11 { u_core.lb_rd_d_26_LC_19_11_0, u_core.u_sump2.lb_rd_d_26_LC_19_11_1, u_core.u_sump2.ram_rd_d_26_LC_19_11_2, u_core.u_sump2.b_do_p1_58_LC_19_11_3, u_core.u_sump2.b_do_42_LC_19_11_4, u_core.u_sump2.b_do_47_LC_19_11_5, u_core.lb_rd_d_18_LC_19_11_6, u_core.u_sump2.b_do_p1_55_LC_19_11_7 }
set_location LT_19_11 19 11
ble_pack u_core.lb_rd_d_3_LC_19_12_0 { u_core.lb_rd_d_RNO[3], u_core.lb_rd_d[3] }
ble_pack u_mesa_core.u_mesa2lb.lb_rd_fsm_1_LC_19_12_1 { u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[1], u_mesa_core.u_mesa2lb.lb_rd_fsm[1] }
ble_pack u_mesa_pi_spi.miso_shift_en_LC_19_12_2 { u_mesa_pi_spi.miso_shift_en_RNO, u_mesa_pi_spi.miso_shift_en }
ble_pack u_mesa_pi_spi.cs_l_p2_LC_19_12_3 { u_mesa_pi_spi.cs_l_p2_THRU_LUT4_0, u_mesa_pi_spi.cs_l_p2 }
ble_pack u_mesa_pi_spi.cs_l_p1_LC_19_12_4 { u_mesa_pi_spi.cs_l_p1_THRU_LUT4_0, u_mesa_pi_spi.cs_l_p1 }
ble_pack u_mesa_pi_spi.cs_l_meta_LC_19_12_5 { u_mesa_pi_spi.cs_l_meta_THRU_LUT4_0, u_mesa_pi_spi.cs_l_meta }
ble_pack lb_rd_rdy_wide_LC_19_12_6 { lb_rd_rdy_wide_RNO, lb_rd_rdy_wide }
ble_pack u_core.lb_rd_d_27_LC_19_12_7 { u_core.lb_rd_d_RNO[27], u_core.lb_rd_d[27] }
clb_pack LT_19_12 { u_core.lb_rd_d_3_LC_19_12_0, u_mesa_core.u_mesa2lb.lb_rd_fsm_1_LC_19_12_1, u_mesa_pi_spi.miso_shift_en_LC_19_12_2, u_mesa_pi_spi.cs_l_p2_LC_19_12_3, u_mesa_pi_spi.cs_l_p1_LC_19_12_4, u_mesa_pi_spi.cs_l_meta_LC_19_12_5, lb_rd_rdy_wide_LC_19_12_6, u_core.lb_rd_d_27_LC_19_12_7 }
set_location LT_19_12 19 12
ble_pack u_core.N_37_i_0_a2_0_1_LC_19_13_0 { u_core.N_37_i_0_a2_0_1 }
ble_pack u_core.lb_cs_sump2_ctrl_p1c_2_0_LC_19_13_1 { u_core.lb_cs_sump2_ctrl_p1c_2_0 }
ble_pack u_core.lb_cs_sump2_ctrl_p1c_LC_19_13_2 { u_core.lb_cs_sump2_ctrl_p1c }
ble_pack u_core.lb_rd_rdy_RNO_0_LC_19_13_3 { u_core.lb_rd_rdy_RNO_0 }
ble_pack u_core.lb_wr_d_p1_18_LC_19_13_4 { u_core.lb_wr_d_p1_18_THRU_LUT4_0, u_core.lb_wr_d_p1[18] }
ble_pack u_core.N_37_i_0_a2_0_2_LC_19_13_5 { u_core.N_37_i_0_a2_0_2 }
ble_pack u_core.u_gpio_core.lb_rd_rdy_RNI54MF2_LC_19_13_6 { u_core.u_gpio_core.lb_rd_rdy_RNI54MF2 }
ble_pack u_core.lb_rd_d_21_LC_19_13_7 { u_core.lb_rd_d_RNO[21], u_core.lb_rd_d[21] }
clb_pack LT_19_13 { u_core.N_37_i_0_a2_0_1_LC_19_13_0, u_core.lb_cs_sump2_ctrl_p1c_2_0_LC_19_13_1, u_core.lb_cs_sump2_ctrl_p1c_LC_19_13_2, u_core.lb_rd_rdy_RNO_0_LC_19_13_3, u_core.lb_wr_d_p1_18_LC_19_13_4, u_core.N_37_i_0_a2_0_2_LC_19_13_5, u_core.u_gpio_core.lb_rd_rdy_RNI54MF2_LC_19_13_6, u_core.lb_rd_d_21_LC_19_13_7 }
set_location LT_19_13 19 13
ble_pack u_mesa_core.u_mesa2lb.lb_addr_0_LC_19_14_0 { u_mesa_core.u_mesa2lb.lb_addr_0_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_addr[0] }
ble_pack u_mesa_core.u_mesa2lb.lb_addr_1_LC_19_14_1 { u_mesa_core.u_mesa2lb.lb_addr_1_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_addr[1] }
ble_pack u_mesa_core.u_mesa2lb.lb_addr_3_LC_19_14_2 { u_mesa_core.u_mesa2lb.lb_addr_3_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_addr[3] }
ble_pack u_mesa_core.u_mesa2lb.lb_addr_4_LC_19_14_3 { u_mesa_core.u_mesa2lb.lb_addr_4_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_addr[4] }
ble_pack u_mesa_core.u_mesa2lb.lb_addr_5_LC_19_14_4 { u_mesa_core.u_mesa2lb.lb_addr_5_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_addr[5] }
clb_pack LT_19_14 { u_mesa_core.u_mesa2lb.lb_addr_0_LC_19_14_0, u_mesa_core.u_mesa2lb.lb_addr_1_LC_19_14_1, u_mesa_core.u_mesa2lb.lb_addr_3_LC_19_14_2, u_mesa_core.u_mesa2lb.lb_addr_4_LC_19_14_3, u_mesa_core.u_mesa2lb.lb_addr_5_LC_19_14_4 }
set_location LT_19_14 19 14
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_1_c_LC_19_15_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_1_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_9_c_LC_19_15_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_9_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_15_c_LC_19_15_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_15_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_27_c_LC_19_15_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_27_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_21_c_LC_19_15_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_21_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_33_c_LC_19_15_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_THRU_LUT4_0_LC_19_15_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_THRU_LUT4_0 }
ble_pack u_mesa_core.u_mesa_decode.byte_rdy_p1_LC_19_15_7 { u_mesa_core.u_mesa_decode.byte_rdy_p1_THRU_LUT4_0, u_mesa_core.u_mesa_decode.byte_rdy_p1 }
clb_pack LT_19_15 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_1_c_LC_19_15_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_9_c_LC_19_15_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_15_c_LC_19_15_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_27_c_LC_19_15_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_21_c_LC_19_15_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm_pwm_loc8_0_I_33_c_LC_19_15_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_THRU_LUT4_0_LC_19_15_6, u_mesa_core.u_mesa_decode.byte_rdy_p1_LC_19_15_7 }
set_location LT_19_15 19 15
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_12_LC_19_16_0 { u_mesa_core.u_mesa2lb.lb_wr_d_12_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[12] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_17_LC_19_16_1 { u_mesa_core.u_mesa2lb.lb_wr_d_17_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[17] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_18_LC_19_16_2 { u_mesa_core.u_mesa2lb.lb_wr_d_18_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[18] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_19_LC_19_16_3 { u_mesa_core.u_mesa2lb.lb_wr_d_19_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[19] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_20_LC_19_16_4 { u_mesa_core.u_mesa2lb.lb_wr_d_20_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[20] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_21_LC_19_16_5 { u_mesa_core.u_mesa2lb.lb_wr_d_21_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[21] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_24_LC_19_16_6 { u_mesa_core.u_mesa2lb.lb_wr_d_24_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[24] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_23_LC_19_16_7 { u_mesa_core.u_mesa2lb.lb_wr_d_23_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[23] }
clb_pack LT_19_16 { u_mesa_core.u_mesa2lb.lb_wr_d_12_LC_19_16_0, u_mesa_core.u_mesa2lb.lb_wr_d_17_LC_19_16_1, u_mesa_core.u_mesa2lb.lb_wr_d_18_LC_19_16_2, u_mesa_core.u_mesa2lb.lb_wr_d_19_LC_19_16_3, u_mesa_core.u_mesa2lb.lb_wr_d_20_LC_19_16_4, u_mesa_core.u_mesa2lb.lb_wr_d_21_LC_19_16_5, u_mesa_core.u_mesa2lb.lb_wr_d_24_LC_19_16_6, u_mesa_core.u_mesa2lb.lb_wr_d_23_LC_19_16_7 }
set_location LT_19_16 19 16
ble_pack u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_0_12_LC_19_17_0 { u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_0[12] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_12_LC_19_17_1 { u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1[12] }
ble_pack u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_LC_19_17_2 { u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_12_u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_REP_LUT4_0, u_mesa_core.u_mesa2lb.lb_prom_jk_e_0 }
ble_pack u_mesa_core.u_mesa2lb.lb_user_jk_e_LC_19_17_3 { u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_0_12_u_mesa_core.u_mesa2lb.lb_user_jk_e_REP_LUT4_0, u_mesa_core.u_mesa2lb.lb_user_jk_e }
ble_pack u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_RNILTQH_LC_19_17_4 { u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_RNILTQH }
ble_pack u_mesa_core.u_mesa2lb.ro_header_rdy_RNIN5VL_LC_19_17_5 { u_mesa_core.u_mesa2lb.ro_header_rdy_RNIN5VL }
ble_pack u_mesa_core.u_mesa2lb.rpt_jk_e_RNI4DK64_LC_19_17_6 { u_mesa_core.u_mesa2lb.rpt_jk_e_RNI4DK64 }
ble_pack u_mesa_core.u_mesa2lb.wr_jk_RNIC0QQ_LC_19_17_7 { u_mesa_core.u_mesa2lb.wr_jk_RNIC0QQ }
clb_pack LT_19_17 { u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_0_12_LC_19_17_0, u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_12_LC_19_17_1, u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_LC_19_17_2, u_mesa_core.u_mesa2lb.lb_user_jk_e_LC_19_17_3, u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_RNILTQH_LC_19_17_4, u_mesa_core.u_mesa2lb.ro_header_rdy_RNIN5VL_LC_19_17_5, u_mesa_core.u_mesa2lb.rpt_jk_e_RNI4DK64_LC_19_17_6, u_mesa_core.u_mesa2lb.wr_jk_RNIC0QQ_LC_19_17_7 }
set_location LT_19_17 19 17
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_7_LC_19_18_0 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_7 }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_2_LC_19_18_1 { u_mesa_core.u_mesa2lb.lb_wr_d_2_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[2] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_4_LC_19_18_3 { u_mesa_core.u_mesa2lb.lb_wr_d_4_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[4] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_5_LC_19_18_4 { u_mesa_core.u_mesa2lb.lb_wr_d_5_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[5] }
ble_pack u_mesa_core.u_mesa2lb.rpt_jk_e_RNIR4OR_LC_19_18_5 { u_mesa_core.u_mesa2lb.rpt_jk_e_RNIR4OR }
ble_pack u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2_c_RNO_LC_19_18_6 { u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2_c_RNO }
ble_pack u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_2_LC_19_18_7 { u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[2] }
clb_pack LT_19_18 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_7_LC_19_18_0, u_mesa_core.u_mesa2lb.lb_wr_d_2_LC_19_18_1, u_mesa_core.u_mesa2lb.lb_wr_d_4_LC_19_18_3, u_mesa_core.u_mesa2lb.lb_wr_d_5_LC_19_18_4, u_mesa_core.u_mesa2lb.rpt_jk_e_RNIR4OR_LC_19_18_5, u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2_c_RNO_LC_19_18_6, u_mesa_core.u_mesa2lb.addr_cnt_RNO_0_2_LC_19_18_7 }
set_location LT_19_18 19 18
ble_pack u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_1_5_LC_19_19_0 { u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_5 }
ble_pack u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_2_5_LC_19_19_1 { u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_5 }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_16_LC_19_19_2 { u_mesa_core.u_mesa2lb.dword_sr_16_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[16] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_24_LC_19_19_3 { u_mesa_core.u_mesa2lb.dword_sr_24_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[24] }
ble_pack u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_1_7_4_LC_19_19_4 { u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_7_4 }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_25_LC_19_19_5 { u_mesa_core.u_mesa2lb.dword_sr_25_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[25] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_26_LC_19_19_6 { u_mesa_core.u_mesa2lb.dword_sr_26_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[26] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_27_LC_19_19_7 { u_mesa_core.u_mesa2lb.dword_sr_27_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[27] }
clb_pack LT_19_19 { u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_1_5_LC_19_19_0, u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_2_5_LC_19_19_1, u_mesa_core.u_mesa2lb.dword_sr_16_LC_19_19_2, u_mesa_core.u_mesa2lb.dword_sr_24_LC_19_19_3, u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_1_7_4_LC_19_19_4, u_mesa_core.u_mesa2lb.dword_sr_25_LC_19_19_5, u_mesa_core.u_mesa2lb.dword_sr_26_LC_19_19_6, u_mesa_core.u_mesa2lb.dword_sr_27_LC_19_19_7 }
set_location LT_19_19 19 19
ble_pack u_mesa_core.u_mesa2lb.dword_sr_8_LC_19_20_1 { u_mesa_core.u_mesa2lb.dword_sr_8_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[8] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_1_LC_19_20_2 { u_mesa_core.u_mesa2lb.dword_sr_1_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[1] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_9_LC_19_20_3 { u_mesa_core.u_mesa2lb.dword_sr_9_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[9] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_17_LC_19_20_4 { u_mesa_core.u_mesa2lb.dword_sr_17_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[17] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_10_LC_19_20_5 { u_mesa_core.u_mesa2lb.dword_sr_10_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[10] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_18_LC_19_20_6 { u_mesa_core.u_mesa2lb.dword_sr_18_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[18] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_2_LC_19_20_7 { u_mesa_core.u_mesa2lb.dword_sr_2_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[2] }
clb_pack LT_19_20 { u_mesa_core.u_mesa2lb.dword_sr_8_LC_19_20_1, u_mesa_core.u_mesa2lb.dword_sr_1_LC_19_20_2, u_mesa_core.u_mesa2lb.dword_sr_9_LC_19_20_3, u_mesa_core.u_mesa2lb.dword_sr_17_LC_19_20_4, u_mesa_core.u_mesa2lb.dword_sr_10_LC_19_20_5, u_mesa_core.u_mesa2lb.dword_sr_18_LC_19_20_6, u_mesa_core.u_mesa2lb.dword_sr_2_LC_19_20_7 }
set_location LT_19_20 19 20
ble_pack u_mesa_pi_spi.miso_sr_rst_26_LC_20_1_0 { u_mesa_pi_spi.miso_sr_rst_26_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_26 }
clb_pack LT_20_1 { u_mesa_pi_spi.miso_sr_rst_26_LC_20_1_0 }
set_location LT_20_1 20 1
ble_pack u_mesa_pi_spi.miso_sr_rst_25_LC_20_2_0 { u_mesa_pi_spi.miso_sr_rst_25_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_25 }
clb_pack LT_20_2 { u_mesa_pi_spi.miso_sr_rst_25_LC_20_2_0 }
set_location LT_20_2 20 2
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_19_LC_20_3_0 { u_mesa_pi_spi.miso_sr_RNO_0[19] }
ble_pack u_mesa_pi_spi.miso_sr_rst_25_RNIPUIM_LC_20_3_1 { u_mesa_pi_spi.miso_sr_rst_25_RNIPUIM }
ble_pack u_mesa_pi_spi.miso_sr_5_LC_20_3_2 { u_mesa_pi_spi.miso_sr_RNO[5], u_mesa_pi_spi.miso_sr[5] }
ble_pack u_mesa_pi_spi.miso_sr_rst_11_RNO_LC_20_3_3 { u_mesa_pi_spi.miso_sr_rst_11_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_2_LC_20_3_4 { u_mesa_pi_spi.miso_sr_RNO_0[2] }
ble_pack u_mesa_pi_spi.miso_sr_rst_28_RNO_LC_20_3_5 { u_mesa_pi_spi.miso_sr_rst_28_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_20_LC_20_3_6 { u_mesa_pi_spi.miso_sr_RNO_0[20] }
ble_pack u_mesa_pi_spi.miso_sr_rst_10_RNO_LC_20_3_7 { u_mesa_pi_spi.miso_sr_rst_10_RNO }
clb_pack LT_20_3 { u_mesa_pi_spi.miso_sr_RNO_0_19_LC_20_3_0, u_mesa_pi_spi.miso_sr_rst_25_RNIPUIM_LC_20_3_1, u_mesa_pi_spi.miso_sr_5_LC_20_3_2, u_mesa_pi_spi.miso_sr_rst_11_RNO_LC_20_3_3, u_mesa_pi_spi.miso_sr_RNO_0_2_LC_20_3_4, u_mesa_pi_spi.miso_sr_rst_28_RNO_LC_20_3_5, u_mesa_pi_spi.miso_sr_RNO_0_20_LC_20_3_6, u_mesa_pi_spi.miso_sr_rst_10_RNO_LC_20_3_7 }
set_location LT_20_3 20 3
ble_pack u_mesa_pi_spi.miso_sr_4_LC_20_4_0 { u_mesa_pi_spi.miso_sr_RNO[4], u_mesa_pi_spi.miso_sr[4] }
clb_pack LT_20_4 { u_mesa_pi_spi.miso_sr_4_LC_20_4_0 }
set_location LT_20_4 20 4
ble_pack u_mesa_pi_spi.miso_sr_12_LC_20_5_0 { u_mesa_pi_spi.miso_sr_RNO[12], u_mesa_pi_spi.miso_sr[12] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_5_63_LC_20_5_1 { u_mesa_pi_spi.miso_sr_RNO_5[63] }
ble_pack u_mesa_pi_spi.miso_sr_rst_12_RNO_LC_20_5_2 { u_mesa_pi_spi.miso_sr_rst_12_RNO }
ble_pack u_mesa_pi_spi.miso_sr_rst_22_RNO_LC_20_5_3 { u_mesa_pi_spi.miso_sr_rst_22_RNO }
ble_pack u_mesa_pi_spi.miso_sr_rst_27_RNO_LC_20_5_5 { u_mesa_pi_spi.miso_sr_rst_27_RNO }
ble_pack u_mesa_pi_spi.miso_sr_rst_30_RNO_LC_20_5_6 { u_mesa_pi_spi.miso_sr_rst_30_RNO }
ble_pack gpio_pin_iobuf_RNO_10_LC_20_5_7 { gpio_pin_iobuf_RNO[10] }
clb_pack LT_20_5 { u_mesa_pi_spi.miso_sr_12_LC_20_5_0, u_mesa_pi_spi.miso_sr_RNO_5_63_LC_20_5_1, u_mesa_pi_spi.miso_sr_rst_12_RNO_LC_20_5_2, u_mesa_pi_spi.miso_sr_rst_22_RNO_LC_20_5_3, u_mesa_pi_spi.miso_sr_rst_27_RNO_LC_20_5_5, u_mesa_pi_spi.miso_sr_rst_30_RNO_LC_20_5_6, gpio_pin_iobuf_RNO_10_LC_20_5_7 }
set_location LT_20_5 20 5
ble_pack u_mesa_pi_spi.miso_sr_30_LC_20_6_0 { u_mesa_pi_spi.miso_sr_RNO[30], u_mesa_pi_spi.miso_sr[30] }
clb_pack LT_20_6 { u_mesa_pi_spi.miso_sr_30_LC_20_6_0 }
set_location LT_20_6 20 6
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_1_c_LC_20_7_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_1_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_51_c_LC_20_7_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_51_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_45_c_LC_20_7_2 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_45_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_39_c_LC_20_7_3 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_39_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_33_c_LC_20_7_4 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_33_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_27_c_LC_20_7_5 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_27_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_21_c_LC_20_7_6 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_21_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_15_c_LC_20_7_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_15_c }
clb_pack LT_20_7 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_1_c_LC_20_7_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_51_c_LC_20_7_1, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_45_c_LC_20_7_2, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_39_c_LC_20_7_3, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_33_c_LC_20_7_4, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_27_c_LC_20_7_5, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_21_c_LC_20_7_6, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_15_c_LC_20_7_7 }
set_location LT_20_7 20 7
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_9_c_LC_20_8_0 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c }
ble_pack u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_THRU_LUT4_0_LC_20_8_1 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_THRU_LUT4_0 }
ble_pack u_mesa_pi_spi.miso_sr_rst_26_RNO_LC_20_8_2 { u_mesa_pi_spi.miso_sr_rst_26_RNO }
clb_pack LT_20_8 { u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt_prescale_cnt10_0_I_9_c_LC_20_8_0, u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_THRU_LUT4_0_LC_20_8_1, u_mesa_pi_spi.miso_sr_rst_26_RNO_LC_20_8_2 }
set_location LT_20_8 20 8
ble_pack u_mesa_pi_spi.rd_d_xfer_30_LC_20_9_0 { u_mesa_pi_spi.rd_d_xfer_30_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[30] }
ble_pack u_mesa_pi_spi.rd_d_xfer_31_LC_20_9_1 { u_mesa_pi_spi.rd_d_xfer_31_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[31] }
ble_pack u_mesa_pi_spi.rd_d_xfer_29_LC_20_9_2 { u_mesa_pi_spi.rd_d_xfer_29_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[29] }
ble_pack u_mesa_pi_spi.rd_d_xfer_5_LC_20_9_3 { u_mesa_pi_spi.rd_d_xfer_5_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[5] }
ble_pack u_mesa_pi_spi.rd_d_xfer_6_LC_20_9_4 { u_mesa_pi_spi.rd_d_xfer_6_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[6] }
ble_pack u_mesa_pi_spi.rd_d_xfer_7_LC_20_9_5 { u_mesa_pi_spi.rd_d_xfer_7_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[7] }
ble_pack u_mesa_pi_spi.rd_d_xfer_8_LC_20_9_6 { u_mesa_pi_spi.rd_d_xfer_8_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[8] }
ble_pack u_mesa_pi_spi.rd_d_xfer_28_LC_20_9_7 { u_mesa_pi_spi.rd_d_xfer_28_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[28] }
clb_pack LT_20_9 { u_mesa_pi_spi.rd_d_xfer_30_LC_20_9_0, u_mesa_pi_spi.rd_d_xfer_31_LC_20_9_1, u_mesa_pi_spi.rd_d_xfer_29_LC_20_9_2, u_mesa_pi_spi.rd_d_xfer_5_LC_20_9_3, u_mesa_pi_spi.rd_d_xfer_6_LC_20_9_4, u_mesa_pi_spi.rd_d_xfer_7_LC_20_9_5, u_mesa_pi_spi.rd_d_xfer_8_LC_20_9_6, u_mesa_pi_spi.rd_d_xfer_28_LC_20_9_7 }
set_location LT_20_9 20 9
ble_pack u_mesa_pi_spi.miso_sr_31_LC_20_10_0 { u_mesa_pi_spi.miso_sr_RNO[31], u_mesa_pi_spi.miso_sr[31] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_15_LC_20_10_1 { u_mesa_pi_spi.miso_sr_RNO_0[15] }
ble_pack u_mesa_pi_spi.miso_sr_rst_15_RNO_LC_20_10_2 { u_mesa_pi_spi.miso_sr_rst_15_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_16_LC_20_10_3 { u_mesa_pi_spi.miso_sr_RNO_0[16] }
ble_pack u_mesa_pi_spi.miso_sr_rst_14_RNO_LC_20_10_4 { u_mesa_pi_spi.miso_sr_rst_14_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_17_LC_20_10_5 { u_mesa_pi_spi.miso_sr_RNO_0[17] }
ble_pack u_mesa_pi_spi.miso_sr_rst_13_RNO_LC_20_10_6 { u_mesa_pi_spi.miso_sr_rst_13_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_18_LC_20_10_7 { u_mesa_pi_spi.miso_sr_RNO_0[18] }
clb_pack LT_20_10 { u_mesa_pi_spi.miso_sr_31_LC_20_10_0, u_mesa_pi_spi.miso_sr_RNO_0_15_LC_20_10_1, u_mesa_pi_spi.miso_sr_rst_15_RNO_LC_20_10_2, u_mesa_pi_spi.miso_sr_RNO_0_16_LC_20_10_3, u_mesa_pi_spi.miso_sr_rst_14_RNO_LC_20_10_4, u_mesa_pi_spi.miso_sr_RNO_0_17_LC_20_10_5, u_mesa_pi_spi.miso_sr_rst_13_RNO_LC_20_10_6, u_mesa_pi_spi.miso_sr_RNO_0_18_LC_20_10_7 }
set_location LT_20_10 20 10
ble_pack u_mesa_pi_spi.rd_d_xfer_16_LC_20_11_0 { u_mesa_pi_spi.rd_d_xfer_16_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[16] }
ble_pack u_mesa_pi_spi.rd_d_xfer_22_LC_20_11_1 { u_mesa_pi_spi.rd_d_xfer_22_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[22] }
ble_pack u_mesa_pi_spi.rd_d_xfer_18_LC_20_11_2 { u_mesa_pi_spi.rd_d_xfer_18_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[18] }
ble_pack u_mesa_pi_spi.rd_d_xfer_19_LC_20_11_3 { u_mesa_pi_spi.rd_d_xfer_19_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[19] }
ble_pack u_mesa_pi_spi.rd_d_xfer_10_LC_20_11_4 { u_mesa_pi_spi.rd_d_xfer_10_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[10] }
ble_pack u_mesa_pi_spi.rd_d_xfer_3_LC_20_11_5 { u_mesa_pi_spi.rd_d_xfer_3_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[3] }
ble_pack u_mesa_pi_spi.rd_d_xfer_23_LC_20_11_6 { u_mesa_pi_spi.rd_d_xfer_23_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[23] }
ble_pack u_mesa_pi_spi.rd_d_xfer_27_LC_20_11_7 { u_mesa_pi_spi.rd_d_xfer_27_THRU_LUT4_0, u_mesa_pi_spi.rd_d_xfer[27] }
clb_pack LT_20_11 { u_mesa_pi_spi.rd_d_xfer_16_LC_20_11_0, u_mesa_pi_spi.rd_d_xfer_22_LC_20_11_1, u_mesa_pi_spi.rd_d_xfer_18_LC_20_11_2, u_mesa_pi_spi.rd_d_xfer_19_LC_20_11_3, u_mesa_pi_spi.rd_d_xfer_10_LC_20_11_4, u_mesa_pi_spi.rd_d_xfer_3_LC_20_11_5, u_mesa_pi_spi.rd_d_xfer_23_LC_20_11_6, u_mesa_pi_spi.rd_d_xfer_27_LC_20_11_7 }
set_location LT_20_11 20 11
ble_pack u_core.lb_rd_d_19_LC_20_12_0 { u_core.lb_rd_d_RNO[19], u_core.lb_rd_d[19] }
ble_pack u_core.u_sump2.lb_rd_d_19_LC_20_12_1 { u_core.u_sump2.lb_rd_d_RNO[19], u_core.u_sump2.lb_rd_d[19] }
ble_pack u_core.u_sump2.ram_rd_d_19_LC_20_12_2 { u_core.u_sump2.ram_rd_d_RNO[19], u_core.u_sump2.ram_rd_d[19] }
ble_pack u_core.u_sump2.b_do_p1_51_LC_20_12_3 { u_core.u_sump2.b_do_p1_51_THRU_LUT4_0, u_core.u_sump2.b_do_p1[51] }
ble_pack u_core.u_sump2.b_do_35_LC_20_12_4 { u_core.u_sump2.b_do_35_THRU_LUT4_0, u_core.u_sump2.b_do[35] }
ble_pack u_core.u_sump2.lb_rd_d_23_LC_20_12_5 { u_core.u_sump2.lb_rd_d_RNO[23], u_core.u_sump2.lb_rd_d[23] }
ble_pack u_core.lb_rd_d_23_LC_20_12_6 { u_core.lb_rd_d_RNO[23], u_core.lb_rd_d[23] }
ble_pack u_core.u_sump2.ram_rd_d_23_LC_20_12_7 { u_core.u_sump2.ram_rd_d_RNO[23], u_core.u_sump2.ram_rd_d[23] }
clb_pack LT_20_12 { u_core.lb_rd_d_19_LC_20_12_0, u_core.u_sump2.lb_rd_d_19_LC_20_12_1, u_core.u_sump2.ram_rd_d_19_LC_20_12_2, u_core.u_sump2.b_do_p1_51_LC_20_12_3, u_core.u_sump2.b_do_35_LC_20_12_4, u_core.u_sump2.lb_rd_d_23_LC_20_12_5, u_core.lb_rd_d_23_LC_20_12_6, u_core.u_sump2.ram_rd_d_23_LC_20_12_7 }
set_location LT_20_12 20 12
ble_pack u_mesa_pi_spi.miso_sr_rst_14_LC_20_13_0 { u_mesa_pi_spi.miso_sr_rst_14_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_14 }
clb_pack LT_20_13 { u_mesa_pi_spi.miso_sr_rst_14_LC_20_13_0 }
set_location LT_20_13 20 13
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_0_LC_20_14_0 { u_mesa_core.u_mesa2lb.lb_wr_d_0_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[0] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_1_LC_20_14_1 { u_mesa_core.u_mesa2lb.lb_wr_d_1_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[1] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_10_LC_20_14_2 { u_mesa_core.u_mesa2lb.lb_wr_d_10_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[10] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_11_LC_20_14_3 { u_mesa_core.u_mesa2lb.lb_wr_d_11_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[11] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_16_LC_20_14_4 { u_mesa_core.u_mesa2lb.lb_wr_d_16_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[16] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_13_LC_20_14_5 { u_mesa_core.u_mesa2lb.lb_wr_d_13_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[13] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_14_LC_20_14_6 { u_mesa_core.u_mesa2lb.lb_wr_d_14_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[14] }
ble_pack u_mesa_core.u_mesa2lb.lb_wr_d_15_LC_20_14_7 { u_mesa_core.u_mesa2lb.lb_wr_d_15_THRU_LUT4_0, u_mesa_core.u_mesa2lb.lb_wr_d[15] }
clb_pack LT_20_14 { u_mesa_core.u_mesa2lb.lb_wr_d_0_LC_20_14_0, u_mesa_core.u_mesa2lb.lb_wr_d_1_LC_20_14_1, u_mesa_core.u_mesa2lb.lb_wr_d_10_LC_20_14_2, u_mesa_core.u_mesa2lb.lb_wr_d_11_LC_20_14_3, u_mesa_core.u_mesa2lb.lb_wr_d_16_LC_20_14_4, u_mesa_core.u_mesa2lb.lb_wr_d_13_LC_20_14_5, u_mesa_core.u_mesa2lb.lb_wr_d_14_LC_20_14_6, u_mesa_core.u_mesa2lb.lb_wr_d_15_LC_20_14_7 }
set_location LT_20_14 20 14
ble_pack u_mesa_core.u_mesa2lb.dword_sr_15_LC_20_15_0 { u_mesa_core.u_mesa2lb.dword_sr_15_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[15] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_23_LC_20_15_1 { u_mesa_core.u_mesa2lb.dword_sr_23_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[23] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_31_LC_20_15_2 { u_mesa_core.u_mesa2lb.dword_sr_31_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[31] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_7_LC_20_15_3 { u_mesa_core.u_mesa2lb.dword_sr_7_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[7] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_22_LC_20_15_4 { u_mesa_core.u_mesa2lb.dword_sr_22_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[22] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_30_LC_20_15_5 { u_mesa_core.u_mesa2lb.dword_sr_30_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[30] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_6_LC_20_15_6 { u_mesa_core.u_mesa2lb.dword_sr_6_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[6] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_0_LC_20_15_7 { u_mesa_core.u_mesa2lb.dword_sr_0_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[0] }
clb_pack LT_20_15 { u_mesa_core.u_mesa2lb.dword_sr_15_LC_20_15_0, u_mesa_core.u_mesa2lb.dword_sr_23_LC_20_15_1, u_mesa_core.u_mesa2lb.dword_sr_31_LC_20_15_2, u_mesa_core.u_mesa2lb.dword_sr_7_LC_20_15_3, u_mesa_core.u_mesa2lb.dword_sr_22_LC_20_15_4, u_mesa_core.u_mesa2lb.dword_sr_30_LC_20_15_5, u_mesa_core.u_mesa2lb.dword_sr_6_LC_20_15_6, u_mesa_core.u_mesa2lb.dword_sr_0_LC_20_15_7 }
set_location LT_20_15 20 15
ble_pack u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_1_4_LC_20_16_0 { u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_4 }
ble_pack u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_2_1_LC_20_16_1 { u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_1 }
ble_pack u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_2_6_LC_20_16_2 { u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_6 }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_20_LC_20_16_3 { u_mesa_core.u_mesa2lb.dword_sr_20_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[20] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_28_LC_20_16_4 { u_mesa_core.u_mesa2lb.dword_sr_28_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[28] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_21_LC_20_16_5 { u_mesa_core.u_mesa2lb.dword_sr_21_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[21] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_29_LC_20_16_6 { u_mesa_core.u_mesa2lb.dword_sr_29_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[29] }
ble_pack u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_1_7_5_LC_20_16_7 { u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_7_5 }
clb_pack LT_20_16 { u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_1_4_LC_20_16_0, u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_2_1_LC_20_16_1, u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_2_6_LC_20_16_2, u_mesa_core.u_mesa2lb.dword_sr_20_LC_20_16_3, u_mesa_core.u_mesa2lb.dword_sr_28_LC_20_16_4, u_mesa_core.u_mesa2lb.dword_sr_21_LC_20_16_5, u_mesa_core.u_mesa2lb.dword_sr_29_LC_20_16_6, u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_1_7_5_LC_20_16_7 }
set_location LT_20_16 20 16
ble_pack u_mesa_core.u_mesa2ctrl.byte_cnt_RNIF0KC1_3_LC_20_17_0 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNIF0KC1[3] }
ble_pack u_mesa_core.u_mesa2lb.rx_byte_rdy_p2_LC_20_17_1 { u_mesa_core.u_mesa2lb.rx_byte_rdy_p2_THRU_LUT4_0, u_mesa_core.u_mesa2lb.rx_byte_rdy_p2 }
ble_pack u_mesa_core.u_mesa2ctrl.rx_byte_rdy_p1_LC_20_17_2 { u_mesa_core.u_mesa2ctrl.rx_byte_rdy_p1_THRU_LUT4_0, u_mesa_core.u_mesa2ctrl.rx_byte_rdy_p1 }
ble_pack u_mesa_core.u_mesa2lb.byte_cnt_RNILDFE_1_LC_20_17_3 { u_mesa_core.u_mesa2lb.byte_cnt_RNILDFE[1] }
ble_pack u_mesa_core.u_mesa2lb.header_jk_RNIBVPK6_LC_20_17_4 { u_mesa_core.u_mesa2lb.header_jk_RNIBVPK6 }
ble_pack u_mesa_core.u_mesa2lb.byte_cnt_1_LC_20_17_5 { u_mesa_core.u_mesa2lb.byte_cnt_RNO[1], u_mesa_core.u_mesa2lb.byte_cnt[1] }
ble_pack u_mesa_core.u_mesa2lb.byte_cnt_RNIV2QP5_1_LC_20_17_6 { u_mesa_core.u_mesa2lb.byte_cnt_RNIV2QP5[1] }
ble_pack u_mesa_core.u_mesa2lb.byte_cnt_RNIFH7A9_1_LC_20_17_7 { u_mesa_core.u_mesa2lb.byte_cnt_RNIFH7A9[1] }
clb_pack LT_20_17 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNIF0KC1_3_LC_20_17_0, u_mesa_core.u_mesa2lb.rx_byte_rdy_p2_LC_20_17_1, u_mesa_core.u_mesa2ctrl.rx_byte_rdy_p1_LC_20_17_2, u_mesa_core.u_mesa2lb.byte_cnt_RNILDFE_1_LC_20_17_3, u_mesa_core.u_mesa2lb.header_jk_RNIBVPK6_LC_20_17_4, u_mesa_core.u_mesa2lb.byte_cnt_1_LC_20_17_5, u_mesa_core.u_mesa2lb.byte_cnt_RNIV2QP5_1_LC_20_17_6, u_mesa_core.u_mesa2lb.byte_cnt_RNIFH7A9_1_LC_20_17_7 }
set_location LT_20_17 20 17
ble_pack mesa_id_req_RNO_1_LC_20_18_1 { mesa_id_req_RNO_1 }
ble_pack u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_1_LC_20_18_2 { u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1 }
ble_pack u_mesa_core.u_mesa2ctrl.proc_lb1_subslot_ctrl12_LC_20_18_3 { u_mesa_core.u_mesa2ctrl.proc_lb1.subslot_ctrl12 }
ble_pack u_mesa_core.u_mesa2ctrl.byte_cnt_RNIMPF5F_1_LC_20_18_4 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNIMPF5F[1] }
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_8_LC_20_18_5 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNIMPF5F_1_u_mesa_core.u_mesa2ctrl.subslot_ctrl_8_REP_LUT4_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl[8] }
ble_pack mesa_id_req_RNO_0_LC_20_18_6 { mesa_id_req_RNO_0 }
ble_pack mesa_id_req_LC_20_18_7 { mesa_id_req_RNO, mesa_id_req }
clb_pack LT_20_18 { mesa_id_req_RNO_1_LC_20_18_1, u_mesa_core.u_mesa2ctrl.proc_lb1_un1_dword_sr_1_LC_20_18_2, u_mesa_core.u_mesa2ctrl.proc_lb1_subslot_ctrl12_LC_20_18_3, u_mesa_core.u_mesa2ctrl.byte_cnt_RNIMPF5F_1_LC_20_18_4, u_mesa_core.u_mesa2ctrl.subslot_ctrl_8_LC_20_18_5, mesa_id_req_RNO_0_LC_20_18_6, mesa_id_req_LC_20_18_7 }
set_location LT_20_18 20 18
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_LC_20_19_0 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_THRU_LUT4_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl[0] }
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_1_LC_20_19_1 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_1_THRU_LUT4_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl[1] }
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_2_LC_20_19_2 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_2_THRU_LUT4_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl[2] }
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_3_LC_20_19_3 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_3_THRU_LUT4_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl[3] }
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_4_LC_20_19_4 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_4_THRU_LUT4_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl[4] }
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_5_LC_20_19_5 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_5_THRU_LUT4_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl[5] }
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_6_LC_20_19_6 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_6_THRU_LUT4_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl[6] }
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_7_LC_20_19_7 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_7_THRU_LUT4_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl[7] }
clb_pack LT_20_19 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_LC_20_19_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl_1_LC_20_19_1, u_mesa_core.u_mesa2ctrl.subslot_ctrl_2_LC_20_19_2, u_mesa_core.u_mesa2ctrl.subslot_ctrl_3_LC_20_19_3, u_mesa_core.u_mesa2ctrl.subslot_ctrl_4_LC_20_19_4, u_mesa_core.u_mesa2ctrl.subslot_ctrl_5_LC_20_19_5, u_mesa_core.u_mesa2ctrl.subslot_ctrl_6_LC_20_19_6, u_mesa_core.u_mesa2ctrl.subslot_ctrl_7_LC_20_19_7 }
set_location LT_20_19 20 19
ble_pack u_mesa_core.u_mesa2ctrl.byte_cnt_RNO_0_0_LC_20_20_0 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNO_0[0] }
ble_pack u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_0_LC_20_20_1 { u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_0 }
ble_pack u_mesa_core.u_mesa2ctrl.byte_cnt_RNILVEE1_1_LC_20_20_2 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNILVEE1[1] }
ble_pack u_mesa_core.u_mesa2ctrl.byte_cnt_0_LC_20_20_3 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[0], u_mesa_core.u_mesa2ctrl.byte_cnt[0] }
ble_pack u_mesa_core.u_mesa2ctrl.byte_cnt_1_LC_20_20_4 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[1], u_mesa_core.u_mesa2ctrl.byte_cnt[1] }
ble_pack u_mesa_core.u_mesa2ctrl.byte_cnt_3_LC_20_20_5 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[3], u_mesa_core.u_mesa2ctrl.byte_cnt[3] }
ble_pack u_mesa_core.u_mesa2ctrl.byte_cnt_RNIS7QL_1_LC_20_20_6 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNIS7QL[1] }
ble_pack u_mesa_core.u_mesa2ctrl.byte_cnt_2_LC_20_20_7 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[2], u_mesa_core.u_mesa2ctrl.byte_cnt[2] }
clb_pack LT_20_20 { u_mesa_core.u_mesa2ctrl.byte_cnt_RNO_0_0_LC_20_20_0, u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_0_LC_20_20_1, u_mesa_core.u_mesa2ctrl.byte_cnt_RNILVEE1_1_LC_20_20_2, u_mesa_core.u_mesa2ctrl.byte_cnt_0_LC_20_20_3, u_mesa_core.u_mesa2ctrl.byte_cnt_1_LC_20_20_4, u_mesa_core.u_mesa2ctrl.byte_cnt_3_LC_20_20_5, u_mesa_core.u_mesa2ctrl.byte_cnt_RNIS7QL_1_LC_20_20_6, u_mesa_core.u_mesa2ctrl.byte_cnt_2_LC_20_20_7 }
set_location LT_20_20 20 20
ble_pack u_mesa_pi_spi.miso_sr_rst_20_LC_22_1_0 { u_mesa_pi_spi.miso_sr_rst_20_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_20 }
clb_pack LT_22_1 { u_mesa_pi_spi.miso_sr_rst_20_LC_22_1_0 }
set_location LT_22_1 22 1
ble_pack u_mesa_pi_spi.miso_sr_8_LC_22_2_0 { u_mesa_pi_spi.miso_sr_RNO[8], u_mesa_pi_spi.miso_sr[8] }
clb_pack LT_22_2 { u_mesa_pi_spi.miso_sr_8_LC_22_2_0 }
set_location LT_22_2 22 2
ble_pack u_mesa_pi_spi.miso_sr_6_LC_22_3_0 { u_mesa_pi_spi.miso_sr_RNO[6], u_mesa_pi_spi.miso_sr[6] }
clb_pack LT_22_3 { u_mesa_pi_spi.miso_sr_6_LC_22_3_0 }
set_location LT_22_3 22 3
ble_pack u_mesa_pi_spi.miso_sr_0_LC_22_4_0 { u_mesa_pi_spi.miso_sr_RNO[0], u_mesa_pi_spi.miso_sr[0] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_5_LC_22_4_1 { u_mesa_pi_spi.miso_sr_RNO_0[5] }
ble_pack u_mesa_pi_spi.miso_sr_rst_25_RNO_LC_22_4_2 { u_mesa_pi_spi.miso_sr_rst_25_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_6_LC_22_4_3 { u_mesa_pi_spi.miso_sr_RNO_0[6] }
ble_pack u_mesa_pi_spi.miso_sr_rst_24_RNO_LC_22_4_4 { u_mesa_pi_spi.miso_sr_rst_24_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_7_LC_22_4_5 { u_mesa_pi_spi.miso_sr_RNO_0[7] }
ble_pack u_mesa_pi_spi.miso_sr_rst_23_RNO_LC_22_4_6 { u_mesa_pi_spi.miso_sr_rst_23_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_8_LC_22_4_7 { u_mesa_pi_spi.miso_sr_RNO_0[8] }
clb_pack LT_22_4 { u_mesa_pi_spi.miso_sr_0_LC_22_4_0, u_mesa_pi_spi.miso_sr_RNO_0_5_LC_22_4_1, u_mesa_pi_spi.miso_sr_rst_25_RNO_LC_22_4_2, u_mesa_pi_spi.miso_sr_RNO_0_6_LC_22_4_3, u_mesa_pi_spi.miso_sr_rst_24_RNO_LC_22_4_4, u_mesa_pi_spi.miso_sr_RNO_0_7_LC_22_4_5, u_mesa_pi_spi.miso_sr_rst_23_RNO_LC_22_4_6, u_mesa_pi_spi.miso_sr_RNO_0_8_LC_22_4_7 }
set_location LT_22_4 22 4
ble_pack u_mesa_pi_spi.id_bit_cnt_0_LC_22_5_0 { u_mesa_pi_spi.id_bit_cnt_RNO[0], u_mesa_pi_spi.id_bit_cnt[0], u_mesa_pi_spi.id_bit_cnt_cry_c[0] }
ble_pack u_mesa_pi_spi.id_bit_cnt_1_LC_22_5_1 { u_mesa_pi_spi.id_bit_cnt_RNO[1], u_mesa_pi_spi.id_bit_cnt[1], u_mesa_pi_spi.id_bit_cnt_cry_c[1] }
ble_pack u_mesa_pi_spi.id_bit_cnt_2_LC_22_5_2 { u_mesa_pi_spi.id_bit_cnt_RNO[2], u_mesa_pi_spi.id_bit_cnt[2], u_mesa_pi_spi.id_bit_cnt_cry_c[2] }
ble_pack u_mesa_pi_spi.id_bit_cnt_3_LC_22_5_3 { u_mesa_pi_spi.id_bit_cnt_RNO[3], u_mesa_pi_spi.id_bit_cnt[3], u_mesa_pi_spi.id_bit_cnt_cry_c[3] }
ble_pack u_mesa_pi_spi.id_bit_cnt_4_LC_22_5_4 { u_mesa_pi_spi.id_bit_cnt_RNO[4], u_mesa_pi_spi.id_bit_cnt[4], u_mesa_pi_spi.id_bit_cnt_cry_c[4] }
ble_pack u_mesa_pi_spi.id_bit_cnt_5_LC_22_5_5 { u_mesa_pi_spi.id_bit_cnt_RNO[5], u_mesa_pi_spi.id_bit_cnt[5], u_mesa_pi_spi.id_bit_cnt_cry_c[5] }
ble_pack u_mesa_pi_spi.id_bit_cnt_6_LC_22_5_6 { u_mesa_pi_spi.id_bit_cnt_RNO[6], u_mesa_pi_spi.id_bit_cnt[6], u_mesa_pi_spi.id_bit_cnt_cry_c[6] }
ble_pack u_mesa_pi_spi.id_bit_cnt_7_LC_22_5_7 { u_mesa_pi_spi.id_bit_cnt_RNO[7], u_mesa_pi_spi.id_bit_cnt[7] }
clb_pack LT_22_5 { u_mesa_pi_spi.id_bit_cnt_0_LC_22_5_0, u_mesa_pi_spi.id_bit_cnt_1_LC_22_5_1, u_mesa_pi_spi.id_bit_cnt_2_LC_22_5_2, u_mesa_pi_spi.id_bit_cnt_3_LC_22_5_3, u_mesa_pi_spi.id_bit_cnt_4_LC_22_5_4, u_mesa_pi_spi.id_bit_cnt_5_LC_22_5_5, u_mesa_pi_spi.id_bit_cnt_6_LC_22_5_6, u_mesa_pi_spi.id_bit_cnt_7_LC_22_5_7 }
set_location LT_22_5 22 5
ble_pack u_mesa_pi_spi.miso_sr_10_LC_22_6_0 { u_mesa_pi_spi.miso_sr_RNO[10], u_mesa_pi_spi.miso_sr[10] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_9_LC_22_6_1 { u_mesa_pi_spi.miso_sr_RNO_0[9] }
ble_pack u_mesa_pi_spi.miso_sr_rst_21_RNO_LC_22_6_2 { u_mesa_pi_spi.miso_sr_rst_21_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_4_57_LC_22_6_3 { u_mesa_pi_spi.miso_sr_RNO_4[57] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_4_58_LC_22_6_4 { u_mesa_pi_spi.miso_sr_RNO_4[58] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_4_61_LC_22_6_5 { u_mesa_pi_spi.miso_sr_RNO_4[61] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_4_63_LC_22_6_6 { u_mesa_pi_spi.miso_sr_RNO_4[63] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_5_58_LC_22_6_7 { u_mesa_pi_spi.miso_sr_RNO_5[58] }
clb_pack LT_22_6 { u_mesa_pi_spi.miso_sr_10_LC_22_6_0, u_mesa_pi_spi.miso_sr_RNO_0_9_LC_22_6_1, u_mesa_pi_spi.miso_sr_rst_21_RNO_LC_22_6_2, u_mesa_pi_spi.miso_sr_RNO_4_57_LC_22_6_3, u_mesa_pi_spi.miso_sr_RNO_4_58_LC_22_6_4, u_mesa_pi_spi.miso_sr_RNO_4_61_LC_22_6_5, u_mesa_pi_spi.miso_sr_RNO_4_63_LC_22_6_6, u_mesa_pi_spi.miso_sr_RNO_5_58_LC_22_6_7 }
set_location LT_22_6 22 6
ble_pack u_mesa_pi_spi.miso_sr_RNO_5_57_LC_22_7_0 { u_mesa_pi_spi.miso_sr_RNO_5[57] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_3_57_LC_22_7_1 { u_mesa_pi_spi.miso_sr_RNO_3[57] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_1_57_LC_22_7_2 { u_mesa_pi_spi.miso_sr_RNO_1[57] }
ble_pack u_mesa_pi_spi.miso_sr_RNI9V7G_11_LC_22_7_3 { u_mesa_pi_spi.miso_sr_RNI9V7G[11] }
ble_pack u_mesa_pi_spi.miso_sr_11_LC_22_7_4 { u_mesa_pi_spi.miso_sr_RNO[11], u_mesa_pi_spi.miso_sr[11] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_2_58_LC_22_7_5 { u_mesa_pi_spi.miso_sr_RNO_2[58] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_1_58_LC_22_7_6 { u_mesa_pi_spi.miso_sr_RNO_1[58] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_3_58_LC_22_7_7 { u_mesa_pi_spi.miso_sr_RNO_3[58] }
clb_pack LT_22_7 { u_mesa_pi_spi.miso_sr_RNO_5_57_LC_22_7_0, u_mesa_pi_spi.miso_sr_RNO_3_57_LC_22_7_1, u_mesa_pi_spi.miso_sr_RNO_1_57_LC_22_7_2, u_mesa_pi_spi.miso_sr_RNI9V7G_11_LC_22_7_3, u_mesa_pi_spi.miso_sr_11_LC_22_7_4, u_mesa_pi_spi.miso_sr_RNO_2_58_LC_22_7_5, u_mesa_pi_spi.miso_sr_RNO_1_58_LC_22_7_6, u_mesa_pi_spi.miso_sr_RNO_3_58_LC_22_7_7 }
set_location LT_22_7 22 7
ble_pack u_mesa_pi_spi.miso_sr_15_LC_22_8_0 { u_mesa_pi_spi.miso_sr_RNO[15], u_mesa_pi_spi.miso_sr[15] }
ble_pack u_mesa_pi_spi.miso_sr_RNI938G_15_LC_22_8_1 { u_mesa_pi_spi.miso_sr_RNI938G[15] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_5_61_LC_22_8_2 { u_mesa_pi_spi.miso_sr_RNO_5[61] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_3_61_LC_22_8_3 { u_mesa_pi_spi.miso_sr_RNO_3[61] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_1_61_LC_22_8_4 { u_mesa_pi_spi.miso_sr_RNO_1[61] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_3_63_LC_22_8_5 { u_mesa_pi_spi.miso_sr_RNO_3[63] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_1_63_LC_22_8_6 { u_mesa_pi_spi.miso_sr_RNO_1[63] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_2_63_LC_22_8_7 { u_mesa_pi_spi.miso_sr_RNO_2[63] }
clb_pack LT_22_8 { u_mesa_pi_spi.miso_sr_15_LC_22_8_0, u_mesa_pi_spi.miso_sr_RNI938G_15_LC_22_8_1, u_mesa_pi_spi.miso_sr_RNO_5_61_LC_22_8_2, u_mesa_pi_spi.miso_sr_RNO_3_61_LC_22_8_3, u_mesa_pi_spi.miso_sr_RNO_1_61_LC_22_8_4, u_mesa_pi_spi.miso_sr_RNO_3_63_LC_22_8_5, u_mesa_pi_spi.miso_sr_RNO_1_63_LC_22_8_6, u_mesa_pi_spi.miso_sr_RNO_2_63_LC_22_8_7 }
set_location LT_22_8 22 8
ble_pack u_mesa_pi_spi.miso_sr_32_LC_22_9_0 { u_mesa_pi_spi.miso_sr_RNO[32], u_mesa_pi_spi.miso_sr[32] }
ble_pack u_mesa_pi_spi.miso_sr_33_LC_22_9_1 { u_mesa_pi_spi.miso_sr_RNO[33], u_mesa_pi_spi.miso_sr[33] }
ble_pack u_mesa_pi_spi.miso_sr_34_LC_22_9_2 { u_mesa_pi_spi.miso_sr_RNO[34], u_mesa_pi_spi.miso_sr[34] }
ble_pack u_mesa_pi_spi.miso_sr_35_LC_22_9_3 { u_mesa_pi_spi.miso_sr_RNO[35], u_mesa_pi_spi.miso_sr[35] }
ble_pack u_mesa_pi_spi.miso_sr_36_LC_22_9_4 { u_mesa_pi_spi.miso_sr_RNO[36], u_mesa_pi_spi.miso_sr[36] }
ble_pack u_mesa_pi_spi.miso_sr_37_LC_22_9_5 { u_mesa_pi_spi.miso_sr_RNO[37], u_mesa_pi_spi.miso_sr[37] }
ble_pack u_mesa_pi_spi.miso_sr_38_LC_22_9_6 { u_mesa_pi_spi.miso_sr_RNO[38], u_mesa_pi_spi.miso_sr[38] }
ble_pack u_mesa_pi_spi.miso_sr_39_LC_22_9_7 { u_mesa_pi_spi.miso_sr_RNO[39], u_mesa_pi_spi.miso_sr[39] }
clb_pack LT_22_9 { u_mesa_pi_spi.miso_sr_32_LC_22_9_0, u_mesa_pi_spi.miso_sr_33_LC_22_9_1, u_mesa_pi_spi.miso_sr_34_LC_22_9_2, u_mesa_pi_spi.miso_sr_35_LC_22_9_3, u_mesa_pi_spi.miso_sr_36_LC_22_9_4, u_mesa_pi_spi.miso_sr_37_LC_22_9_5, u_mesa_pi_spi.miso_sr_38_LC_22_9_6, u_mesa_pi_spi.miso_sr_39_LC_22_9_7 }
set_location LT_22_9 22 9
ble_pack u_mesa_pi_spi.miso_sr_40_LC_22_10_0 { u_mesa_pi_spi.miso_sr_RNO[40], u_mesa_pi_spi.miso_sr[40] }
ble_pack u_mesa_pi_spi.miso_sr_41_LC_22_10_1 { u_mesa_pi_spi.miso_sr_RNO[41], u_mesa_pi_spi.miso_sr[41] }
ble_pack u_mesa_pi_spi.miso_sr_42_LC_22_10_2 { u_mesa_pi_spi.miso_sr_RNO[42], u_mesa_pi_spi.miso_sr[42] }
ble_pack u_mesa_pi_spi.miso_sr_43_LC_22_10_3 { u_mesa_pi_spi.miso_sr_RNO[43], u_mesa_pi_spi.miso_sr[43] }
ble_pack u_mesa_pi_spi.miso_sr_44_LC_22_10_4 { u_mesa_pi_spi.miso_sr_RNO[44], u_mesa_pi_spi.miso_sr[44] }
ble_pack u_mesa_pi_spi.miso_sr_45_LC_22_10_5 { u_mesa_pi_spi.miso_sr_RNO[45], u_mesa_pi_spi.miso_sr[45] }
ble_pack u_mesa_pi_spi.miso_sr_46_LC_22_10_6 { u_mesa_pi_spi.miso_sr_RNO[46], u_mesa_pi_spi.miso_sr[46] }
clb_pack LT_22_10 { u_mesa_pi_spi.miso_sr_40_LC_22_10_0, u_mesa_pi_spi.miso_sr_41_LC_22_10_1, u_mesa_pi_spi.miso_sr_42_LC_22_10_2, u_mesa_pi_spi.miso_sr_43_LC_22_10_3, u_mesa_pi_spi.miso_sr_44_LC_22_10_4, u_mesa_pi_spi.miso_sr_45_LC_22_10_5, u_mesa_pi_spi.miso_sr_46_LC_22_10_6 }
set_location LT_22_10 22 10
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_21_LC_22_11_0 { u_mesa_pi_spi.miso_sr_RNO_0[21] }
ble_pack u_mesa_pi_spi.miso_sr_rst_23_RNIP0JM_LC_22_11_1 { u_mesa_pi_spi.miso_sr_rst_23_RNIP0JM }
ble_pack u_mesa_pi_spi.miso_sr_7_LC_22_11_2 { u_mesa_pi_spi.miso_sr_RNO[7], u_mesa_pi_spi.miso_sr[7] }
ble_pack u_mesa_pi_spi.miso_sr_rst_9_RNO_LC_22_11_3 { u_mesa_pi_spi.miso_sr_rst_9_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_22_LC_22_11_4 { u_mesa_pi_spi.miso_sr_RNO_0[22] }
ble_pack u_mesa_pi_spi.miso_sr_rst_8_RNO_LC_22_11_5 { u_mesa_pi_spi.miso_sr_rst_8_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_23_LC_22_11_6 { u_mesa_pi_spi.miso_sr_RNO_0[23] }
ble_pack u_mesa_pi_spi.miso_sr_rst_7_RNO_LC_22_11_7 { u_mesa_pi_spi.miso_sr_rst_7_RNO }
clb_pack LT_22_11 { u_mesa_pi_spi.miso_sr_RNO_0_21_LC_22_11_0, u_mesa_pi_spi.miso_sr_rst_23_RNIP0JM_LC_22_11_1, u_mesa_pi_spi.miso_sr_7_LC_22_11_2, u_mesa_pi_spi.miso_sr_rst_9_RNO_LC_22_11_3, u_mesa_pi_spi.miso_sr_RNO_0_22_LC_22_11_4, u_mesa_pi_spi.miso_sr_rst_8_RNO_LC_22_11_5, u_mesa_pi_spi.miso_sr_RNO_0_23_LC_22_11_6, u_mesa_pi_spi.miso_sr_rst_7_RNO_LC_22_11_7 }
set_location LT_22_11 22 11
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_5_LC_22_12_0 { u_mesa_core.u_mesa_decode.payload_cnt_RNO[5], u_mesa_core.u_mesa_decode.payload_cnt[5] }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_6_LC_22_12_1 { u_mesa_core.u_mesa_decode.payload_cnt_RNO[6], u_mesa_core.u_mesa_decode.payload_cnt[6] }
ble_pack u_mesa_core.u_mesa_decode.byte_cnt_0_LC_22_12_2 { u_mesa_core.u_mesa_decode.byte_cnt_RNO[0], u_mesa_core.u_mesa_decode.byte_cnt[0] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_30_LC_22_12_3 { u_mesa_pi_spi.miso_sr_RNO_0[30] }
ble_pack u_mesa_pi_spi.miso_sr_rst_0_RNO_LC_22_12_4 { u_mesa_pi_spi.miso_sr_rst_0_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_31_LC_22_12_5 { u_mesa_pi_spi.miso_sr_RNO_0[31] }
ble_pack u_mesa_pi_spi.miso_sr_rst_RNO_LC_22_12_6 { u_mesa_pi_spi.miso_sr_rst_RNO }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_4_LC_22_12_7 { u_mesa_pi_spi.miso_sr_RNO_0[4] }
clb_pack LT_22_12 { u_mesa_core.u_mesa_decode.payload_cnt_5_LC_22_12_0, u_mesa_core.u_mesa_decode.payload_cnt_6_LC_22_12_1, u_mesa_core.u_mesa_decode.byte_cnt_0_LC_22_12_2, u_mesa_pi_spi.miso_sr_RNO_0_30_LC_22_12_3, u_mesa_pi_spi.miso_sr_rst_0_RNO_LC_22_12_4, u_mesa_pi_spi.miso_sr_RNO_0_31_LC_22_12_5, u_mesa_pi_spi.miso_sr_rst_RNO_LC_22_12_6, u_mesa_pi_spi.miso_sr_RNO_0_4_LC_22_12_7 }
set_location LT_22_12 22 12
ble_pack u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c_LC_22_13_0 { u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_1_LC_22_13_1 { u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[1], u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_1_0_c }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_2_LC_22_13_2 { u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[2], u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_2_0_c }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_3_LC_22_13_3 { u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[3], u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_3_0_c }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_4_LC_22_13_4 { u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[4], u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_4_0_c }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_5_LC_22_13_5 { u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[5], u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_5_0_c }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_6_LC_22_13_6 { u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[6], u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_6_0_c }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_7_LC_22_13_7 { u_mesa_core.u_mesa_decode.payload_cnt_RNO[7], u_mesa_core.u_mesa_decode.payload_cnt[7] }
clb_pack LT_22_13 { u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c_LC_22_13_0, u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_1_LC_22_13_1, u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_2_LC_22_13_2, u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_3_LC_22_13_3, u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_4_LC_22_13_4, u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_5_LC_22_13_5, u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_6_LC_22_13_6, u_mesa_core.u_mesa_decode.payload_cnt_7_LC_22_13_7 }
set_location LT_22_13 22 13
ble_pack u_mesa_core.u_mesa_decode.byte_rdy_LC_22_14_0 { u_mesa_core.u_mesa_decode.byte_rdy_RNO, u_mesa_core.u_mesa_decode.byte_rdy }
ble_pack u_mesa_core.u_mesa_decode.packet_jk_LC_22_14_1 { u_mesa_core.u_mesa_decode.packet_jk_RNO, u_mesa_core.u_mesa_decode.packet_jk }
ble_pack u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_3_LC_22_14_2 { u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_3 }
ble_pack u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_1_LC_22_14_3 { u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_1 }
ble_pack u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_LC_22_14_4 { u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ }
ble_pack u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_4_LC_22_14_5 { u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_4 }
ble_pack u_mesa_core.u_mesa_decode.packet_done_RNO_2_LC_22_14_6 { u_mesa_core.u_mesa_decode.packet_done_RNO_2 }
ble_pack u_mesa_core.u_mesa_decode.packet_done_LC_22_14_7 { u_mesa_core.u_mesa_decode.packet_done_RNO, u_mesa_core.u_mesa_decode.packet_done }
clb_pack LT_22_14 { u_mesa_core.u_mesa_decode.byte_rdy_LC_22_14_0, u_mesa_core.u_mesa_decode.packet_jk_LC_22_14_1, u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_3_LC_22_14_2, u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_1_LC_22_14_3, u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_LC_22_14_4, u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_4_LC_22_14_5, u_mesa_core.u_mesa_decode.packet_done_RNO_2_LC_22_14_6, u_mesa_core.u_mesa_decode.packet_done_LC_22_14_7 }
set_location LT_22_14 22 14
ble_pack u_mesa_pi_spi.miso_sr_rst_7_LC_22_15_0 { u_mesa_pi_spi.miso_sr_rst_7_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_7 }
clb_pack LT_22_15 { u_mesa_pi_spi.miso_sr_rst_7_LC_22_15_0 }
set_location LT_22_15 22 15
ble_pack u_mesa_core.u_mesa2lb.header_jk_RNICSVQ_LC_22_16_0 { u_mesa_core.u_mesa2lb.header_jk_RNICSVQ }
ble_pack u_mesa_core.u_mesa2lb.wr_jk_RNO_0_LC_22_16_1 { u_mesa_core.u_mesa2lb.wr_jk_RNO_0 }
ble_pack u_mesa_core.u_mesa2lb.wr_jk_LC_22_16_2 { u_mesa_core.u_mesa2lb.wr_jk_RNO, u_mesa_core.u_mesa2lb.wr_jk }
ble_pack u_mesa_core.u_mesa2lb.rx_byte_stop_p3_0_LC_22_16_3 { u_mesa_core.u_mesa2lb.rx_byte_stop_p3_0_THRU_LUT4_0, u_mesa_core.u_mesa2lb.rx_byte_stop_p3[0] }
ble_pack u_mesa_core.u_mesa2lb.ro_header_rdy_LC_22_16_4 { u_mesa_core.u_mesa2lb.dword_stage_RNIT3IR_2_u_mesa_core.u_mesa2lb.ro_header_rdy_REP_LUT4_0, u_mesa_core.u_mesa2lb.ro_header_rdy }
ble_pack u_mesa_core.u_mesa2lb.rx_byte_stop_p1_0_LC_22_16_5 { u_mesa_core.u_mesa2lb.rx_byte_stop_p1_0_THRU_LUT4_0, u_mesa_core.u_mesa2lb.rx_byte_stop_p1[0] }
ble_pack u_mesa_core.u_mesa2lb.rx_byte_stop_p2_0_LC_22_16_6 { u_mesa_core.u_mesa2lb.rx_byte_stop_p2_0_THRU_LUT4_0, u_mesa_core.u_mesa2lb.rx_byte_stop_p2[0] }
ble_pack u_mesa_core.u_mesa2lb.dword_rdy_LC_22_16_7 { u_mesa_core.u_mesa2lb.byte_cnt_RNILDFE_1_u_mesa_core.u_mesa2lb.dword_rdy_REP_LUT4_0, u_mesa_core.u_mesa2lb.dword_rdy }
clb_pack LT_22_16 { u_mesa_core.u_mesa2lb.header_jk_RNICSVQ_LC_22_16_0, u_mesa_core.u_mesa2lb.wr_jk_RNO_0_LC_22_16_1, u_mesa_core.u_mesa2lb.wr_jk_LC_22_16_2, u_mesa_core.u_mesa2lb.rx_byte_stop_p3_0_LC_22_16_3, u_mesa_core.u_mesa2lb.ro_header_rdy_LC_22_16_4, u_mesa_core.u_mesa2lb.rx_byte_stop_p1_0_LC_22_16_5, u_mesa_core.u_mesa2lb.rx_byte_stop_p2_0_LC_22_16_6, u_mesa_core.u_mesa2lb.dword_rdy_LC_22_16_7 }
set_location LT_22_16 22 16
ble_pack u_mesa_core.u_mesa2lb.addr_len_4_LC_22_17_0 { u_mesa_core.u_mesa2lb.addr_len_RNO[4], u_mesa_core.u_mesa2lb.addr_len[4] }
ble_pack u_mesa_core.u_mesa2lb.dword_stage_RNIT3IR_2_LC_22_17_1 { u_mesa_core.u_mesa2lb.dword_stage_RNIT3IR[2] }
ble_pack u_mesa_core.u_mesa2lb.dword_rdy_RNIRE24_LC_22_17_2 { u_mesa_core.u_mesa2lb.dword_rdy_RNIRE24 }
ble_pack u_mesa_core.u_mesa2lb.dword_stage_RNIG2SF_2_LC_22_17_3 { u_mesa_core.u_mesa2lb.dword_stage_RNIG2SF[2] }
ble_pack u_mesa_core.u_mesa2lb.dword_stage_RNIEUH64_2_LC_22_17_4 { u_mesa_core.u_mesa2lb.dword_stage_RNIEUH64[2] }
ble_pack u_mesa_core.u_mesa2lb.dword_rdy_RNI8GOF_LC_22_17_5 { u_mesa_core.u_mesa2lb.dword_rdy_RNI8GOF }
ble_pack u_mesa_core.u_mesa2lb.dword_stage_RNIIMCR1_1_LC_22_17_6 { u_mesa_core.u_mesa2lb.dword_stage_RNIIMCR1[1] }
ble_pack u_mesa_core.u_mesa2lb.rd_jk_RNI2A0C_LC_22_17_7 { u_mesa_core.u_mesa2lb.rd_jk_RNI2A0C }
clb_pack LT_22_17 { u_mesa_core.u_mesa2lb.addr_len_4_LC_22_17_0, u_mesa_core.u_mesa2lb.dword_stage_RNIT3IR_2_LC_22_17_1, u_mesa_core.u_mesa2lb.dword_rdy_RNIRE24_LC_22_17_2, u_mesa_core.u_mesa2lb.dword_stage_RNIG2SF_2_LC_22_17_3, u_mesa_core.u_mesa2lb.dword_stage_RNIEUH64_2_LC_22_17_4, u_mesa_core.u_mesa2lb.dword_rdy_RNI8GOF_LC_22_17_5, u_mesa_core.u_mesa2lb.dword_stage_RNIIMCR1_1_LC_22_17_6, u_mesa_core.u_mesa2lb.rd_jk_RNI2A0C_LC_22_17_7 }
set_location LT_22_17 22 17
ble_pack u_mesa_core.u_mesa2lb.rd_jk_RNIURLM3_LC_22_18_0 { u_mesa_core.u_mesa2lb.rd_jk_RNIURLM3 }
ble_pack u_mesa_core.u_mesa2lb.reading_LC_22_18_1 { u_mesa_core.u_mesa2lb.reading_RNO, u_mesa_core.u_mesa2lb.reading }
ble_pack u_mesa_core.u_mesa2lb.rd_done_LC_22_18_2 { u_mesa_core.u_mesa2lb.rd_done_RNO, u_mesa_core.u_mesa2lb.rd_done }
ble_pack u_mesa_core.u_mesa2lb.addr_len_0_LC_22_18_3 { u_mesa_core.u_mesa2lb.addr_len_RNO[0], u_mesa_core.u_mesa2lb.addr_len[0] }
ble_pack u_mesa_core.u_mesa2lb.addr_len_5_LC_22_18_4 { u_mesa_core.u_mesa2lb.addr_len_RNO[5], u_mesa_core.u_mesa2lb.addr_len[5] }
ble_pack u_mesa_core.u_mesa2lb.addr_len_1_LC_22_18_5 { u_mesa_core.u_mesa2lb.addr_len_RNO[1], u_mesa_core.u_mesa2lb.addr_len[1] }
ble_pack u_mesa_core.u_mesa2lb.addr_len_2_LC_22_18_6 { u_mesa_core.u_mesa2lb.addr_len_RNO[2], u_mesa_core.u_mesa2lb.addr_len[2] }
ble_pack u_mesa_core.u_mesa2lb.addr_len_3_LC_22_18_7 { u_mesa_core.u_mesa2lb.addr_len_RNO[3], u_mesa_core.u_mesa2lb.addr_len[3] }
clb_pack LT_22_18 { u_mesa_core.u_mesa2lb.rd_jk_RNIURLM3_LC_22_18_0, u_mesa_core.u_mesa2lb.reading_LC_22_18_1, u_mesa_core.u_mesa2lb.rd_done_LC_22_18_2, u_mesa_core.u_mesa2lb.addr_len_0_LC_22_18_3, u_mesa_core.u_mesa2lb.addr_len_5_LC_22_18_4, u_mesa_core.u_mesa2lb.addr_len_1_LC_22_18_5, u_mesa_core.u_mesa2lb.addr_len_2_LC_22_18_6, u_mesa_core.u_mesa2lb.addr_len_3_LC_22_18_7 }
set_location LT_22_18 22 18
ble_pack u_mesa_core.u_mesa2lb.rd_jk_RNO_0_LC_22_19_0 { u_mesa_core.u_mesa2lb.rd_jk_RNO_0 }
ble_pack u_mesa_core.u_mesa2lb.rd_jk_LC_22_19_1 { u_mesa_core.u_mesa2lb.rd_jk_RNO, u_mesa_core.u_mesa2lb.rd_jk }
ble_pack u_mesa_core.u_mesa2lb.rd_done_p1_LC_22_19_2 { u_mesa_core.u_mesa2lb.rd_done_p1_THRU_LUT4_0, u_mesa_core.u_mesa2lb.rd_done_p1 }
ble_pack u_mesa_core.u_mesa2lb.wr_jk_RNO_1_LC_22_19_3 { u_mesa_core.u_mesa2lb.wr_jk_RNO_1 }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_RNIQNIV9_10_LC_22_19_4 { u_mesa_core.u_mesa2lb.dword_sr_RNIQNIV9[10] }
ble_pack u_mesa_core.u_mesa2lb.dword_stage_1_LC_22_19_5 { u_mesa_core.u_mesa2lb.dword_stage_RNO[1], u_mesa_core.u_mesa2lb.dword_stage[1] }
ble_pack u_mesa_core.u_mesa2lb.dword_stage_2_LC_22_19_6 { u_mesa_core.u_mesa2lb.dword_stage_RNO[2], u_mesa_core.u_mesa2lb.dword_stage[2] }
ble_pack u_mesa_core.u_mesa2lb.byte_cnt_0_LC_22_19_7 { u_mesa_core.u_mesa2lb.byte_cnt_RNO[0], u_mesa_core.u_mesa2lb.byte_cnt[0] }
clb_pack LT_22_19 { u_mesa_core.u_mesa2lb.rd_jk_RNO_0_LC_22_19_0, u_mesa_core.u_mesa2lb.rd_jk_LC_22_19_1, u_mesa_core.u_mesa2lb.rd_done_p1_LC_22_19_2, u_mesa_core.u_mesa2lb.wr_jk_RNO_1_LC_22_19_3, u_mesa_core.u_mesa2lb.dword_sr_RNIQNIV9_10_LC_22_19_4, u_mesa_core.u_mesa2lb.dword_stage_1_LC_22_19_5, u_mesa_core.u_mesa2lb.dword_stage_2_LC_22_19_6, u_mesa_core.u_mesa2lb.byte_cnt_0_LC_22_19_7 }
set_location LT_22_19 22 19
ble_pack u_mesa_core.u_mesa_decode.byte_pingpong_LC_22_20_0 { u_mesa_core.u_mesa_decode.byte_pingpong_RNO, u_mesa_core.u_mesa_decode.byte_pingpong }
clb_pack LT_22_20 { u_mesa_core.u_mesa_decode.byte_pingpong_LC_22_20_0 }
set_location LT_22_20 22 20
ble_pack u_mesa_pi_spi.miso_sr_rst_23_LC_23_1_0 { u_mesa_pi_spi.miso_sr_rst_23_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_23 }
clb_pack LT_23_1 { u_mesa_pi_spi.miso_sr_rst_23_LC_23_1_0 }
set_location LT_23_1 23 1
ble_pack u_mesa_pi_spi.miso_sr_rst_30_LC_23_2_0 { u_mesa_pi_spi.miso_sr_rst_30_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_30 }
clb_pack LT_23_2 { u_mesa_pi_spi.miso_sr_rst_30_LC_23_2_0 }
set_location LT_23_2 23 2
ble_pack u_mesa_pi_spi.miso_sr_2_LC_23_3_0 { u_mesa_pi_spi.miso_sr_RNO[2], u_mesa_pi_spi.miso_sr[2] }
clb_pack LT_23_3 { u_mesa_pi_spi.miso_sr_2_LC_23_3_0 }
set_location LT_23_3 23 3
ble_pack u_mesa_pi_spi.id_bit_cnt_RNIML6V_5_LC_23_4_0 { u_mesa_pi_spi.id_bit_cnt_RNIML6V[5] }
ble_pack u_mesa_pi_spi.id_bit_cnt_RNI9JPK_2_LC_23_4_1 { u_mesa_pi_spi.id_bit_cnt_RNI9JPK[2] }
ble_pack u_mesa_pi_spi.mesa_id_jk_RNI665V2_LC_23_4_2 { u_mesa_pi_spi.mesa_id_jk_RNI665V2 }
ble_pack u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_1_LC_23_4_3 { u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_1 }
ble_pack u_mesa_pi_spi.miso_sr_RNO_7_32_LC_23_4_4 { u_mesa_pi_spi.miso_sr_RNO_7[32] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_2_33_LC_23_4_5 { u_mesa_pi_spi.miso_sr_RNO_2[33] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_1_33_LC_23_4_6 { u_mesa_pi_spi.miso_sr_RNO_1[33] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_33_LC_23_4_7 { u_mesa_pi_spi.miso_sr_RNO_0[33] }
clb_pack LT_23_4 { u_mesa_pi_spi.id_bit_cnt_RNIML6V_5_LC_23_4_0, u_mesa_pi_spi.id_bit_cnt_RNI9JPK_2_LC_23_4_1, u_mesa_pi_spi.mesa_id_jk_RNI665V2_LC_23_4_2, u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_1_LC_23_4_3, u_mesa_pi_spi.miso_sr_RNO_7_32_LC_23_4_4, u_mesa_pi_spi.miso_sr_RNO_2_33_LC_23_4_5, u_mesa_pi_spi.miso_sr_RNO_1_33_LC_23_4_6, u_mesa_pi_spi.miso_sr_RNO_0_33_LC_23_4_7 }
set_location LT_23_4 23 4
ble_pack u_mesa_pi_spi.id_bit_cnt_RNIH5J91_6_LC_23_5_0 { u_mesa_pi_spi.id_bit_cnt_RNIH5J91[6] }
ble_pack u_mesa_pi_spi.id_bit_cnt_RNIBLPK_3_LC_23_5_1 { u_mesa_pi_spi.id_bit_cnt_RNIBLPK[3] }
ble_pack u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_LC_23_5_2 { u_mesa_pi_spi.mesa_id_jk_RNIEEUV1 }
ble_pack u_mesa_pi_spi.miso_sr_RNO_4_32_LC_23_5_3 { u_mesa_pi_spi.miso_sr_RNO_4[32] }
ble_pack u_mesa_pi_spi.id_bit_cnt_RNIMAJ91_6_LC_23_5_4 { u_mesa_pi_spi.id_bit_cnt_RNIMAJ91[6] }
ble_pack u_mesa_pi_spi.id_bit_cnt_RNI986V_0_LC_23_5_5 { u_mesa_pi_spi.id_bit_cnt_RNI986V[0] }
ble_pack u_mesa_pi_spi.id_bit_cnt_RNIBLPK_0_3_LC_23_5_6 { u_mesa_pi_spi.id_bit_cnt_RNIBLPK_0[3] }
ble_pack u_mesa_pi_spi.id_bit_cnt_RNIMAJ91_7_LC_23_5_7 { u_mesa_pi_spi.id_bit_cnt_RNIMAJ91[7] }
clb_pack LT_23_5 { u_mesa_pi_spi.id_bit_cnt_RNIH5J91_6_LC_23_5_0, u_mesa_pi_spi.id_bit_cnt_RNIBLPK_3_LC_23_5_1, u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_LC_23_5_2, u_mesa_pi_spi.miso_sr_RNO_4_32_LC_23_5_3, u_mesa_pi_spi.id_bit_cnt_RNIMAJ91_6_LC_23_5_4, u_mesa_pi_spi.id_bit_cnt_RNI986V_0_LC_23_5_5, u_mesa_pi_spi.id_bit_cnt_RNIBLPK_0_3_LC_23_5_6, u_mesa_pi_spi.id_bit_cnt_RNIMAJ91_7_LC_23_5_7 }
set_location LT_23_5 23 5
ble_pack u_mesa_pi_spi.miso_sr_RNO_5_56_LC_23_6_0 { u_mesa_pi_spi.miso_sr_RNO_5[56] }
ble_pack u_mesa_pi_spi.miso_sr_rst_29_RNIPQIM_LC_23_6_1 { u_mesa_pi_spi.miso_sr_rst_29_RNIPQIM }
ble_pack u_mesa_pi_spi.miso_sr_RNO_4_56_LC_23_6_2 { u_mesa_pi_spi.miso_sr_RNO_4[56] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_2_56_LC_23_6_3 { u_mesa_pi_spi.miso_sr_RNO_2[56] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_3_56_LC_23_6_4 { u_mesa_pi_spi.miso_sr_RNO_3[56] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_1_56_LC_23_6_5 { u_mesa_pi_spi.miso_sr_RNO_1[56] }
ble_pack u_mesa_pi_spi.miso_sr_1_LC_23_6_6 { u_mesa_pi_spi.miso_sr_RNO[1], u_mesa_pi_spi.miso_sr[1] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_2_57_LC_23_6_7 { u_mesa_pi_spi.miso_sr_RNO_2[57] }
clb_pack LT_23_6 { u_mesa_pi_spi.miso_sr_RNO_5_56_LC_23_6_0, u_mesa_pi_spi.miso_sr_rst_29_RNIPQIM_LC_23_6_1, u_mesa_pi_spi.miso_sr_RNO_4_56_LC_23_6_2, u_mesa_pi_spi.miso_sr_RNO_2_56_LC_23_6_3, u_mesa_pi_spi.miso_sr_RNO_3_56_LC_23_6_4, u_mesa_pi_spi.miso_sr_RNO_1_56_LC_23_6_5, u_mesa_pi_spi.miso_sr_1_LC_23_6_6, u_mesa_pi_spi.miso_sr_RNO_2_57_LC_23_6_7 }
set_location LT_23_6 23 6
ble_pack u_mesa_pi_spi.miso_sr_RNO_4_60_LC_23_7_0 { u_mesa_pi_spi.miso_sr_RNO_4[60] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_2_60_LC_23_7_1 { u_mesa_pi_spi.miso_sr_RNO_2[60] }
ble_pack u_mesa_pi_spi.miso_sr_RNI918G_13_LC_23_7_2 { u_mesa_pi_spi.miso_sr_RNI918G[13] }
ble_pack u_mesa_pi_spi.miso_sr_13_LC_23_7_3 { u_mesa_pi_spi.miso_sr_RNO[13], u_mesa_pi_spi.miso_sr[13] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_5_60_LC_23_7_4 { u_mesa_pi_spi.miso_sr_RNO_5[60] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_3_60_LC_23_7_5 { u_mesa_pi_spi.miso_sr_RNO_3[60] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_1_60_LC_23_7_6 { u_mesa_pi_spi.miso_sr_RNO_1[60] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_2_61_LC_23_7_7 { u_mesa_pi_spi.miso_sr_RNO_2[61] }
clb_pack LT_23_7 { u_mesa_pi_spi.miso_sr_RNO_4_60_LC_23_7_0, u_mesa_pi_spi.miso_sr_RNO_2_60_LC_23_7_1, u_mesa_pi_spi.miso_sr_RNI918G_13_LC_23_7_2, u_mesa_pi_spi.miso_sr_13_LC_23_7_3, u_mesa_pi_spi.miso_sr_RNO_5_60_LC_23_7_4, u_mesa_pi_spi.miso_sr_RNO_3_60_LC_23_7_5, u_mesa_pi_spi.miso_sr_RNO_1_60_LC_23_7_6, u_mesa_pi_spi.miso_sr_RNO_2_61_LC_23_7_7 }
set_location LT_23_7 23 7
ble_pack u_mesa_core.u_mesa_decode.byte_cnt_RNIFTRJ_0_LC_23_8_0 { u_mesa_core.u_mesa_decode.byte_cnt_RNIFTRJ[0] }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_7_LC_23_8_1 { u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[7] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_6_32_LC_23_8_2 { u_mesa_pi_spi.miso_sr_RNO_6[32] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_56_LC_23_8_3 { u_mesa_pi_spi.miso_sr_RNO_0[56] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_57_LC_23_8_4 { u_mesa_pi_spi.miso_sr_RNO_0[57] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_58_LC_23_8_5 { u_mesa_pi_spi.miso_sr_RNO_0[58] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_61_LC_23_8_6 { u_mesa_pi_spi.miso_sr_RNO_0[61] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_63_LC_23_8_7 { u_mesa_pi_spi.miso_sr_RNO_0[63] }
clb_pack LT_23_8 { u_mesa_core.u_mesa_decode.byte_cnt_RNIFTRJ_0_LC_23_8_0, u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_7_LC_23_8_1, u_mesa_pi_spi.miso_sr_RNO_6_32_LC_23_8_2, u_mesa_pi_spi.miso_sr_RNO_0_56_LC_23_8_3, u_mesa_pi_spi.miso_sr_RNO_0_57_LC_23_8_4, u_mesa_pi_spi.miso_sr_RNO_0_58_LC_23_8_5, u_mesa_pi_spi.miso_sr_RNO_0_61_LC_23_8_6, u_mesa_pi_spi.miso_sr_RNO_0_63_LC_23_8_7 }
set_location LT_23_8 23 8
ble_pack u_mesa_pi_spi.mesa_id_jk_RNIMBBA2_LC_23_9_0 { u_mesa_pi_spi.mesa_id_jk_RNIMBBA2 }
ble_pack u_mesa_pi_spi.miso_sr_RNO_5_32_LC_23_9_1 { u_mesa_pi_spi.miso_sr_RNO_5[32] }
ble_pack u_mesa_pi_spi.id_bit_cnt_RNIG4J91_0_LC_23_9_2 { u_mesa_pi_spi.id_bit_cnt_RNIG4J91[0] }
ble_pack u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_0_LC_23_9_3 { u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_0 }
ble_pack u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_6_LC_23_9_4 { u_mesa_pi_spi.id_bit_cnt_RNIBMMK4[6] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_3_32_LC_23_9_5 { u_mesa_pi_spi.miso_sr_RNO_3[32] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_1_32_LC_23_9_6 { u_mesa_pi_spi.miso_sr_RNO_1[32] }
ble_pack u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_0_6_LC_23_9_7 { u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_0[6] }
clb_pack LT_23_9 { u_mesa_pi_spi.mesa_id_jk_RNIMBBA2_LC_23_9_0, u_mesa_pi_spi.miso_sr_RNO_5_32_LC_23_9_1, u_mesa_pi_spi.id_bit_cnt_RNIG4J91_0_LC_23_9_2, u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_0_LC_23_9_3, u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_6_LC_23_9_4, u_mesa_pi_spi.miso_sr_RNO_3_32_LC_23_9_5, u_mesa_pi_spi.miso_sr_RNO_1_32_LC_23_9_6, u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_0_6_LC_23_9_7 }
set_location LT_23_9 23 9
ble_pack u_mesa_core.u_mesa_decode.byte_cnt_RNIAVDL_0_LC_23_10_0 { u_mesa_core.u_mesa_decode.byte_cnt_RNIAVDL[0] }
ble_pack u_mesa_pi_spi.miso_sr_rst_9_RNIPGM9_LC_23_10_1 { u_mesa_pi_spi.miso_sr_rst_9_RNIPGM9 }
ble_pack u_mesa_pi_spi.miso_sr_21_LC_23_10_2 { u_mesa_pi_spi.miso_sr_RNO[21], u_mesa_pi_spi.miso_sr[21] }
ble_pack u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_5_LC_23_10_3 { u_mesa_pi_spi.id_bit_cnt_RNIBMMK4[5] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_2_32_LC_23_10_4 { u_mesa_pi_spi.miso_sr_RNO_2[32] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_32_LC_23_10_5 { u_mesa_pi_spi.miso_sr_RNO_0[32] }
ble_pack u_mesa_pi_spi.miso_sr_RNO_1_31_LC_23_10_6 { u_mesa_pi_spi.miso_sr_RNO_1[31] }
ble_pack u_mesa_pi_spi.miso_shift_en_RNO_0_LC_23_10_7 { u_mesa_pi_spi.miso_shift_en_RNO_0 }
clb_pack LT_23_10 { u_mesa_core.u_mesa_decode.byte_cnt_RNIAVDL_0_LC_23_10_0, u_mesa_pi_spi.miso_sr_rst_9_RNIPGM9_LC_23_10_1, u_mesa_pi_spi.miso_sr_21_LC_23_10_2, u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_5_LC_23_10_3, u_mesa_pi_spi.miso_sr_RNO_2_32_LC_23_10_4, u_mesa_pi_spi.miso_sr_RNO_0_32_LC_23_10_5, u_mesa_pi_spi.miso_sr_RNO_1_31_LC_23_10_6, u_mesa_pi_spi.miso_shift_en_RNO_0_LC_23_10_7 }
set_location LT_23_10 23 10
ble_pack u_mesa_pi_spi.miso_sr_22_LC_23_11_0 { u_mesa_pi_spi.miso_sr_RNO[22], u_mesa_pi_spi.miso_sr[22] }
clb_pack LT_23_11 { u_mesa_pi_spi.miso_sr_22_LC_23_11_0 }
set_location LT_23_11 23 11
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_0_LC_23_12_0 { u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[0] }
ble_pack u_mesa_core.u_mesa_decode.byte_cnt_RNIR843_3_LC_23_12_1 { u_mesa_core.u_mesa_decode.byte_cnt_RNIR843[3] }
ble_pack u_mesa_core.u_mesa_decode.byte_cnt_RNIID86_0_LC_23_12_2 { u_mesa_core.u_mesa_decode.byte_cnt_RNIID86[0] }
ble_pack u_mesa_core.u_mesa_decode.byte_cnt_RNIID86_3_LC_23_12_3 { u_mesa_core.u_mesa_decode.byte_cnt_RNIID86[3] }
ble_pack u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c_RNO_LC_23_12_4 { u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c_RNO }
ble_pack u_mesa_core.u_mesa_decode.loc_start_LC_23_12_5 { u_mesa_core.u_mesa_decode.loc_start_RNO, u_mesa_core.u_mesa_decode.loc_start }
ble_pack u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_0_LC_23_12_6 { u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_0 }
ble_pack u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_2_LC_23_12_7 { u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_2 }
clb_pack LT_23_12 { u_mesa_core.u_mesa_decode.payload_cnt_RNO_0_0_LC_23_12_0, u_mesa_core.u_mesa_decode.byte_cnt_RNIR843_3_LC_23_12_1, u_mesa_core.u_mesa_decode.byte_cnt_RNIID86_0_LC_23_12_2, u_mesa_core.u_mesa_decode.byte_cnt_RNIID86_3_LC_23_12_3, u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c_RNO_LC_23_12_4, u_mesa_core.u_mesa_decode.loc_start_LC_23_12_5, u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_0_LC_23_12_6, u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_2_LC_23_12_7 }
set_location LT_23_12 23 12
ble_pack u_mesa_core.u_mesa_decode.byte_cnt_3_LC_23_13_0 { u_mesa_core.u_mesa_decode.byte_cnt_RNO[3], u_mesa_core.u_mesa_decode.byte_cnt[3] }
ble_pack u_mesa_core.u_mesa_decode.byte_cnt_2_LC_23_13_1 { u_mesa_core.u_mesa_decode.byte_cnt_RNO[2], u_mesa_core.u_mesa_decode.byte_cnt[2] }
ble_pack u_mesa_core.u_mesa_decode.byte_cnt_1_LC_23_13_2 { u_mesa_core.u_mesa_decode.byte_cnt_RNO[1], u_mesa_core.u_mesa_decode.byte_cnt[1] }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_0_LC_23_13_3 { u_mesa_core.u_mesa_decode.payload_cnt_RNO[0], u_mesa_core.u_mesa_decode.payload_cnt[0] }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_1_LC_23_13_4 { u_mesa_core.u_mesa_decode.payload_cnt_RNO[1], u_mesa_core.u_mesa_decode.payload_cnt[1] }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_2_LC_23_13_5 { u_mesa_core.u_mesa_decode.payload_cnt_RNO[2], u_mesa_core.u_mesa_decode.payload_cnt[2] }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_3_LC_23_13_6 { u_mesa_core.u_mesa_decode.payload_cnt_RNO[3], u_mesa_core.u_mesa_decode.payload_cnt[3] }
ble_pack u_mesa_core.u_mesa_decode.payload_cnt_4_LC_23_13_7 { u_mesa_core.u_mesa_decode.payload_cnt_RNO[4], u_mesa_core.u_mesa_decode.payload_cnt[4] }
clb_pack LT_23_13 { u_mesa_core.u_mesa_decode.byte_cnt_3_LC_23_13_0, u_mesa_core.u_mesa_decode.byte_cnt_2_LC_23_13_1, u_mesa_core.u_mesa_decode.byte_cnt_1_LC_23_13_2, u_mesa_core.u_mesa_decode.payload_cnt_0_LC_23_13_3, u_mesa_core.u_mesa_decode.payload_cnt_1_LC_23_13_4, u_mesa_core.u_mesa_decode.payload_cnt_2_LC_23_13_5, u_mesa_core.u_mesa_decode.payload_cnt_3_LC_23_13_6, u_mesa_core.u_mesa_decode.payload_cnt_4_LC_23_13_7 }
set_location LT_23_13 23 13
ble_pack u_mesa_core.u_mesa_decode.byte_loc_6_LC_23_14_0 { u_mesa_core.u_mesa_decode.byte_loc_RNO[6], u_mesa_core.u_mesa_decode.byte_loc[6] }
ble_pack u_mesa_core.u_mesa_decode.byte_loc_7_LC_23_14_1 { u_mesa_core.u_mesa_decode.byte_loc_RNO[7], u_mesa_core.u_mesa_decode.byte_loc[7] }
ble_pack u_mesa_core.u_mesa_decode.byte_sr_RNI2MES_0_4_LC_23_14_2 { u_mesa_core.u_mesa_decode.byte_sr_RNI2MES_0[4] }
ble_pack u_mesa_core.u_mesa_decode.byte_sr_RNI2MES_4_LC_23_14_3 { u_mesa_core.u_mesa_decode.byte_sr_RNI2MES[4] }
ble_pack u_mesa_core.u_mesa_decode.rx_in_rdy_p1_RNI4AP62_LC_23_14_4 { u_mesa_core.u_mesa_decode.rx_in_rdy_p1_RNI4AP62 }
ble_pack u_mesa_core.u_mesa_decode.packet_done_RNO_1_LC_23_14_5 { u_mesa_core.u_mesa_decode.packet_done_RNO_1 }
ble_pack u_mesa_core.u_mesa_decode.packet_done_RNO_0_LC_23_14_6 { u_mesa_core.u_mesa_decode.packet_done_RNO_0 }
ble_pack u_mesa_core.u_mesa_decode.packet_jk_RNI7KH2_LC_23_14_7 { u_mesa_core.u_mesa_decode.packet_jk_RNI7KH2 }
clb_pack LT_23_14 { u_mesa_core.u_mesa_decode.byte_loc_6_LC_23_14_0, u_mesa_core.u_mesa_decode.byte_loc_7_LC_23_14_1, u_mesa_core.u_mesa_decode.byte_sr_RNI2MES_0_4_LC_23_14_2, u_mesa_core.u_mesa_decode.byte_sr_RNI2MES_4_LC_23_14_3, u_mesa_core.u_mesa_decode.rx_in_rdy_p1_RNI4AP62_LC_23_14_4, u_mesa_core.u_mesa_decode.packet_done_RNO_1_LC_23_14_5, u_mesa_core.u_mesa_decode.packet_done_RNO_0_LC_23_14_6, u_mesa_core.u_mesa_decode.packet_jk_RNI7KH2_LC_23_14_7 }
set_location LT_23_14 23 14
ble_pack u_mesa_core.u_mesa_decode.byte_loc_0_LC_23_15_0 { u_mesa_core.u_mesa_decode.byte_loc_RNO[0], u_mesa_core.u_mesa_decode.byte_loc[0] }
ble_pack u_mesa_core.u_mesa_decode.byte_loc_RNO_0_0_LC_23_15_1 { u_mesa_core.u_mesa_decode.byte_loc_RNO_0[0] }
ble_pack u_mesa_core.u_mesa_decode.byte_sr_RNII5ES_0_LC_23_15_2 { u_mesa_core.u_mesa_decode.byte_sr_RNII5ES[0] }
ble_pack u_mesa_core.u_mesa_decode.byte_loc_1_LC_23_15_3 { u_mesa_core.u_mesa_decode.byte_loc_RNO[1], u_mesa_core.u_mesa_decode.byte_loc[1] }
ble_pack u_mesa_core.u_mesa_decode.byte_loc_2_LC_23_15_4 { u_mesa_core.u_mesa_decode.byte_loc_RNO[2], u_mesa_core.u_mesa_decode.byte_loc[2] }
ble_pack u_mesa_core.u_mesa_decode.byte_loc_3_LC_23_15_5 { u_mesa_core.u_mesa_decode.byte_loc_RNO[3], u_mesa_core.u_mesa_decode.byte_loc[3] }
ble_pack u_mesa_core.u_mesa_decode.byte_loc_4_LC_23_15_6 { u_mesa_core.u_mesa_decode.byte_loc_RNO[4], u_mesa_core.u_mesa_decode.byte_loc[4] }
ble_pack u_mesa_core.u_mesa_decode.byte_loc_5_LC_23_15_7 { u_mesa_core.u_mesa_decode.byte_loc_RNO[5], u_mesa_core.u_mesa_decode.byte_loc[5] }
clb_pack LT_23_15 { u_mesa_core.u_mesa_decode.byte_loc_0_LC_23_15_0, u_mesa_core.u_mesa_decode.byte_loc_RNO_0_0_LC_23_15_1, u_mesa_core.u_mesa_decode.byte_sr_RNII5ES_0_LC_23_15_2, u_mesa_core.u_mesa_decode.byte_loc_1_LC_23_15_3, u_mesa_core.u_mesa_decode.byte_loc_2_LC_23_15_4, u_mesa_core.u_mesa_decode.byte_loc_3_LC_23_15_5, u_mesa_core.u_mesa_decode.byte_loc_4_LC_23_15_6, u_mesa_core.u_mesa_decode.byte_loc_5_LC_23_15_7 }
set_location LT_23_15 23 15
ble_pack u_mesa_pi_spi.miso_sr_rst_8_LC_23_16_0 { u_mesa_pi_spi.miso_sr_rst_8_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_8 }
clb_pack LT_23_16 { u_mesa_pi_spi.miso_sr_rst_8_LC_23_16_0 }
set_location LT_23_16 23 16
ble_pack u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c_RNO_LC_23_17_0 { u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c_RNO }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNIETEO1_1_LC_23_17_1 { u_mesa_core.u_mesa2lb.addr_len_RNIETEO1[1] }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNI5CMK2_5_LC_23_17_2 { u_mesa_core.u_mesa2lb.addr_len_RNI5CMK2[5] }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNIM7PO3_1_LC_23_17_3 { u_mesa_core.u_mesa2lb.addr_len_RNIM7PO3[1] }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNIN8PO3_2_LC_23_17_4 { u_mesa_core.u_mesa2lb.addr_len_RNIN8PO3[2] }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNIO9PO3_3_LC_23_17_5 { u_mesa_core.u_mesa2lb.addr_len_RNIO9PO3[3] }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNIPAPO3_4_LC_23_17_6 { u_mesa_core.u_mesa2lb.addr_len_RNIPAPO3[4] }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNO_0_0_LC_23_17_7 { u_mesa_core.u_mesa2lb.addr_len_RNO_0[0] }
clb_pack LT_23_17 { u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c_RNO_LC_23_17_0, u_mesa_core.u_mesa2lb.addr_len_RNIETEO1_1_LC_23_17_1, u_mesa_core.u_mesa2lb.addr_len_RNI5CMK2_5_LC_23_17_2, u_mesa_core.u_mesa2lb.addr_len_RNIM7PO3_1_LC_23_17_3, u_mesa_core.u_mesa2lb.addr_len_RNIN8PO3_2_LC_23_17_4, u_mesa_core.u_mesa2lb.addr_len_RNIO9PO3_3_LC_23_17_5, u_mesa_core.u_mesa2lb.addr_len_RNIPAPO3_4_LC_23_17_6, u_mesa_core.u_mesa2lb.addr_len_RNO_0_0_LC_23_17_7 }
set_location LT_23_17 23 17
ble_pack u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c_LC_23_18_0 { u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNO_0_1_LC_23_18_1 { u_mesa_core.u_mesa2lb.addr_len_RNO_0[1], u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_1_c }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNO_0_2_LC_23_18_2 { u_mesa_core.u_mesa2lb.addr_len_RNO_0[2], u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_2_c }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNO_0_3_LC_23_18_3 { u_mesa_core.u_mesa2lb.addr_len_RNO_0[3], u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_3_c }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNO_0_4_LC_23_18_4 { u_mesa_core.u_mesa2lb.addr_len_RNO_0[4], u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_4_c }
ble_pack u_mesa_core.u_mesa2lb.addr_len_RNO_0_5_LC_23_18_5 { u_mesa_core.u_mesa2lb.addr_len_RNO_0[5] }
clb_pack LT_23_18 { u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c_LC_23_18_0, u_mesa_core.u_mesa2lb.addr_len_RNO_0_1_LC_23_18_1, u_mesa_core.u_mesa2lb.addr_len_RNO_0_2_LC_23_18_2, u_mesa_core.u_mesa2lb.addr_len_RNO_0_3_LC_23_18_3, u_mesa_core.u_mesa2lb.addr_len_RNO_0_4_LC_23_18_4, u_mesa_core.u_mesa2lb.addr_len_RNO_0_5_LC_23_18_5 }
set_location LT_23_18 23 18
ble_pack u_mesa_core.u_mesa2lb.dword_sr_11_LC_23_19_0 { u_mesa_core.u_mesa2lb.dword_sr_11_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[11] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_19_LC_23_19_1 { u_mesa_core.u_mesa2lb.dword_sr_19_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[19] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_3_LC_23_19_2 { u_mesa_core.u_mesa2lb.dword_sr_3_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[3] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_12_LC_23_19_3 { u_mesa_core.u_mesa2lb.dword_sr_12_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[12] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_4_LC_23_19_4 { u_mesa_core.u_mesa2lb.dword_sr_4_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[4] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_13_LC_23_19_5 { u_mesa_core.u_mesa2lb.dword_sr_13_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[13] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_5_LC_23_19_6 { u_mesa_core.u_mesa2lb.dword_sr_5_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[5] }
ble_pack u_mesa_core.u_mesa2lb.dword_sr_14_LC_23_19_7 { u_mesa_core.u_mesa2lb.dword_sr_14_THRU_LUT4_0, u_mesa_core.u_mesa2lb.dword_sr[14] }
clb_pack LT_23_19 { u_mesa_core.u_mesa2lb.dword_sr_11_LC_23_19_0, u_mesa_core.u_mesa2lb.dword_sr_19_LC_23_19_1, u_mesa_core.u_mesa2lb.dword_sr_3_LC_23_19_2, u_mesa_core.u_mesa2lb.dword_sr_12_LC_23_19_3, u_mesa_core.u_mesa2lb.dword_sr_4_LC_23_19_4, u_mesa_core.u_mesa2lb.dword_sr_13_LC_23_19_5, u_mesa_core.u_mesa2lb.dword_sr_5_LC_23_19_6, u_mesa_core.u_mesa2lb.dword_sr_14_LC_23_19_7 }
set_location LT_23_19 23 19
ble_pack u_mesa_core.u_mesa2lb.dword_stage_0_LC_23_20_0 { u_mesa_core.u_mesa2lb.dword_stage_RNO[0], u_mesa_core.u_mesa2lb.dword_stage[0] }
clb_pack LT_23_20 { u_mesa_core.u_mesa2lb.dword_stage_0_LC_23_20_0 }
set_location LT_23_20 23 20
ble_pack u_mesa_pi_spi.miso_sr_rst_10_LC_24_1_0 { u_mesa_pi_spi.miso_sr_rst_10_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_10 }
clb_pack LT_24_1 { u_mesa_pi_spi.miso_sr_rst_10_LC_24_1_0 }
set_location LT_24_1 24 1
ble_pack u_mesa_pi_spi.miso_sr_rst_24_LC_24_2_0 { u_mesa_pi_spi.miso_sr_rst_24_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_24 }
clb_pack LT_24_2 { u_mesa_pi_spi.miso_sr_rst_24_LC_24_2_0 }
set_location LT_24_2 24 2
ble_pack u_mesa_pi_spi.miso_sr_rst_29_LC_24_3_0 { u_mesa_pi_spi.miso_sr_rst_29_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_29 }
clb_pack LT_24_3 { u_mesa_pi_spi.miso_sr_rst_29_LC_24_3_0 }
set_location LT_24_3 24 3
ble_pack u_mesa_pi_spi.miso_sr_rst_17_LC_24_4_0 { u_mesa_pi_spi.miso_sr_rst_17_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_17 }
clb_pack LT_24_4 { u_mesa_pi_spi.miso_sr_rst_17_LC_24_4_0 }
set_location LT_24_4 24 4
ble_pack u_mesa_pi_spi.miso_sr_rst_19_LC_24_5_0 { u_mesa_pi_spi.miso_sr_rst_19_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_19 }
clb_pack LT_24_5 { u_mesa_pi_spi.miso_sr_rst_19_LC_24_5_0 }
set_location LT_24_5 24 5
ble_pack u_mesa_pi_spi.miso_sr_rst_15_LC_24_6_0 { u_mesa_pi_spi.miso_sr_rst_15_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_15 }
clb_pack LT_24_6 { u_mesa_pi_spi.miso_sr_rst_15_LC_24_6_0 }
set_location LT_24_6 24 6
ble_pack u_mesa_pi_spi.miso_sr_20_LC_24_7_0 { u_mesa_pi_spi.miso_sr_RNO[20], u_mesa_pi_spi.miso_sr[20] }
clb_pack LT_24_7 { u_mesa_pi_spi.miso_sr_20_LC_24_7_0 }
set_location LT_24_7 24 7
ble_pack u_mesa_pi_spi.miso_sr_RNO_0_60_LC_24_8_0 { u_mesa_pi_spi.miso_sr_RNO_0[60] }
ble_pack u_mesa_pi_spi.miso_sr_60_LC_24_8_1 { u_mesa_pi_spi.miso_sr_RNO[60], u_mesa_pi_spi.miso_sr[60] }
ble_pack u_mesa_pi_spi.miso_sr_61_LC_24_8_2 { u_mesa_pi_spi.miso_sr_RNO[61], u_mesa_pi_spi.miso_sr[61] }
ble_pack u_mesa_pi_spi.miso_sr_62_LC_24_8_3 { u_mesa_pi_spi.miso_sr_RNO[62], u_mesa_pi_spi.miso_sr[62] }
ble_pack u_mesa_pi_spi.miso_sr_59_LC_24_8_4 { u_mesa_pi_spi.miso_sr_RNO[59], u_mesa_pi_spi.miso_sr[59] }
ble_pack u_mesa_pi_spi.miso_sr_63_LC_24_8_5 { u_mesa_pi_spi.miso_sr_RNO[63], u_mesa_pi_spi.miso_sr[63] }
ble_pack u_mesa_pi_spi.miso_sr_58_LC_24_8_6 { u_mesa_pi_spi.miso_sr_RNO[58], u_mesa_pi_spi.miso_sr[58] }
ble_pack u_mesa_pi_spi.miso_sr_57_LC_24_8_7 { u_mesa_pi_spi.miso_sr_RNO[57], u_mesa_pi_spi.miso_sr[57] }
clb_pack LT_24_8 { u_mesa_pi_spi.miso_sr_RNO_0_60_LC_24_8_0, u_mesa_pi_spi.miso_sr_60_LC_24_8_1, u_mesa_pi_spi.miso_sr_61_LC_24_8_2, u_mesa_pi_spi.miso_sr_62_LC_24_8_3, u_mesa_pi_spi.miso_sr_59_LC_24_8_4, u_mesa_pi_spi.miso_sr_63_LC_24_8_5, u_mesa_pi_spi.miso_sr_58_LC_24_8_6, u_mesa_pi_spi.miso_sr_57_LC_24_8_7 }
set_location LT_24_8 24 8
ble_pack u_mesa_pi_spi.miso_sr_56_LC_24_9_0 { u_mesa_pi_spi.miso_sr_RNO[56], u_mesa_pi_spi.miso_sr[56] }
ble_pack u_mesa_pi_spi.miso_sr_54_LC_24_9_2 { u_mesa_pi_spi.miso_sr_RNO[54], u_mesa_pi_spi.miso_sr[54] }
ble_pack u_mesa_pi_spi.miso_sr_55_LC_24_9_3 { u_mesa_pi_spi.miso_sr_RNO[55], u_mesa_pi_spi.miso_sr[55] }
clb_pack LT_24_9 { u_mesa_pi_spi.miso_sr_56_LC_24_9_0, u_mesa_pi_spi.miso_sr_54_LC_24_9_2, u_mesa_pi_spi.miso_sr_55_LC_24_9_3 }
set_location LT_24_9 24 9
ble_pack u_mesa_pi_spi.miso_sr_47_LC_24_10_0 { u_mesa_pi_spi.miso_sr_RNO[47], u_mesa_pi_spi.miso_sr[47] }
ble_pack u_mesa_pi_spi.miso_sr_49_LC_24_10_1 { u_mesa_pi_spi.miso_sr_RNO[49], u_mesa_pi_spi.miso_sr[49] }
ble_pack u_mesa_pi_spi.miso_sr_50_LC_24_10_2 { u_mesa_pi_spi.miso_sr_RNO[50], u_mesa_pi_spi.miso_sr[50] }
ble_pack u_mesa_pi_spi.miso_sr_51_LC_24_10_3 { u_mesa_pi_spi.miso_sr_RNO[51], u_mesa_pi_spi.miso_sr[51] }
ble_pack u_mesa_pi_spi.miso_sr_53_LC_24_10_4 { u_mesa_pi_spi.miso_sr_RNO[53], u_mesa_pi_spi.miso_sr[53] }
ble_pack u_mesa_pi_spi.miso_sr_48_LC_24_10_5 { u_mesa_pi_spi.miso_sr_RNO[48], u_mesa_pi_spi.miso_sr[48] }
ble_pack u_mesa_pi_spi.miso_sr_52_LC_24_10_7 { u_mesa_pi_spi.miso_sr_RNO[52], u_mesa_pi_spi.miso_sr[52] }
clb_pack LT_24_10 { u_mesa_pi_spi.miso_sr_47_LC_24_10_0, u_mesa_pi_spi.miso_sr_49_LC_24_10_1, u_mesa_pi_spi.miso_sr_50_LC_24_10_2, u_mesa_pi_spi.miso_sr_51_LC_24_10_3, u_mesa_pi_spi.miso_sr_53_LC_24_10_4, u_mesa_pi_spi.miso_sr_48_LC_24_10_5, u_mesa_pi_spi.miso_sr_52_LC_24_10_7 }
set_location LT_24_10 24 10
ble_pack u_mesa_pi_spi.miso_sr_rst_9_LC_24_11_0 { u_mesa_pi_spi.miso_sr_rst_9_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_9 }
clb_pack LT_24_11 { u_mesa_pi_spi.miso_sr_rst_9_LC_24_11_0 }
set_location LT_24_11 24 11
ble_pack u_mesa_pi_spi.nib_sr_e_0_0_LC_24_12_0 { u_mesa_pi_spi.nib_sr_e_0_0_THRU_LUT4_0, u_mesa_pi_spi.nib_sr_e_0[0] }
ble_pack u_mesa_pi_spi.nib_sr_e_0_1_LC_24_12_1 { u_mesa_pi_spi.nib_sr_e_0_1_THRU_LUT4_0, u_mesa_pi_spi.nib_sr_e_0[1] }
ble_pack u_mesa_pi_spi.nib_sr_e_0_2_LC_24_12_2 { u_mesa_pi_spi.nib_sr_e_0_2_THRU_LUT4_0, u_mesa_pi_spi.nib_sr_e_0[2] }
clb_pack LT_24_12 { u_mesa_pi_spi.nib_sr_e_0_0_LC_24_12_0, u_mesa_pi_spi.nib_sr_e_0_1_LC_24_12_1, u_mesa_pi_spi.nib_sr_e_0_2_LC_24_12_2 }
set_location LT_24_12 24 12
ble_pack u_mesa_pi_spi.mosi_nib_d_0_LC_24_13_0 { u_mesa_pi_spi.mosi_nib_d_RNO[0], u_mesa_pi_spi.mosi_nib_d[0] }
ble_pack u_mesa_pi_spi.mosi_nib_d_1_LC_24_13_1 { u_mesa_pi_spi.mosi_nib_d_RNO[1], u_mesa_pi_spi.mosi_nib_d[1] }
ble_pack u_mesa_pi_spi.mosi_nib_d_2_LC_24_13_2 { u_mesa_pi_spi.mosi_nib_d_RNO[2], u_mesa_pi_spi.mosi_nib_d[2] }
ble_pack u_mesa_pi_spi.mosi_nib_d_3_LC_24_13_3 { u_mesa_pi_spi.mosi_nib_d_RNO[3], u_mesa_pi_spi.mosi_nib_d[3] }
clb_pack LT_24_13 { u_mesa_pi_spi.mosi_nib_d_0_LC_24_13_0, u_mesa_pi_spi.mosi_nib_d_1_LC_24_13_1, u_mesa_pi_spi.mosi_nib_d_2_LC_24_13_2, u_mesa_pi_spi.mosi_nib_d_3_LC_24_13_3 }
set_location LT_24_13 24 13
ble_pack u_mesa_core.u_mesa_decode.byte_sr_0_LC_24_14_0 { u_mesa_core.u_mesa_decode.byte_sr_0_THRU_LUT4_0, u_mesa_core.u_mesa_decode.byte_sr[0] }
ble_pack u_mesa_core.u_mesa_decode.byte_sr_4_LC_24_14_1 { u_mesa_core.u_mesa_decode.byte_sr_4_THRU_LUT4_0, u_mesa_core.u_mesa_decode.byte_sr[4] }
ble_pack u_mesa_core.u_mesa_decode.byte_sr_1_LC_24_14_2 { u_mesa_core.u_mesa_decode.byte_sr_1_THRU_LUT4_0, u_mesa_core.u_mesa_decode.byte_sr[1] }
ble_pack u_mesa_core.u_mesa_decode.byte_sr_5_LC_24_14_3 { u_mesa_core.u_mesa_decode.byte_sr_5_THRU_LUT4_0, u_mesa_core.u_mesa_decode.byte_sr[5] }
ble_pack u_mesa_core.u_mesa_decode.byte_sr_2_LC_24_14_4 { u_mesa_core.u_mesa_decode.byte_sr_2_THRU_LUT4_0, u_mesa_core.u_mesa_decode.byte_sr[2] }
ble_pack u_mesa_core.u_mesa_decode.byte_sr_6_LC_24_14_5 { u_mesa_core.u_mesa_decode.byte_sr_6_THRU_LUT4_0, u_mesa_core.u_mesa_decode.byte_sr[6] }
ble_pack u_mesa_core.u_mesa_decode.byte_sr_3_LC_24_14_6 { u_mesa_core.u_mesa_decode.byte_sr_3_THRU_LUT4_0, u_mesa_core.u_mesa_decode.byte_sr[3] }
ble_pack u_mesa_core.u_mesa_decode.byte_sr_7_LC_24_14_7 { u_mesa_core.u_mesa_decode.byte_sr_7_THRU_LUT4_0, u_mesa_core.u_mesa_decode.byte_sr[7] }
clb_pack LT_24_14 { u_mesa_core.u_mesa_decode.byte_sr_0_LC_24_14_0, u_mesa_core.u_mesa_decode.byte_sr_4_LC_24_14_1, u_mesa_core.u_mesa_decode.byte_sr_1_LC_24_14_2, u_mesa_core.u_mesa_decode.byte_sr_5_LC_24_14_3, u_mesa_core.u_mesa_decode.byte_sr_2_LC_24_14_4, u_mesa_core.u_mesa_decode.byte_sr_6_LC_24_14_5, u_mesa_core.u_mesa_decode.byte_sr_3_LC_24_14_6, u_mesa_core.u_mesa_decode.byte_sr_7_LC_24_14_7 }
set_location LT_24_14 24 14
ble_pack u_mesa_pi_spi.miso_sr_rst_0_LC_24_15_0 { u_mesa_pi_spi.miso_sr_rst_0_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst_0 }
clb_pack LT_24_15 { u_mesa_pi_spi.miso_sr_rst_0_LC_24_15_0 }
set_location LT_24_15 24 15
ble_pack u_mesa_pi_spi.miso_sr_rst_LC_24_16_0 { u_mesa_pi_spi.miso_sr_rst_THRU_LUT4_0, u_mesa_pi_spi.miso_sr_rst }
clb_pack LT_24_16 { u_mesa_pi_spi.miso_sr_rst_LC_24_16_0 }
set_location LT_24_16 24 16
ble_pack test_cnt_0_LC_24_17_0 { test_cnt_RNO[0], test_cnt[0], test_cnt_cry_c[0] }
ble_pack test_cnt_1_LC_24_17_1 { test_cnt_RNO[1], test_cnt[1], test_cnt_cry_c[1] }
ble_pack test_cnt_2_LC_24_17_2 { test_cnt_RNO[2], test_cnt[2], test_cnt_cry_c[2] }
ble_pack test_cnt_3_LC_24_17_3 { test_cnt_RNO[3], test_cnt[3], test_cnt_cry_c[3] }
ble_pack test_cnt_4_LC_24_17_4 { test_cnt_RNO[4], test_cnt[4], test_cnt_cry_c[4] }
ble_pack test_cnt_5_LC_24_17_5 { test_cnt_RNO[5], test_cnt[5], test_cnt_cry_c[5] }
ble_pack test_cnt_6_LC_24_17_6 { test_cnt_RNO[6], test_cnt[6], test_cnt_cry_c[6] }
ble_pack test_cnt_7_LC_24_17_7 { test_cnt_RNO[7], test_cnt[7], test_cnt_cry_c[7] }
clb_pack LT_24_17 { test_cnt_0_LC_24_17_0, test_cnt_1_LC_24_17_1, test_cnt_2_LC_24_17_2, test_cnt_3_LC_24_17_3, test_cnt_4_LC_24_17_4, test_cnt_5_LC_24_17_5, test_cnt_6_LC_24_17_6, test_cnt_7_LC_24_17_7 }
set_location LT_24_17 24 17
ble_pack test_cnt_8_LC_24_18_0 { test_cnt_RNO[8], test_cnt[8], test_cnt_cry_c[8] }
ble_pack test_cnt_9_LC_24_18_1 { test_cnt_RNO[9], test_cnt[9], test_cnt_cry_c[9] }
ble_pack test_cnt_10_LC_24_18_2 { test_cnt_RNO[10], test_cnt[10], test_cnt_cry_c[10] }
ble_pack test_cnt_11_LC_24_18_3 { test_cnt_RNO[11], test_cnt[11], test_cnt_cry_c[11] }
ble_pack test_cnt_12_LC_24_18_4 { test_cnt_RNO[12], test_cnt[12], test_cnt_cry_c[12] }
ble_pack test_cnt_13_LC_24_18_5 { test_cnt_RNO[13], test_cnt[13], test_cnt_cry_c[13] }
ble_pack test_cnt_14_LC_24_18_6 { test_cnt_RNO[14], test_cnt[14], test_cnt_cry_c[14] }
ble_pack test_cnt_15_LC_24_18_7 { test_cnt_RNO[15], test_cnt[15], test_cnt_cry_c[15] }
clb_pack LT_24_18 { test_cnt_8_LC_24_18_0, test_cnt_9_LC_24_18_1, test_cnt_10_LC_24_18_2, test_cnt_11_LC_24_18_3, test_cnt_12_LC_24_18_4, test_cnt_13_LC_24_18_5, test_cnt_14_LC_24_18_6, test_cnt_15_LC_24_18_7 }
set_location LT_24_18 24 18
ble_pack test_cnt_16_LC_24_19_0 { test_cnt_RNO[16], test_cnt[16], test_cnt_cry_c[16] }
ble_pack test_cnt_17_LC_24_19_1 { test_cnt_RNO[17], test_cnt[17], test_cnt_cry_c[17] }
ble_pack test_cnt_18_LC_24_19_2 { test_cnt_RNO[18], test_cnt[18], test_cnt_cry_c[18] }
ble_pack test_cnt_19_LC_24_19_3 { test_cnt_RNO[19], test_cnt[19], test_cnt_cry_c[19] }
ble_pack test_cnt_20_LC_24_19_4 { test_cnt_RNO[20], test_cnt[20], test_cnt_cry_c[20] }
ble_pack test_cnt_21_LC_24_19_5 { test_cnt_RNO[21], test_cnt[21], test_cnt_cry_c[21] }
ble_pack test_cnt_22_LC_24_19_6 { test_cnt_RNO[22], test_cnt[22], test_cnt_cry_c[22] }
ble_pack test_cnt_23_LC_24_19_7 { test_cnt_RNO[23], test_cnt[23], test_cnt_cry_c[23] }
clb_pack LT_24_19 { test_cnt_16_LC_24_19_0, test_cnt_17_LC_24_19_1, test_cnt_18_LC_24_19_2, test_cnt_19_LC_24_19_3, test_cnt_20_LC_24_19_4, test_cnt_21_LC_24_19_5, test_cnt_22_LC_24_19_6, test_cnt_23_LC_24_19_7 }
set_location LT_24_19 24 19
ble_pack test_cnt_24_LC_24_20_0 { test_cnt_RNO[24], test_cnt[24], test_cnt_cry_c[24] }
ble_pack test_cnt_25_LC_24_20_1 { test_cnt_RNO[25], test_cnt[25] }
clb_pack LT_24_20 { test_cnt_24_LC_24_20_0, test_cnt_25_LC_24_20_1 }
set_location LT_24_20 24 20
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_11 4 15
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_6 4 3
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_8 21 9
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_4 4 13
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_3 21 1
set_location u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0 4 5
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_1 4 11
set_location u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1 4 7
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_10 4 19
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_7 21 5
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_2 21 7
set_location u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2 4 9
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_9 4 17
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_5 4 1
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_0 21 3
set_location pi_spi_sck_ibuf_gb_io_gb 13 0
set_location u_mesa_core.u_mesa_decode.byte_rdy_p1_RNITS28 13 21
set_location u_mesa_pi_spi.miso_shift_en_RNIBVTQ_0 0 11
set_location u_mesa_pi_spi.rd_rdy_xfer_wide_RNIBLHF 12 21
set_location u_core.lb_rd_rdy_RNIS728 12 0
set_location u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_2[0] 0 10
set_location u0_sb_gb 25 11
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIG2SF_0[2] 25 10
set_io sram_a[16] 60
set_io pi_spi_mosi 90
set_io pi_spi_ce[1] 78
set_io ok_led 110
set_io gpio_pin[4] 136
set_io gpio_pin[20] 1
set_io gpio_pin[17] 39
set_io sram_ub_l 75
set_io gpio_pin[18] 38
set_io sram_a[1] 33
set_io gpio_pin[9] 56
set_io xtra_a[2] 116
set_io sram_a[8] 3
set_io sram_a[12] 105
set_io pi_spi_miso 87
set_io gpio_pin[0] 141
set_io clk_100m 49
set_io sram_oe_l 76
set_io sram_ce_l 24
set_io gpio_pin[13] 45
set_io rsvd[0] 7
set_io sram_a[15] 62
set_io gpio_pin[5] 135
set_io gpio_pin[21] 144
set_io gpio_pin[16] 41
set_io xtra_a[4] 118
set_io sram_lb_l 81
set_io sram_a[6] 9
set_io rsvd[4] 29
set_io gpio_pin[23] 142
set_io gpio_pin[10] 47
set_io xtra_a[3] 117
set_io sram_a[9] 2
set_io sram_a[11] 106
set_io rsvd[3] 28
set_io gpio_pin[19] 37
set_io gpio_pin[1] 139
set_io sram_a[0] 34
set_io gpio_pin[8] 55
set_io gpio_pin[12] 44
set_io xtra_a[1] 121
set_io sram_a[13] 104
set_io rsvd[1] 8
set_io gpio_pin[3] 137
set_io sram_a[2] 32
set_io sram_a[14] 102
set_io sram_a[5] 10
set_io gpio_pin[15] 43
set_io sram_a[7] 4
set_io rsvd[5] 23
set_io sram_a[10] 107
set_io gpio_pin[6] 134
set_io gpio_pin[22] 143
set_io gpio_pin[11] 48
set_io rsvd[2] 26
set_io ftdi_ro 124
set_io sram_a[3] 31
set_io xtra_a[0] 120
set_io gpio_pin[2] 138
set_io gpio_pin[14] 42
set_io sram_we_l 11
set_io sram_a[4] 25
set_io pi_spi_sck 79
set_io sram_a[17] 61
set_io gpio_pin[7] 130
set_io ftdi_wo 119
