

================================================================
== Vivado HLS Report for 'feature_extractor_maxpool'
================================================================
* Date:           Fri Nov 25 03:53:42 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        cnn_layer_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  617|  617|  617|  617|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |  616|  616|       154|          -|          -|     4|    no    |
        | + Loop 1.1          |  152|  152|        38|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1      |   36|   36|        18|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1  |   16|   16|         8|          -|          -|     2|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	2  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	4  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: tmp_41_read [1/1] 0.00ns
:0  %tmp_41_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %tmp_41)

ST_1: tmp_4_read [1/1] 0.00ns
:1  %tmp_4_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %tmp_4)

ST_1: tmp_s [1/1] 0.00ns
:2  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_41_read, i2 0)

ST_1: p_addr4_cast [1/1] 0.00ns
:3  %p_addr4_cast = zext i4 %tmp_s to i5

ST_1: stg_17 [1/1] 1.57ns
:4  br label %.loopexit


 <State 2>: 1.62ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_2, %.preheader5 ]

ST_2: exitcond3 [1/1] 1.62ns
.loopexit:1  %exitcond3 = icmp eq i3 %i, -4

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: i_2 [1/1] 0.80ns
.loopexit:3  %i_2 = add i3 %i, 1

ST_2: stg_22 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond3, label %2, label %.preheader5.preheader

ST_2: tmp [1/1] 0.00ns
.preheader5.preheader:0  %tmp = shl i3 %i, 1

ST_2: tmp_trn_cast [1/1] 0.00ns
.preheader5.preheader:1  %tmp_trn_cast = zext i3 %i to i5

ST_2: p_addr5 [1/1] 0.80ns
.preheader5.preheader:2  %p_addr5 = add i5 %p_addr4_cast, %tmp_trn_cast

ST_2: tmp_8 [1/1] 0.00ns
.preheader5.preheader:3  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %p_addr5, i2 0)

ST_2: p_addr6 [1/1] 0.00ns
.preheader5.preheader:4  %p_addr6 = zext i7 %tmp_8 to i32

ST_2: stg_28 [1/1] 1.57ns
.preheader5.preheader:5  br label %.preheader5

ST_2: stg_29 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.62ns
ST_3: j [1/1] 0.00ns
.preheader5:0  %j = phi i3 [ %j_2, %1 ], [ 0, %.preheader5.preheader ]

ST_3: exitcond2 [1/1] 1.62ns
.preheader5:1  %exitcond2 = icmp eq i3 %j, -4

ST_3: empty_16 [1/1] 0.00ns
.preheader5:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: j_2 [1/1] 0.80ns
.preheader5:3  %j_2 = add i3 %j, 1

ST_3: stg_34 [1/1] 0.00ns
.preheader5:4  br i1 %exitcond2, label %.loopexit, label %.preheader4.preheader

ST_3: tmp_9 [1/1] 0.00ns
.preheader4.preheader:0  %tmp_9 = shl i3 %j, 1

ST_3: stg_36 [1/1] 1.57ns
.preheader4.preheader:1  br label %.preheader4


 <State 4>: 4.43ns
ST_4: max [1/1] 0.00ns
.preheader4:0  %max = phi i32 [ 0, %.preheader4.preheader ], [ %max_1, %.preheader ]

ST_4: k [1/1] 0.00ns
.preheader4:1  %k = phi i2 [ 0, %.preheader4.preheader ], [ %k_2, %.preheader ]

ST_4: k_cast [1/1] 0.00ns
.preheader4:2  %k_cast = zext i2 %k to i3

ST_4: exitcond1 [1/1] 1.36ns
.preheader4:3  %exitcond1 = icmp eq i2 %k, -2

ST_4: empty_17 [1/1] 0.00ns
.preheader4:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_4: k_2 [1/1] 0.80ns
.preheader4:5  %k_2 = add i2 %k, 1

ST_4: stg_43 [1/1] 0.00ns
.preheader4:6  br i1 %exitcond1, label %1, label %.preheader.preheader

ST_4: tmp_2 [1/1] 0.80ns
.preheader.preheader:0  %tmp_2 = add i3 %tmp, %k_cast

ST_4: stg_45 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader

ST_4: tmp_1_trn [1/1] 0.00ns
:0  %tmp_1_trn = zext i3 %j to i32

ST_4: p_addr7 [1/1] 1.72ns
:1  %p_addr7 = add i32 %p_addr6, %tmp_1_trn

ST_4: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = zext i32 %p_addr7 to i64

ST_4: output_mat_addr [1/1] 0.00ns
:3  %output_mat_addr = getelementptr [48 x i32]* %output_mat, i64 0, i64 %tmp_3

ST_4: stg_50 [1/1] 2.71ns
:4  store i32 %max, i32* %output_mat_addr, align 4

ST_4: stg_51 [1/1] 0.00ns
:5  br label %.preheader5


 <State 5>: 6.41ns
ST_5: max_1 [1/1] 0.00ns
.preheader:0  %max_1 = phi i32 [ %max_2, %_ifconv ], [ %max, %.preheader.preheader ]

ST_5: l [1/1] 0.00ns
.preheader:1  %l = phi i2 [ %l_1, %_ifconv ], [ 0, %.preheader.preheader ]

ST_5: l_cast [1/1] 0.00ns
.preheader:2  %l_cast = zext i2 %l to i3

ST_5: exitcond [1/1] 1.36ns
.preheader:3  %exitcond = icmp eq i2 %l, -2

ST_5: empty_18 [1/1] 0.00ns
.preheader:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_5: l_1 [1/1] 0.80ns
.preheader:5  %l_1 = add i2 %l, 1

ST_5: stg_58 [1/1] 0.00ns
.preheader:6  br i1 %exitcond, label %.preheader4, label %_ifconv

ST_5: tmp_5 [1/1] 0.80ns
_ifconv:0  %tmp_5 = add i3 %l_cast, %tmp_9

ST_5: tmp_7 [6/6] 6.41ns
_ifconv:5  %tmp_7 = sitofp i32 %max_1 to float


 <State 6>: 6.41ns
ST_6: tmp_7 [5/6] 6.41ns
_ifconv:5  %tmp_7 = sitofp i32 %max_1 to float


 <State 7>: 6.41ns
ST_7: tmp_7 [4/6] 6.41ns
_ifconv:5  %tmp_7 = sitofp i32 %max_1 to float


 <State 8>: 6.41ns
ST_8: tmp_7 [3/6] 6.41ns
_ifconv:5  %tmp_7 = sitofp i32 %max_1 to float


 <State 9>: 6.41ns
ST_9: tmp_14 [1/1] 0.00ns
_ifconv:1  %tmp_14 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i3.i3(i2 %tmp_4_read, i3 %tmp_2, i3 %tmp_5)

ST_9: tmp_15 [1/1] 0.00ns
_ifconv:2  %tmp_15 = zext i8 %tmp_14 to i64

ST_9: input_mat_addr [1/1] 0.00ns
_ifconv:3  %input_mat_addr = getelementptr [192 x float]* %input_mat, i64 0, i64 %tmp_15

ST_9: input_mat_load [2/2] 2.71ns
_ifconv:4  %input_mat_load = load float* %input_mat_addr, align 4

ST_9: tmp_7 [2/6] 6.41ns
_ifconv:5  %tmp_7 = sitofp i32 %max_1 to float


 <State 10>: 6.41ns
ST_10: input_mat_load [1/2] 2.71ns
_ifconv:4  %input_mat_load = load float* %input_mat_addr, align 4

ST_10: tmp_7 [1/6] 6.41ns
_ifconv:5  %tmp_7 = sitofp i32 %max_1 to float


 <State 11>: 8.16ns
ST_11: p_Val2_1 [1/1] 0.00ns
_ifconv:6  %p_Val2_1 = bitcast float %input_mat_load to i32

ST_11: loc_V [1/1] 0.00ns
_ifconv:7  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30)

ST_11: loc_V_1 [1/1] 0.00ns
_ifconv:8  %loc_V_1 = trunc i32 %p_Val2_1 to i23

ST_11: tmp_7_to_int [1/1] 0.00ns
_ifconv:9  %tmp_7_to_int = bitcast float %tmp_7 to i32

ST_11: tmp_1 [1/1] 0.00ns
_ifconv:10  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_7_to_int, i32 23, i32 30)

ST_11: tmp_17 [1/1] 0.00ns
_ifconv:11  %tmp_17 = trunc i32 %tmp_7_to_int to i23

ST_11: notlhs [1/1] 2.00ns
_ifconv:12  %notlhs = icmp ne i8 %loc_V, -1

ST_11: notrhs [1/1] 2.39ns
_ifconv:13  %notrhs = icmp eq i23 %loc_V_1, 0

ST_11: tmp_6 [1/1] 1.37ns
_ifconv:14  %tmp_6 = or i1 %notrhs, %notlhs

ST_11: notlhs1 [1/1] 2.00ns
_ifconv:15  %notlhs1 = icmp ne i8 %tmp_1, -1

ST_11: notrhs2 [1/1] 2.39ns
_ifconv:16  %notrhs2 = icmp eq i23 %tmp_17, 0

ST_11: tmp_10 [1/1] 1.37ns
_ifconv:17  %tmp_10 = or i1 %notrhs2, %notlhs1

ST_11: tmp_11 [1/1] 1.37ns
_ifconv:18  %tmp_11 = and i1 %tmp_6, %tmp_10

ST_11: tmp_12 [1/1] 6.79ns
_ifconv:19  %tmp_12 = fcmp ogt float %input_mat_load, %tmp_7

ST_11: tmp_13 [1/1] 1.37ns
_ifconv:20  %tmp_13 = and i1 %tmp_11, %tmp_12

ST_11: p_Result_s [1/1] 0.00ns
_ifconv:21  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)

ST_11: p_Result_1 [1/1] 0.00ns
_ifconv:22  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_11: tmp_i_i [1/1] 0.00ns
_ifconv:23  %tmp_i_i = zext i24 %p_Result_1 to i78

ST_11: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:24  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_11: sh_assign [1/1] 1.72ns
_ifconv:25  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_11: isNeg [1/1] 0.00ns
_ifconv:26  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_11: tmp_1_i_i [1/1] 1.72ns
_ifconv:27  %tmp_1_i_i = sub i8 127, %loc_V

ST_11: tmp_1_i_i_cast [1/1] 0.00ns
_ifconv:28  %tmp_1_i_i_cast = sext i8 %tmp_1_i_i to i9

ST_11: sh_assign_1 [1/1] 1.37ns
_ifconv:29  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_i_cast, i9 %sh_assign

ST_11: sh_assign_1_cast [1/1] 0.00ns
_ifconv:30  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_11: sh_assign_1_cast_cast [1/1] 0.00ns
_ifconv:31  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_11: tmp_2_i_i [1/1] 0.00ns
_ifconv:32  %tmp_2_i_i = zext i32 %sh_assign_1_cast to i78

ST_11: tmp_3_i_i [1/1] 2.78ns
_ifconv:33  %tmp_3_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

ST_11: tmp_5_i_i [1/1] 2.78ns
_ifconv:34  %tmp_5_i_i = shl i78 %tmp_i_i, %tmp_2_i_i

ST_11: tmp_20 [1/1] 0.00ns
_ifconv:35  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

ST_11: tmp_16 [1/1] 0.00ns
_ifconv:36  %tmp_16 = zext i1 %tmp_20 to i32

ST_11: tmp_18 [1/1] 0.00ns
_ifconv:37  %tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i, i32 23, i32 54)

ST_11: p_Val2_4 [1/1] 1.37ns
_ifconv:38  %p_Val2_4 = select i1 %isNeg, i32 %tmp_16, i32 %tmp_18


 <State 12>: 5.18ns
ST_12: p_Val2_7_i_i [1/1] 2.44ns
_ifconv:39  %p_Val2_7_i_i = sub i32 0, %p_Val2_4

ST_12: p_Val2_s [1/1] 1.37ns
_ifconv:40  %p_Val2_s = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_4

ST_12: max_2 [1/1] 1.37ns
_ifconv:41  %max_2 = select i1 %tmp_13, i32 %p_Val2_s, i32 %max_1

ST_12: stg_107 [1/1] 0.00ns
_ifconv:42  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_mat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f9b43e26440; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f9b43e26ed0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_mat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7f9b43e274a0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp_41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f9b43e28030; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_41_read           (read             ) [ 0000000000000]
tmp_4_read            (read             ) [ 0011111111111]
tmp_s                 (bitconcatenate   ) [ 0000000000000]
p_addr4_cast          (zext             ) [ 0011111111111]
stg_17                (br               ) [ 0111111111111]
i                     (phi              ) [ 0010000000000]
exitcond3             (icmp             ) [ 0011111111111]
empty                 (speclooptripcount) [ 0000000000000]
i_2                   (add              ) [ 0111111111111]
stg_22                (br               ) [ 0000000000000]
tmp                   (shl              ) [ 0001111111111]
tmp_trn_cast          (zext             ) [ 0000000000000]
p_addr5               (add              ) [ 0000000000000]
tmp_8                 (bitconcatenate   ) [ 0000000000000]
p_addr6               (zext             ) [ 0001111111111]
stg_28                (br               ) [ 0011111111111]
stg_29                (ret              ) [ 0000000000000]
j                     (phi              ) [ 0001111111111]
exitcond2             (icmp             ) [ 0011111111111]
empty_16              (speclooptripcount) [ 0000000000000]
j_2                   (add              ) [ 0011111111111]
stg_34                (br               ) [ 0111111111111]
tmp_9                 (shl              ) [ 0000111111111]
stg_36                (br               ) [ 0011111111111]
max                   (phi              ) [ 0000111111111]
k                     (phi              ) [ 0000100000000]
k_cast                (zext             ) [ 0000000000000]
exitcond1             (icmp             ) [ 0011111111111]
empty_17              (speclooptripcount) [ 0000000000000]
k_2                   (add              ) [ 0011111111111]
stg_43                (br               ) [ 0000000000000]
tmp_2                 (add              ) [ 0000011111111]
stg_45                (br               ) [ 0011111111111]
tmp_1_trn             (zext             ) [ 0000000000000]
p_addr7               (add              ) [ 0000000000000]
tmp_3                 (zext             ) [ 0000000000000]
output_mat_addr       (getelementptr    ) [ 0000000000000]
stg_50                (store            ) [ 0000000000000]
stg_51                (br               ) [ 0011111111111]
max_1                 (phi              ) [ 0011111111111]
l                     (phi              ) [ 0000010000000]
l_cast                (zext             ) [ 0000000000000]
exitcond              (icmp             ) [ 0011111111111]
empty_18              (speclooptripcount) [ 0000000000000]
l_1                   (add              ) [ 0011111111111]
stg_58                (br               ) [ 0011111111111]
tmp_5                 (add              ) [ 0000001111000]
tmp_14                (bitconcatenate   ) [ 0000000000000]
tmp_15                (zext             ) [ 0000000000000]
input_mat_addr        (getelementptr    ) [ 0000000000100]
input_mat_load        (load             ) [ 0000000000010]
tmp_7                 (sitofp           ) [ 0000000000010]
p_Val2_1              (bitcast          ) [ 0000000000000]
loc_V                 (partselect       ) [ 0000000000000]
loc_V_1               (trunc            ) [ 0000000000000]
tmp_7_to_int          (bitcast          ) [ 0000000000000]
tmp_1                 (partselect       ) [ 0000000000000]
tmp_17                (trunc            ) [ 0000000000000]
notlhs                (icmp             ) [ 0000000000000]
notrhs                (icmp             ) [ 0000000000000]
tmp_6                 (or               ) [ 0000000000000]
notlhs1               (icmp             ) [ 0000000000000]
notrhs2               (icmp             ) [ 0000000000000]
tmp_10                (or               ) [ 0000000000000]
tmp_11                (and              ) [ 0000000000000]
tmp_12                (fcmp             ) [ 0000000000000]
tmp_13                (and              ) [ 0000000000001]
p_Result_s            (bitselect        ) [ 0000000000001]
p_Result_1            (bitconcatenate   ) [ 0000000000000]
tmp_i_i               (zext             ) [ 0000000000000]
tmp_i_i_i_cast1       (zext             ) [ 0000000000000]
sh_assign             (add              ) [ 0000000000000]
isNeg                 (bitselect        ) [ 0000000000000]
tmp_1_i_i             (sub              ) [ 0000000000000]
tmp_1_i_i_cast        (sext             ) [ 0000000000000]
sh_assign_1           (select           ) [ 0000000000000]
sh_assign_1_cast      (sext             ) [ 0000000000000]
sh_assign_1_cast_cast (sext             ) [ 0000000000000]
tmp_2_i_i             (zext             ) [ 0000000000000]
tmp_3_i_i             (lshr             ) [ 0000000000000]
tmp_5_i_i             (shl              ) [ 0000000000000]
tmp_20                (bitselect        ) [ 0000000000000]
tmp_16                (zext             ) [ 0000000000000]
tmp_18                (partselect       ) [ 0000000000000]
p_Val2_4              (select           ) [ 0000000000001]
p_Val2_7_i_i          (sub              ) [ 0000000000000]
p_Val2_s              (select           ) [ 0000000000000]
max_2                 (select           ) [ 0011111111111]
stg_107               (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_mat">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_mat">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_mat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_41">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_41"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_41_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="0"/>
<pin id="72" dir="0" index="1" bw="2" slack="0"/>
<pin id="73" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_41_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_4_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="2" slack="0"/>
<pin id="79" dir="1" index="2" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="output_mat_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_mat_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="stg_50_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_50/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input_mat_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_mat_addr/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_mat_load/9 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="1"/>
<pin id="108" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="j_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="1"/>
<pin id="119" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="j_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="max_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="max_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="k_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="1"/>
<pin id="144" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="k_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="2" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="max_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="max_1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="l_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="1"/>
<pin id="167" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="l_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_12_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_addr4_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr4_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="exitcond3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_trn_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_addr5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr5/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_8_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_addr6_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr6/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="exitcond2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_9_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="k_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="exitcond1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="2"/>
<pin id="271" dir="0" index="1" bw="2" slack="0"/>
<pin id="272" dir="1" index="2" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_1_trn_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_trn/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_addr7_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="2"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr7/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="l_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="exitcond_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="0" index="1" bw="2" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="l_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="3" slack="2"/>
<pin id="307" dir="1" index="2" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_14_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="2" slack="8"/>
<pin id="312" dir="0" index="2" bw="3" slack="5"/>
<pin id="313" dir="0" index="3" bw="3" slack="4"/>
<pin id="314" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_15_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Val2_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_1/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="loc_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/11 "/>
</bind>
</comp>

<comp id="334" class="1004" name="loc_V_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_7_to_int_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_7_to_int/11 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="0" index="3" bw="6" slack="0"/>
<pin id="346" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_17_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/11 "/>
</bind>
</comp>

<comp id="355" class="1004" name="notlhs_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/11 "/>
</bind>
</comp>

<comp id="361" class="1004" name="notrhs_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="23" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="notlhs1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="notrhs2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="23" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_10_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_11_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_13_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_Result_s_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Result_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="24" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="23" slack="0"/>
<pin id="415" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/11 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_i_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="24" slack="0"/>
<pin id="421" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/11 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_i_i_i_cast1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast1/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sh_assign_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="isNeg_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="9" slack="0"/>
<pin id="436" dir="0" index="2" bw="5" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_1_i_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_1_i_i_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i_i_cast/11 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sh_assign_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="0" index="2" bw="9" slack="0"/>
<pin id="455" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/11 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sh_assign_1_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sh_assign_1_cast_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/11 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_2_i_i_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_i/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_3_i_i_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="24" slack="0"/>
<pin id="473" dir="0" index="1" bw="9" slack="0"/>
<pin id="474" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_3_i_i/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_5_i_i_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="24" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5_i_i/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_20_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="24" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_16_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_18_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="78" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="0" index="3" bw="7" slack="0"/>
<pin id="500" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_Val2_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="32" slack="0"/>
<pin id="509" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/11 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_Val2_7_i_i_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="1"/>
<pin id="516" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_7_i_i/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_Val2_s_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="0" index="2" bw="32" slack="1"/>
<pin id="522" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/12 "/>
</bind>
</comp>

<comp id="524" class="1004" name="max_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="7"/>
<pin id="528" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/12 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_4_read_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="8"/>
<pin id="533" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="tmp_4_read "/>
</bind>
</comp>

<comp id="536" class="1005" name="p_addr4_cast_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="1"/>
<pin id="538" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_addr4_cast "/>
</bind>
</comp>

<comp id="544" class="1005" name="i_2_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="2"/>
<pin id="551" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="554" class="1005" name="p_addr6_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2"/>
<pin id="556" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_addr6 "/>
</bind>
</comp>

<comp id="562" class="1005" name="j_2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="3" slack="0"/>
<pin id="564" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_9_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="2"/>
<pin id="569" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="575" class="1005" name="k_2_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_2_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="5"/>
<pin id="582" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="588" class="1005" name="l_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_5_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="4"/>
<pin id="595" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="598" class="1005" name="input_mat_addr_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="1"/>
<pin id="600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_addr "/>
</bind>
</comp>

<comp id="603" class="1005" name="input_mat_load_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_mat_load "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_7_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_13_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="620" class="1005" name="p_Result_s_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="625" class="1005" name="p_Val2_4_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="631" class="1005" name="max_2_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="89" pin=1"/></net>

<net id="141"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="163"><net_src comp="129" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="157" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="70" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="110" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="110" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="110" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="110" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="121" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="121" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="121" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="146" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="146" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="146" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="253" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="117" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="291"><net_src comp="169" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="169" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="169" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="32" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="288" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="321" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="354"><net_src comp="338" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="324" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="334" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="355" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="341" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="351" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="46" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="373" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="367" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="180" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="321" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="54" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="334" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="324" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="56" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="58" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="62" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="324" pin="4"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="433" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="427" pin="2"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="451" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="459" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="411" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="463" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="419" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="467" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="64" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="471" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="40" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="477" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="40" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="68" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="510"><net_src comp="433" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="491" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="495" pin="4"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="26" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="153" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="76" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="539"><net_src comp="192" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="547"><net_src comp="202" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="552"><net_src comp="208" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="557"><net_src comp="231" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="565"><net_src comp="241" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="570"><net_src comp="247" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="578"><net_src comp="263" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="583"><net_src comp="269" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="591"><net_src comp="298" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="596"><net_src comp="304" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="309" pin=3"/></net>

<net id="601"><net_src comp="94" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="606"><net_src comp="101" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="612"><net_src comp="176" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="618"><net_src comp="397" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="623"><net_src comp="403" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="628"><net_src comp="505" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="634"><net_src comp="524" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		p_addr4_cast : 1
	State 2
		exitcond3 : 1
		i_2 : 1
		stg_22 : 2
		tmp : 1
		tmp_trn_cast : 1
		p_addr5 : 2
		tmp_8 : 3
		p_addr6 : 4
	State 3
		exitcond2 : 1
		j_2 : 1
		stg_34 : 2
		tmp_9 : 1
	State 4
		k_cast : 1
		exitcond1 : 1
		k_2 : 1
		stg_43 : 2
		tmp_2 : 2
		p_addr7 : 1
		tmp_3 : 2
		output_mat_addr : 3
		stg_50 : 4
	State 5
		l_cast : 1
		exitcond : 1
		l_1 : 1
		stg_58 : 2
		tmp_5 : 2
		tmp_7 : 1
	State 6
	State 7
	State 8
	State 9
		tmp_15 : 1
		input_mat_addr : 2
		input_mat_load : 3
	State 10
	State 11
		loc_V : 1
		loc_V_1 : 1
		tmp_1 : 1
		tmp_17 : 1
		notlhs : 2
		notrhs : 2
		tmp_6 : 3
		notlhs1 : 2
		notrhs2 : 2
		tmp_10 : 3
		tmp_11 : 3
		tmp_13 : 3
		p_Result_s : 1
		p_Result_1 : 2
		tmp_i_i : 3
		tmp_i_i_i_cast1 : 2
		sh_assign : 3
		isNeg : 4
		tmp_1_i_i : 2
		tmp_1_i_i_cast : 3
		sh_assign_1 : 5
		sh_assign_1_cast : 6
		sh_assign_1_cast_cast : 6
		tmp_2_i_i : 7
		tmp_3_i_i : 7
		tmp_5_i_i : 8
		tmp_20 : 8
		tmp_16 : 9
		tmp_18 : 9
		p_Val2_4 : 10
	State 12
		p_Val2_s : 1
		max_2 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|  sitofp  |          grp_fu_176          |    0    |   340   |   554   |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |         tmp_12_fu_180        |    0    |    66   |   239   |
|----------|------------------------------|---------|---------|---------|
|          |      sh_assign_1_fu_451      |    0    |    0    |    9    |
|  select  |        p_Val2_4_fu_505       |    0    |    0    |    32   |
|          |        p_Val2_s_fu_518       |    0    |    0    |    32   |
|          |         max_2_fu_524         |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_208          |    0    |    0    |    0    |
|    shl   |         tmp_9_fu_247         |    0    |    0    |    0    |
|          |       tmp_5_i_i_fu_477       |    0    |    0    |    88   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       tmp_3_i_i_fu_471       |    0    |    0    |    63   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       tmp_1_i_i_fu_441       |    0    |    0    |    8    |
|          |      p_Val2_7_i_i_fu_513     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |          i_2_fu_202          |    0    |    0    |    3    |
|          |        p_addr5_fu_218        |    0    |    0    |    4    |
|          |          j_2_fu_241          |    0    |    0    |    3    |
|          |          k_2_fu_263          |    0    |    0    |    2    |
|    add   |         tmp_2_fu_269         |    0    |    0    |    3    |
|          |        p_addr7_fu_278        |    0    |    0    |    7    |
|          |          l_1_fu_298          |    0    |    0    |    2    |
|          |         tmp_5_fu_304         |    0    |    0    |    3    |
|          |       sh_assign_fu_427       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_196       |    0    |    0    |    2    |
|          |       exitcond2_fu_235       |    0    |    0    |    2    |
|          |       exitcond1_fu_257       |    0    |    0    |    1    |
|   icmp   |        exitcond_fu_292       |    0    |    0    |    1    |
|          |         notlhs_fu_355        |    0    |    0    |    3    |
|          |         notrhs_fu_361        |    0    |    0    |    8    |
|          |        notlhs1_fu_373        |    0    |    0    |    3    |
|          |        notrhs2_fu_379        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    or    |         tmp_6_fu_367         |    0    |    0    |    1    |
|          |         tmp_10_fu_385        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    and   |         tmp_11_fu_391        |    0    |    0    |    1    |
|          |         tmp_13_fu_397        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|   read   |    tmp_41_read_read_fu_70    |    0    |    0    |    0    |
|          |     tmp_4_read_read_fu_76    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_184         |    0    |    0    |    0    |
|bitconcatenate|         tmp_8_fu_223         |    0    |    0    |    0    |
|          |         tmp_14_fu_309        |    0    |    0    |    0    |
|          |       p_Result_1_fu_411      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_addr4_cast_fu_192     |    0    |    0    |    0    |
|          |      tmp_trn_cast_fu_214     |    0    |    0    |    0    |
|          |        p_addr6_fu_231        |    0    |    0    |    0    |
|          |         k_cast_fu_253        |    0    |    0    |    0    |
|          |       tmp_1_trn_fu_274       |    0    |    0    |    0    |
|   zext   |         tmp_3_fu_283         |    0    |    0    |    0    |
|          |         l_cast_fu_288        |    0    |    0    |    0    |
|          |         tmp_15_fu_316        |    0    |    0    |    0    |
|          |        tmp_i_i_fu_419        |    0    |    0    |    0    |
|          |    tmp_i_i_i_cast1_fu_423    |    0    |    0    |    0    |
|          |       tmp_2_i_i_fu_467       |    0    |    0    |    0    |
|          |         tmp_16_fu_491        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         loc_V_fu_324         |    0    |    0    |    0    |
|partselect|         tmp_1_fu_341         |    0    |    0    |    0    |
|          |         tmp_18_fu_495        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |        loc_V_1_fu_334        |    0    |    0    |    0    |
|          |         tmp_17_fu_351        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_403      |    0    |    0    |    0    |
| bitselect|         isNeg_fu_433         |    0    |    0    |    0    |
|          |         tmp_20_fu_483        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_1_i_i_cast_fu_447    |    0    |    0    |    0    |
|   sext   |    sh_assign_1_cast_fu_459   |    0    |    0    |    0    |
|          | sh_assign_1_cast_cast_fu_463 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   406   |   1156  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_2_reg_544     |    3   |
|       i_reg_106      |    3   |
|input_mat_addr_reg_598|    8   |
|input_mat_load_reg_603|   32   |
|      j_2_reg_562     |    3   |
|       j_reg_117      |    3   |
|      k_2_reg_575     |    2   |
|       k_reg_142      |    2   |
|      l_1_reg_588     |    2   |
|       l_reg_165      |    2   |
|     max_1_reg_153    |   32   |
|     max_2_reg_631    |   32   |
|      max_reg_129     |   32   |
|  p_Result_s_reg_620  |    1   |
|   p_Val2_4_reg_625   |   32   |
| p_addr4_cast_reg_536 |    5   |
|    p_addr6_reg_554   |   32   |
|    tmp_13_reg_615    |    1   |
|     tmp_2_reg_580    |    3   |
|  tmp_4_read_reg_531  |    2   |
|     tmp_5_reg_593    |    3   |
|     tmp_7_reg_609    |   32   |
|     tmp_9_reg_567    |    3   |
|      tmp_reg_549     |    3   |
+----------------------+--------+
|         Total        |   273  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   8  |   16   ||    8    |
|     j_reg_117     |  p0  |   2  |   3  |    6   ||    3    |
|    max_reg_129    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   86   ||  4.713  ||    43   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   406  |  1156  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   43   |
|  Register |    -   |    -   |   273  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   679  |  1199  |
+-----------+--------+--------+--------+--------+
