{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 17:17:21 2016 " "Info: Processing started: Mon Feb 08 17:17:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cmpt4 -c cmpt4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cmpt4 -c cmpt4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register d_int\[1\] d_int\[3\] 405.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 405.02 MHz between source register \"d_int\[1\]\" and destination register \"d_int\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.412 ns + Longest register register " "Info: + Longest register to register delay is 1.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d_int\[1\] 1 REG LCFF_X49_Y7_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y7_N3; Fanout = 4; REG Node = 'd_int\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_int[1] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.491 ns) 0.851 ns d_int\[3\]~3 2 COMB LCCOMB_X49_Y7_N0 1 " "Info: 2: + IC(0.360 ns) + CELL(0.491 ns) = 0.851 ns; Loc. = LCCOMB_X49_Y7_N0; Fanout = 1; COMB Node = 'd_int\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { d_int[1] d_int[3]~3 } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 1.316 ns d_int\[3\]~4 3 COMB LCCOMB_X49_Y7_N22 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 1.316 ns; Loc. = LCCOMB_X49_Y7_N22; Fanout = 1; COMB Node = 'd_int\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { d_int[3]~3 d_int[3]~4 } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.412 ns d_int\[3\] 4 REG LCFF_X49_Y7_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.412 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { d_int[3]~4 d_int[3] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.765 ns ( 54.18 % ) " "Info: Total cell delay = 0.765 ns ( 54.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.647 ns ( 45.82 % ) " "Info: Total interconnect delay = 0.647 ns ( 45.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { d_int[1] d_int[3]~3 d_int[3]~4 d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { d_int[1] {} d_int[3]~3 {} d_int[3]~4 {} d_int[3] {} } { 0.000ns 0.360ns 0.287ns 0.000ns } { 0.000ns 0.491ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.604 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.602 ns) 2.604 ns d_int\[3\] 2 REG LCFF_X49_Y7_N23 2 " "Info: 2: + IC(1.128 ns) + CELL(0.602 ns) = 2.604 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk d_int[3] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 56.68 % ) " "Info: Total cell delay = 1.476 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.32 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[3] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.604 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.602 ns) 2.604 ns d_int\[1\] 2 REG LCFF_X49_Y7_N3 4 " "Info: 2: + IC(1.128 ns) + CELL(0.602 ns) = 2.604 ns; Loc. = LCFF_X49_Y7_N3; Fanout = 4; REG Node = 'd_int\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk d_int[1] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 56.68 % ) " "Info: Total cell delay = 1.476 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.32 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[1] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[3] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[1] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { d_int[1] d_int[3]~3 d_int[3]~4 d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.412 ns" { d_int[1] {} d_int[3]~3 {} d_int[3]~4 {} d_int[3] {} } { 0.000ns 0.360ns 0.287ns 0.000ns } { 0.000ns 0.491ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[3] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[1] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { d_int[3] {} } {  } {  } "" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "d_int\[3\] ena clk 0.916 ns register " "Info: tsu for register \"d_int\[3\]\" (data pin = \"ena\", clock pin = \"clk\") is 0.916 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.558 ns + Longest pin register " "Info: + Longest pin to register delay is 3.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns ena 1 PIN PIN_L22 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 4; PIN Node = 'ena'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ena } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.512 ns) 2.997 ns d_int\[3\]~3 2 COMB LCCOMB_X49_Y7_N0 1 " "Info: 2: + IC(1.459 ns) + CELL(0.512 ns) = 2.997 ns; Loc. = LCCOMB_X49_Y7_N0; Fanout = 1; COMB Node = 'd_int\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { ena d_int[3]~3 } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 3.462 ns d_int\[3\]~4 3 COMB LCCOMB_X49_Y7_N22 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 3.462 ns; Loc. = LCCOMB_X49_Y7_N22; Fanout = 1; COMB Node = 'd_int\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { d_int[3]~3 d_int[3]~4 } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.558 ns d_int\[3\] 4 REG LCFF_X49_Y7_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.558 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { d_int[3]~4 d_int[3] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 50.93 % ) " "Info: Total cell delay = 1.812 ns ( 50.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.746 ns ( 49.07 % ) " "Info: Total interconnect delay = 1.746 ns ( 49.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { ena d_int[3]~3 d_int[3]~4 d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.558 ns" { ena {} ena~combout {} d_int[3]~3 {} d_int[3]~4 {} d_int[3] {} } { 0.000ns 0.000ns 1.459ns 0.287ns 0.000ns } { 0.000ns 1.026ns 0.512ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.604 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.602 ns) 2.604 ns d_int\[3\] 2 REG LCFF_X49_Y7_N23 2 " "Info: 2: + IC(1.128 ns) + CELL(0.602 ns) = 2.604 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk d_int[3] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 56.68 % ) " "Info: Total cell delay = 1.476 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.32 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[3] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { ena d_int[3]~3 d_int[3]~4 d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.558 ns" { ena {} ena~combout {} d_int[3]~3 {} d_int[3]~4 {} d_int[3] {} } { 0.000ns 0.000ns 1.459ns 0.287ns 0.000ns } { 0.000ns 1.026ns 0.512ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[3] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[3\] d_int\[3\] 6.650 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[3\]\" through register \"d_int\[3\]\" is 6.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.604 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.602 ns) 2.604 ns d_int\[3\] 2 REG LCFF_X49_Y7_N23 2 " "Info: 2: + IC(1.128 ns) + CELL(0.602 ns) = 2.604 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk d_int[3] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 56.68 % ) " "Info: Total cell delay = 1.476 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.32 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[3] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.769 ns + Longest register pin " "Info: + Longest register to pin delay is 3.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d_int\[3\] 1 REG LCFF_X49_Y7_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y7_N23; Fanout = 2; REG Node = 'd_int\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_int[3] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(2.850 ns) 3.769 ns d\[3\] 2 PIN PIN_V21 0 " "Info: 2: + IC(0.919 ns) + CELL(2.850 ns) = 3.769 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'd\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { d_int[3] d[3] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 75.62 % ) " "Info: Total cell delay = 2.850 ns ( 75.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 24.38 % ) " "Info: Total interconnect delay = 0.919 ns ( 24.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { d_int[3] d[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.769 ns" { d_int[3] {} d[3] {} } { 0.000ns 0.919ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[3] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { d_int[3] d[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.769 ns" { d_int[3] {} d[3] {} } { 0.000ns 0.919ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "d_int\[1\] ena clk 0.057 ns register " "Info: th for register \"d_int\[1\]\" (data pin = \"ena\", clock pin = \"clk\") is 0.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.604 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.602 ns) 2.604 ns d_int\[1\] 2 REG LCFF_X49_Y7_N3 4 " "Info: 2: + IC(1.128 ns) + CELL(0.602 ns) = 2.604 ns; Loc. = LCFF_X49_Y7_N3; Fanout = 4; REG Node = 'd_int\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk d_int[1] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 56.68 % ) " "Info: Total cell delay = 1.476 ns ( 56.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.32 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[1] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.833 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns ena 1 PIN PIN_L22 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 4; PIN Node = 'ena'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ena } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.521 ns) 2.737 ns d_int\[1\]~1 2 COMB LCCOMB_X49_Y7_N2 1 " "Info: 2: + IC(1.190 ns) + CELL(0.521 ns) = 2.737 ns; Loc. = LCCOMB_X49_Y7_N2; Fanout = 1; COMB Node = 'd_int\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { ena d_int[1]~1 } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.833 ns d_int\[1\] 3 REG LCFF_X49_Y7_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.833 ns; Loc. = LCFF_X49_Y7_N3; Fanout = 4; REG Node = 'd_int\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { d_int[1]~1 d_int[1] } "NODE_NAME" } } { "cmpt4.vhd" "" { Text "U:/Exercice6_VHDL/cmpt4.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 58.00 % ) " "Info: Total cell delay = 1.643 ns ( 58.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.190 ns ( 42.00 % ) " "Info: Total interconnect delay = 1.190 ns ( 42.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { ena d_int[1]~1 d_int[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { ena {} ena~combout {} d_int[1]~1 {} d_int[1] {} } { 0.000ns 0.000ns 1.190ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { clk d_int[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} d_int[1] {} } { 0.000ns 0.000ns 1.128ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { ena d_int[1]~1 d_int[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { ena {} ena~combout {} d_int[1]~1 {} d_int[1] {} } { 0.000ns 0.000ns 1.190ns 0.000ns } { 0.000ns 1.026ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 17:17:22 2016 " "Info: Processing ended: Mon Feb 08 17:17:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
