EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 2 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L FPGA_Xilinx_Spartan6:XC6SLX16-FTG256 U1
U 1 1 5F1BC520
P 3550 4250
F 0 "U1" H 3550 1075 50  0000 C CNN
F 1 "XC6SLX16-FTG256" H 3550 984 50  0000 C CNN
F 2 "Package_BGA:Xilinx_FTG256" H 3550 4250 50  0001 C CNN
F 3 "" H 3550 4250 50  0000 C CNN
	1    3550 4250
	1    0    0    -1  
$EndComp
$Comp
L FPGA_Xilinx_Spartan6:XC6SLX16-FTG256 U1
U 2 1 5F1C3ECB
P 12100 4300
F 0 "U1" H 12100 1125 50  0000 C CNN
F 1 "XC6SLX16-FTG256" H 12100 1034 50  0000 C CNN
F 2 "Package_BGA:Xilinx_FTG256" H 12100 4300 50  0001 C CNN
F 3 "" H 12100 4300 50  0000 C CNN
	2    12100 4300
	1    0    0    -1  
$EndComp
$Comp
L FPGA_Xilinx_Spartan6:XC6SLX16-FTG256 U1
U 3 1 5F1CFD68
P 2400 10150
F 0 "U1" H 2532 10917 50  0000 C CNN
F 1 "XC6SLX16-FTG256" H 2532 10826 50  0000 C CNN
F 2 "Package_BGA:Xilinx_FTG256" H 2400 10150 50  0001 C CNN
F 3 "" H 2400 10150 50  0000 C CNN
	3    2400 10150
	1    0    0    -1  
$EndComp
$Comp
L FPGA_Xilinx_Spartan6:XC6SLX16-FTG256 U1
U 4 1 5F1DAB48
P 8650 9300
F 0 "U1" H 8650 10667 50  0000 C CNN
F 1 "XC6SLX16-FTG256" H 8650 10576 50  0000 C CNN
F 2 "Package_BGA:Xilinx_FTG256" H 8650 9300 50  0001 C CNN
F 3 "" H 8650 9300 50  0000 C CNN
	4    8650 9300
	1    0    0    -1  
$EndComp
Wire Wire Line
	14800 7100 14100 7100
Wire Wire Line
	14800 7000 14100 7000
Wire Wire Line
	14800 6900 14100 6900
Wire Wire Line
	14800 6700 14100 6700
Wire Wire Line
	14800 6500 14100 6500
Wire Wire Line
	14800 6400 14100 6400
Wire Wire Line
	14800 6300 14100 6300
Wire Wire Line
	14800 6200 14100 6200
Wire Wire Line
	14800 6100 14100 6100
Wire Wire Line
	14800 5900 14100 5900
Wire Wire Line
	14800 5800 14100 5800
Wire Wire Line
	14800 5700 14100 5700
Wire Wire Line
	14800 5600 14100 5600
Wire Wire Line
	14800 5500 14100 5500
Wire Wire Line
	14800 5400 14100 5400
Wire Wire Line
	14800 5000 14100 5000
Wire Wire Line
	14800 4900 14100 4900
Wire Wire Line
	14800 4800 14100 4800
Text Label 14200 7100 0    50   ~ 0
SDRAM_A14
Text Label 14200 7000 0    50   ~ 0
SDRAM_A13
Text Label 14200 6900 0    50   ~ 0
SDRAM_A11
Text Label 14200 6700 0    50   ~ 0
SDRAM_A12
Text Label 14200 6500 0    50   ~ 0
SDRAM_A9
Text Label 14200 6400 0    50   ~ 0
SDRAM_A8
Text Label 14200 6300 0    50   ~ 0
SDRAM_A4
Text Label 14200 6200 0    50   ~ 0
SDRAM_A10
Text Label 14200 5900 0    50   ~ 0
SDRAM_A2
Text Label 14200 5800 0    50   ~ 0
SDRAM_A7
Text Label 14200 5500 0    50   ~ 0
SDRAM_A1
Text Label 14200 5400 0    50   ~ 0
SDRAM_A0
Text Label 14200 5000 0    50   ~ 0
SDRAM_A3
Text Label 14200 4900 0    50   ~ 0
SDRAM_A6
Text Label 14200 4800 0    50   ~ 0
SDRAM_A5
Wire Bus Line
	14900 7200 15150 7200
Entry Wire Line
	14800 4800 14900 4900
Entry Wire Line
	14800 4900 14900 5000
Entry Wire Line
	14800 5000 14900 5100
Entry Wire Line
	14800 5400 14900 5500
Entry Wire Line
	14800 5500 14900 5600
Entry Wire Line
	14800 5800 14900 5900
Entry Wire Line
	14800 5900 14900 6000
Entry Wire Line
	14800 6200 14900 6300
Entry Wire Line
	14800 6300 14900 6400
Entry Wire Line
	14800 6400 14900 6500
Entry Wire Line
	14800 6500 14900 6600
Entry Wire Line
	14800 6700 14900 6800
Entry Wire Line
	14800 6900 14900 7000
Entry Wire Line
	14800 7000 14900 7100
Entry Wire Line
	14800 7100 14900 7200
Text GLabel 15150 7200 2    50   Input ~ 0
SDRAM_A[0..12]
Text Label 14900 7200 0    50   ~ 0
SDRAM_A[0..12]
Wire Wire Line
	14800 4300 14100 4300
Wire Wire Line
	14800 4200 14100 4200
Wire Wire Line
	14800 4100 14100 4100
Wire Wire Line
	14800 4000 14100 4000
Wire Wire Line
	14800 3700 14100 3700
Wire Wire Line
	14800 3600 14100 3600
Wire Wire Line
	14800 3500 14100 3500
Wire Wire Line
	14800 3400 14100 3400
Wire Wire Line
	14800 3300 14100 3300
Wire Wire Line
	14800 3200 14100 3200
Wire Wire Line
	14800 3100 14100 3100
Wire Wire Line
	14800 3000 14100 3000
Wire Wire Line
	14800 2700 14100 2700
Wire Wire Line
	14800 2600 14100 2600
Wire Wire Line
	14800 2500 14100 2500
Wire Wire Line
	14800 2400 14100 2400
Text Label 14150 2400 0    50   ~ 0
SDRAM_DQ14
Text Label 14150 2500 0    50   ~ 0
SDRAM_DQ15
Text Label 14150 2600 0    50   ~ 0
SDRAM_DQ12
Text Label 14150 2700 0    50   ~ 0
SDRAM_DQ13
Text Label 14150 3000 0    50   ~ 0
SDRAM_DQ10
Text Label 14150 3100 0    50   ~ 0
SDRAM_DQ11
Text Label 14150 3200 0    50   ~ 0
SDRAM_DQ8
Text Label 14150 3300 0    50   ~ 0
SDRAM_DQ9
Text Label 14150 3400 0    50   ~ 0
SDRAM_DQ0
Text Label 14150 3500 0    50   ~ 0
SDRAM_DQ1
Text Label 14150 3600 0    50   ~ 0
SDRAM_DQ2
Text Label 14150 3700 0    50   ~ 0
SDRAM_DQ3
Text Label 14150 4000 0    50   ~ 0
SDRAM_DQ6
Text Label 14150 4100 0    50   ~ 0
SDRAM_DQ7
Text Label 14150 4200 0    50   ~ 0
SDRAM_DQ4
Text Label 14150 4300 0    50   ~ 0
SDRAM_DQ5
Wire Bus Line
	14900 2300 15200 2300
Entry Wire Line
	14800 2400 14900 2300
Entry Wire Line
	14800 2500 14900 2400
Entry Wire Line
	14800 2600 14900 2500
Entry Wire Line
	14800 2700 14900 2600
Entry Wire Line
	14800 3000 14900 2900
Entry Wire Line
	14800 3100 14900 3000
Entry Wire Line
	14800 3200 14900 3100
Entry Wire Line
	14800 3300 14900 3200
Entry Wire Line
	14800 3400 14900 3300
Entry Wire Line
	14800 3500 14900 3400
Entry Wire Line
	14800 3600 14900 3500
Entry Wire Line
	14800 3700 14900 3600
Entry Wire Line
	14800 4000 14900 3900
Entry Wire Line
	14800 4100 14900 4000
Entry Wire Line
	14800 4200 14900 4100
Entry Wire Line
	14800 4300 14900 4200
Text GLabel 15200 2300 2    50   Input ~ 0
SDRAM_DQ[0..15]
Text Label 14900 2300 0    50   ~ 0
SDRAM_DQ[0..15]
Wire Wire Line
	14150 6600 14100 6600
Text GLabel 14150 6600 2    50   Input ~ 0
SDRAM_CKE
Wire Wire Line
	14150 6000 14100 6000
Text GLabel 14150 6000 2    50   Input ~ 0
SDRAM_WE_N
Wire Wire Line
	14150 4600 14100 4600
Wire Wire Line
	14150 4700 14100 4700
Text GLabel 14150 4600 2    50   Input ~ 0
SDRAM_RAS_N
Text GLabel 14150 4700 2    50   Input ~ 0
SDRAM_CAS_N
Wire Wire Line
	14100 4400 15050 4400
Wire Wire Line
	14100 4500 15050 4500
Wire Bus Line
	15150 4250 15350 4250
Entry Wire Line
	15050 4400 15150 4300
Entry Wire Line
	15050 4500 15150 4400
Text GLabel 15350 4250 2    50   Input ~ 0
SDRAM_DQM[0..1]
Text Label 14150 4500 0    50   ~ 0
SDRAM_DQM0
Text Label 14150 4400 0    50   ~ 0
SDRAM_DQM1
Wire Bus Line
	15150 4250 15150 4400
Wire Bus Line
	14900 4900 14900 7200
Wire Bus Line
	14900 2300 14900 4200
$EndSCHEMATC
