{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609569465593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609569465593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 15:37:45 2021 " "Processing started: Sat Jan 02 15:37:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609569465593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569465593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569465593 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1609569466029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609569466079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609569466080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seven_seg.v(10) " "Verilog HDL information at seven_seg.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "seven_seg.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/seven_seg.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609569472406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569472407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569472407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stater.v 1 1 " "Found 1 design units, including 1 entities, in source file stater.v" { { "Info" "ISGN_ENTITY_NAME" "1 stater " "Found entity 1: stater" {  } { { "stater.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/stater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569472408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569472408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/clock_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569472410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569472410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_golden_top.v 1 1 " "Using design file de1_soc_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569472449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609569472449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 de1_soc_golden_top.v(221) " "Verilog HDL Implicit Net warning at de1_soc_golden_top.v(221): created implicit net for \"HEX6\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569472449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 de1_soc_golden_top.v(222) " "Verilog HDL Implicit Net warning at de1_soc_golden_top.v(222): created implicit net for \"HEX7\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569472449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609569472454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX6 de1_soc_golden_top.v(221) " "Verilog HDL or VHDL warning at de1_soc_golden_top.v(221): object \"HEX6\" assigned a value but never read" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX7 de1_soc_golden_top.v(222) " "Verilog HDL or VHDL warning at de1_soc_golden_top.v(222): object \"HEX7\" assigned a value but never read" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 de1_soc_golden_top.v(221) " "Verilog HDL assignment warning at de1_soc_golden_top.v(221): truncated value with size 7 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 de1_soc_golden_top.v(222) " "Verilog HDL assignment warning at de1_soc_golden_top.v(222): truncated value with size 7 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de1_soc_golden_top.v(65) " "Output port \"DRAM_ADDR\" at de1_soc_golden_top.v(65) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de1_soc_golden_top.v(66) " "Output port \"DRAM_BA\" at de1_soc_golden_top.v(66) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de1_soc_golden_top.v(190) " "Output port \"VGA_B\" at de1_soc_golden_top.v(190) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de1_soc_golden_top.v(193) " "Output port \"VGA_G\" at de1_soc_golden_top.v(193) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de1_soc_golden_top.v(195) " "Output port \"VGA_R\" at de1_soc_golden_top.v(195) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de1_soc_golden_top.v(39) " "Output port \"ADC_CONVST\" at de1_soc_golden_top.v(39) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_golden_top.v(40) " "Output port \"ADC_DIN\" at de1_soc_golden_top.v(40) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_golden_top.v(42) " "Output port \"ADC_SCLK\" at de1_soc_golden_top.v(42) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_golden_top.v(48) " "Output port \"AUD_DACDAT\" at de1_soc_golden_top.v(48) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_golden_top.v(50) " "Output port \"AUD_XCK\" at de1_soc_golden_top.v(50) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de1_soc_golden_top.v(67) " "Output port \"DRAM_CAS_N\" at de1_soc_golden_top.v(67) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de1_soc_golden_top.v(68) " "Output port \"DRAM_CKE\" at de1_soc_golden_top.v(68) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de1_soc_golden_top.v(69) " "Output port \"DRAM_CLK\" at de1_soc_golden_top.v(69) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de1_soc_golden_top.v(70) " "Output port \"DRAM_CS_N\" at de1_soc_golden_top.v(70) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de1_soc_golden_top.v(72) " "Output port \"DRAM_LDQM\" at de1_soc_golden_top.v(72) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de1_soc_golden_top.v(73) " "Output port \"DRAM_RAS_N\" at de1_soc_golden_top.v(73) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de1_soc_golden_top.v(74) " "Output port \"DRAM_UDQM\" at de1_soc_golden_top.v(74) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de1_soc_golden_top.v(75) " "Output port \"DRAM_WE_N\" at de1_soc_golden_top.v(75) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_golden_top.v(78) " "Output port \"FAN_CTRL\" at de1_soc_golden_top.v(78) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472455 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_golden_top.v(81) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_golden_top.v(81) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472456 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_golden_top.v(165) " "Output port \"IRDA_TXD\" at de1_soc_golden_top.v(165) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472456 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_golden_top.v(186) " "Output port \"TD_RESET_N\" at de1_soc_golden_top.v(186) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472456 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N de1_soc_golden_top.v(191) " "Output port \"VGA_BLANK_N\" at de1_soc_golden_top.v(191) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472456 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de1_soc_golden_top.v(192) " "Output port \"VGA_CLK\" at de1_soc_golden_top.v(192) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472456 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de1_soc_golden_top.v(194) " "Output port \"VGA_HS\" at de1_soc_golden_top.v(194) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472456 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de1_soc_golden_top.v(196) " "Output port \"VGA_SYNC_N\" at de1_soc_golden_top.v(196) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472456 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de1_soc_golden_top.v(198) " "Output port \"VGA_VS\" at de1_soc_golden_top.v(198) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1609569472456 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:cha_clock " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:cha_clock\"" {  } { { "de1_soc_golden_top.v" "cha_clock" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569472456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stater stater:gang " "Elaborating entity \"stater\" for hierarchy \"stater:gang\"" {  } { { "de1_soc_golden_top.v" "gang" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569472458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:cha0 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:cha0\"" {  } { { "de1_soc_golden_top.v" "cha0" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569472459 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1609569472509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2e84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2e84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2e84 " "Found entity 1: altsyncram_2e84" {  } { { "db/altsyncram_2e84.tdf" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/altsyncram_2e84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569474189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569474189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569474407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569474407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569474502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569474502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h7i " "Found entity 1: cntr_h7i" {  } { { "db/cntr_h7i.tdf" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/cntr_h7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569474629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569474629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569474717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569474717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569474835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569474835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569474891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569474891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569474970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569474970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569475031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569475031 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569475480 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1609569475588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.01.02.15:37:58 Progress: Loading sld0c8888fe/alt_sld_fab_wrapper_hw.tcl " "2021.01.02.15:37:58 Progress: Loading sld0c8888fe/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569478130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569479585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569479674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569480967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569481055 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569481147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569481272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569481276 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569481276 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1609569481962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0c8888fe/alt_sld_fab.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/ip/sld0c8888fe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569482170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569482170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569482243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569482243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569482253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569482253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569482308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569482308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569482388 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569482388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569482388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609569482445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569482445 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 176 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1609569484414 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1609569484414 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609569484435 "|DE1_SOC_golden_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609569484435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569484511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569484909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569485300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.map.smsg " "Generated suppressed messages file C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569485679 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 49 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1609569486661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609569486682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609569486682 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569486856 "|DE1_SOC_golden_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609569486856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "980 " "Implemented 980 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609569486859 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609569486859 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1609569486859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "726 " "Implemented 726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609569486859 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609569486859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609569486859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 245 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 245 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609569486908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 15:38:06 2021 " "Processing ended: Sat Jan 02 15:38:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609569486908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609569486908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609569486908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609569486908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1609569488100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609569488100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 15:38:07 2021 " "Processing started: Sat Jan 02 15:38:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609569488100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1609569488100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1609569488100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1609569488238 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488316 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488337 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488351 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 49 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1609569488390 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1609569488391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609569488415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488415 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1609569488619 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609569488641 "|DE1_SOC_golden_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1609569488641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "980 " "Implemented 980 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609569488645 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609569488645 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1609569488645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "726 " "Implemented 726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609569488645 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609569488645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1609569488645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 23 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609569488788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 15:38:08 2021 " "Processing ended: Sat Jan 02 15:38:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609569488788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609569488788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609569488788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1609569488788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609569489984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609569489984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 15:38:09 2021 " "Processing started: Sat Jan 02 15:38:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609569489984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1609569489984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1609569489985 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1609569490091 ""}
{ "Info" "0" "" "Project  = DE1_SOC_golden_top" {  } {  } 0 0 "Project  = DE1_SOC_golden_top" 0 0 "Fitter" 0 0 1609569490092 ""}
{ "Info" "0" "" "Revision = DE1_SOC_golden_top" {  } {  } 0 0 "Revision = DE1_SOC_golden_top" 0 0 "Fitter" 0 0 1609569490092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1609569490234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609569490234 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC_golden_top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC_golden_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609569490247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609569490290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609569490290 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609569490696 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609569490718 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1609569490878 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1609569490894 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1609569501454 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 33 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1609569502059 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1609569502059 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609569502060 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609569502071 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609569502073 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609569502078 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1609569502082 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1609569502082 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609569502083 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609569503469 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609569503469 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609569503469 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609569503469 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1609569503469 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_golden_top.sdc " "Reading SDC File: 'DE1_SOC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609569503474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_golden_top.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at DE1_SOC_golden_top.sdc(18): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609569503476 ""}  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609569503476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_golden_top.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at DE1_SOC_golden_top.sdc(18): Option -period: Invalid clock period" {  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609569503476 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1609569503476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1609569503477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_golden_top.sdc 101 VGA_BLANK port " "Ignored filter at DE1_SOC_golden_top.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1609569503479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_golden_top.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_golden_top.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609569503479 ""}  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609569503479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_golden_top.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_golden_top.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609569503479 ""}  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1609569503479 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_gen:cha_clock\|o_clk " "Node: clock_gen:cha_clock\|o_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stater:gang\|count\[0\] clock_gen:cha_clock\|o_clk " "Register stater:gang\|count\[0\] is being clocked by clock_gen:cha_clock\|o_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609569503482 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609569503482 "|DE1_SOC_golden_top|clock_gen:cha_clock|o_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1609569503490 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1609569503492 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609569503492 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1609569503492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609569503558 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1609569503559 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609569503559 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609569503833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609569508260 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1609569509251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609569521217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609569538822 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609569541195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609569541195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609569543487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609569547407 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609569547407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609569548769 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609569548769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609569548773 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.34 " "Total time spent on timing analysis during the Fitter is 2.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609569551360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609569551402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609569552333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609569552334 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609569553249 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609569560731 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1609569561240 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de1_soc_golden_top.v" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/de1_soc_golden_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1609569561283 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1609569561283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.fit.smsg " "Generated suppressed messages file C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609569561440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7393 " "Peak virtual memory: 7393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609569562346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 15:39:22 2021 " "Processing ended: Sat Jan 02 15:39:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609569562346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609569562346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:43 " "Total CPU time (on all processors): 00:04:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609569562346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609569562346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1609569563481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609569563481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 15:39:23 2021 " "Processing started: Sat Jan 02 15:39:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609569563481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1609569563481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1609569563482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1609569564314 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1609569570344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609569570812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 15:39:30 2021 " "Processing ended: Sat Jan 02 15:39:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609569570812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609569570812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609569570812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1609569570812 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1609569571460 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1609569572073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609569572073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 15:39:31 2021 " "Processing started: Sat Jan 02 15:39:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609569572073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1609569572073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_sta DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609569572073 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1609569572185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1609569572931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1609569572931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569572971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569572971 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609569573542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609569573542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1609569573542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1609569573542 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1609569573542 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_golden_top.sdc " "Reading SDC File: 'DE1_SOC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1609569573548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_golden_top.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at DE1_SOC_golden_top.sdc(18): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609569573549 ""}  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609569573549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_golden_top.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at DE1_SOC_golden_top.sdc(18): Option -period: Invalid clock period" {  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609569573550 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609569573550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1609569573550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_golden_top.sdc 101 VGA_BLANK port " "Ignored filter at DE1_SOC_golden_top.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1609569573552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_golden_top.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_golden_top.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609569573552 ""}  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609569573552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_golden_top.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_golden_top.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1609569573552 ""}  } { { "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" "" { Text "C:/Users/khcha/Desktop/fpga-proj/DE1_SOC_golden_top/DE1_SOC_golden_top.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1609569573552 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_gen:cha_clock\|o_clk " "Node: clock_gen:cha_clock\|o_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stater:gang\|count\[1\] clock_gen:cha_clock\|o_clk " "Register stater:gang\|count\[1\] is being clocked by clock_gen:cha_clock\|o_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609569573562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609569573562 "|DE1_SOC_golden_top|clock_gen:cha_clock|o_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609569573982 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1609569573983 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609569574001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.300 " "Worst-case setup slack is 10.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.768               0.000 CLOCK_50  " "   14.768               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569574047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 altera_reserved_tck  " "    0.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 CLOCK_50  " "    0.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569574059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.573 " "Worst-case recovery slack is 36.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.573               0.000 altera_reserved_tck  " "   36.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569574068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.671 " "Worst-case removal slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 altera_reserved_tck  " "    0.671               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569574077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.874 " "Worst-case minimum pulse width slack is 8.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.874               0.000 CLOCK_50  " "    8.874               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.469               0.000 altera_reserved_tck  " "   18.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569574083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569574083 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609569574100 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609569574137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609569575873 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_gen:cha_clock\|o_clk " "Node: clock_gen:cha_clock\|o_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stater:gang\|count\[1\] clock_gen:cha_clock\|o_clk " "Register stater:gang\|count\[1\] is being clocked by clock_gen:cha_clock\|o_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609569575973 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609569575973 "|DE1_SOC_golden_top|clock_gen:cha_clock|o_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609569576391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.440 " "Worst-case setup slack is 10.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.641               0.000 CLOCK_50  " "   14.641               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569576441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 altera_reserved_tck  " "    0.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 CLOCK_50  " "    0.379               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569576456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.723 " "Worst-case recovery slack is 36.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.723               0.000 altera_reserved_tck  " "   36.723               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569576464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.627 " "Worst-case removal slack is 0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 altera_reserved_tck  " "    0.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569576474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.824 " "Worst-case minimum pulse width slack is 8.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.824               0.000 CLOCK_50  " "    8.824               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.464               0.000 altera_reserved_tck  " "   18.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569576481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569576481 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609569576496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609569576660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609569578246 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_gen:cha_clock\|o_clk " "Node: clock_gen:cha_clock\|o_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stater:gang\|count\[1\] clock_gen:cha_clock\|o_clk " "Register stater:gang\|count\[1\] is being clocked by clock_gen:cha_clock\|o_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609569578348 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609569578348 "|DE1_SOC_golden_top|clock_gen:cha_clock|o_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609569578761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.357 " "Worst-case setup slack is 12.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.770               0.000 CLOCK_50  " "   16.770               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569578773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 altera_reserved_tck  " "    0.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 CLOCK_50  " "    0.202               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569578783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.572 " "Worst-case recovery slack is 37.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.572               0.000 altera_reserved_tck  " "   37.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569578791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.320 " "Worst-case removal slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 altera_reserved_tck  " "    0.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569578800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.763 " "Worst-case minimum pulse width slack is 8.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.763               0.000 CLOCK_50  " "    8.763               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.160               0.000 altera_reserved_tck  " "   18.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569578806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569578806 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609569578821 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_gen:cha_clock\|o_clk " "Node: clock_gen:cha_clock\|o_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register stater:gang\|count\[1\] clock_gen:cha_clock\|o_clk " "Register stater:gang\|count\[1\] is being clocked by clock_gen:cha_clock\|o_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609569579011 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1609569579011 "|DE1_SOC_golden_top|clock_gen:cha_clock|o_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609569579455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.535 " "Worst-case setup slack is 12.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.947               0.000 CLOCK_50  " "   16.947               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569579471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.026 " "Worst-case hold slack is 0.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 altera_reserved_tck  " "    0.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 CLOCK_50  " "    0.191               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569579485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.834 " "Worst-case recovery slack is 37.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.834               0.000 altera_reserved_tck  " "   37.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569579495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.279 " "Worst-case removal slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 altera_reserved_tck  " "    0.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569579505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.712 " "Worst-case minimum pulse width slack is 8.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.712               0.000 CLOCK_50  " "    8.712               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.143               0.000 altera_reserved_tck  " "   18.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609569579512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609569579512 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609569582684 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609569582685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5292 " "Peak virtual memory: 5292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609569582824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 15:39:42 2021 " "Processing ended: Sat Jan 02 15:39:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609569582824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609569582824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609569582824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609569582824 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 292 s " "Quartus Prime Full Compilation was successful. 0 errors, 292 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609569583593 ""}
