
*** Running vivado
    with args -log adder_axi4_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_axi4_top.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source adder_axi4_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/utils_1/imports/synth_1/adder_axi4_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/utils_1/imports/synth_1/adder_axi4_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top adder_axi4_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28308
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder_axi4_top' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/new/adder_axi4_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/lite/myip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXI' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/lite/myip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/lite/myip_v1_0_S00_AXI.v:496]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXI' (1#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/lite/myip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (2#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/lite/myip_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'ksa_top' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ksa_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'ks_1' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'pg' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/pg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pg' (3#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/pg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ks_1' (4#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'ks_2' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'grey' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/grey.v:1]
INFO: [Synth 8-6155] done synthesizing module 'grey' (5#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/grey.v:1]
INFO: [Synth 8-6157] synthesizing module 'black' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/black.v:1]
INFO: [Synth 8-6155] done synthesizing module 'black' (6#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/black.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ks_2' (7#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'ks_3' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ks_3' (8#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_3.v:1]
INFO: [Synth 8-6157] synthesizing module 'ks_4' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ks_4' (9#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'ks_5' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ks_5' (10#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'ks_6' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ks_6' (11#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_6.v:1]
INFO: [Synth 8-6157] synthesizing module 'ks_7' [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ks_7' (12#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ks_7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ksa_top' (13#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/imports/new/ksa_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_axi4_top' (14#1) [C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.srcs/sources_1/new/adder_axi4_top.v:3]
WARNING: [Synth 8-7129] Port i_pk[0] in module ks_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	  15 Input   32 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |    13|
|4     |LUT3  |    29|
|5     |LUT4  |    60|
|6     |LUT5  |    92|
|7     |LUT6  |   195|
|8     |MUXF7 |    64|
|9     |MUXF8 |    32|
|10    |FDRE  |   526|
|11    |FDSE  |     1|
|12    |IBUF  |    51|
|13    |OBUF  |    41|
+------+------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |  1106|
|2     |  myip_v1_0_inst           |myip_v1_0         |  1013|
|3     |    myip_v1_0_S00_AXI_inst |myip_v1_0_S00_AXI |  1013|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.141 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.141 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.141 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1445.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'adder_axi4_top' is not ideal for floorplanning, since the cellview 'myip_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 22ce2c25
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1445.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/dev/fpga_proj/_mini/calculator/adder_axi4/adder_axi4.runs/synth_1/adder_axi4_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_axi4_top_utilization_synth.rpt -pb adder_axi4_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 25 18:24:46 2022...
