Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1af34ff6b0514d2492379d2d7178e2d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_puerto_serie_behav xil_defaultlib.tb_puerto_serie -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.receptor [receptor_default]
Compiling architecture behavioral of entity xil_defaultlib.transmisor [transmisor_default]
Compiling architecture behavioral of entity xil_defaultlib.puerto_serie [puerto_serie_default]
Compiling architecture tb of entity xil_defaultlib.tb_puerto_serie
Built simulation snapshot tb_puerto_serie_behav
