
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 457.387 ; gain = 103.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_SLAVE.v:70]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_16s_1cud.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_16s_1cud.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:76]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:313]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_eOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_eOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1330]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1702]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (10#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:76]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:402]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sfYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sfYi.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4608 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sfYi_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sfYi.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4608 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sfYi.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sfYi_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sfYi.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sfYi_ram' (11#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sfYi' (12#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sfYi.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sg8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sg8j.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sg8j_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sg8j.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sg8j.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sg8j_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sg8j.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sg8j_ram' (13#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sg8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sg8j' (14#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sg8j.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdhbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_ama_addmuladdhbi.v:40]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdhbi_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_ama_addmuladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdhbi_DSP48_1' (15#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_ama_addmuladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdhbi' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_ama_addmuladdhbi.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2138]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2176]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 45'b000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 45'b000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 45'b000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 45'b000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 45'b000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 45'b000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 45'b000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 45'b000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 45'b000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 45'b000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 45'b000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 45'b000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state16 bound to: 45'b000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 45'b000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 45'b000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 45'b000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 45'b000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 45'b000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 45'b000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 45'b000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 45'b000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 45'b000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 45'b000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 45'b000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 45'b000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 45'b000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 45'b000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 45'b000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 45'b000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 45'b000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 45'b000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 45'b000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 45'b000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 45'b000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 45'b000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 45'b000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 45'b000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 45'b000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 45'b000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 45'b000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 45'b000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 45'b000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 45'b001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 45'b010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 45'b100000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:102]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_ibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s_A_ibs.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_ibs_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s_A_ibs.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s_A_ibs.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_4_s_A_ibs_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s_A_ibs.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_ibs_ram' (18#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s_A_ibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_ibs' (19#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s_A_ibs.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2430]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2438]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2442]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2446]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2452]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2454]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2470]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2472]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2494]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2804]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (20#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_state40 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 18'b100000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:75]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:557]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VjbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_A_VjbC.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VjbC_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_A_VjbC.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_A_VjbC.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_VjbC_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_A_VjbC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VjbC_ram' (21#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_A_VjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VjbC' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_A_VjbC.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_Vvdy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_B_Vvdy.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12288 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_Vvdy_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_B_Vvdy.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 12288 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_B_Vvdy.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_Vvdy_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_B_Vvdy.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_Vvdy_ram' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_B_Vvdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_Vvdy' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s_B_Vvdy.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu_div_u' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu_div' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_1232_16_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mux_1232_16_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_1232_16_1_1' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mux_1232_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14ns_IfE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_14ns_IfE.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14ns_IfE_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_14ns_IfE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14ns_IfE_DSP48_2' (29#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_14ns_IfE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14ns_IfE' (30#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_14ns_IfE.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_JfO' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_11ns_JfO.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_JfO_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_11ns_JfO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_JfO_DSP48_3' (31#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_11ns_JfO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_JfO' (32#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_11ns_JfO.v:14]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1958]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex8_reg_1801_pp2_iter17_reg_reg' and it is trimmed from '11' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (33#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_state36 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 18'b100000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:75]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:521]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_0_ram' (34#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_0' (35#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_9' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_9.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_9_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_9.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_9.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_9_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_9.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_9_ram' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_9' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_A_V_3_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 130 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 130 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0_ram' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_9' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_9.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 110 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_9_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_9.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 110 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_9.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_9_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_9.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_9_ram' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_9' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s_B_V_3_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_KfY' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_KfY_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:70]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_KfY_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:10]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_KfY_div_u' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_KfY_div' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_KfY' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_Lf8' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_Lf8_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_Lf8_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_Lf8_div_u' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_Lf8_div' (46#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_Lf8' (47#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nMgi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mac_muladd_4nMgi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nMgi_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mac_muladd_4nMgi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nMgi_DSP48_4' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mac_muladd_4nMgi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nMgi' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mac_muladd_4nMgi.v:34]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_MASTER.v:64]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/fifo_w16_d1000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1000_A' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/fifo_w16_d1000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d10000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/fifo_w16_d10000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d10000_A' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/fifo_w16_d10000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/fifo_w16_d2000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2000_A' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/fifo_w16_d2000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Ngs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Conv_1_Ngs.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Ngs_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Conv_1_Ngs.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Ngs_shiftReg' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Conv_1_Ngs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Ngs' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Conv_1_Ngs.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16OgC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Conv_16OgC.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16OgC_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Conv_16OgC.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16OgC_shiftReg' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Conv_16OgC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16OgC' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Conv_16OgC.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32PgM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Pool_32PgM.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32PgM_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Pool_32PgM.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32PgM_shiftReg' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Pool_32PgM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32PgM' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_Pool_32PgM.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152QgW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_FC_1152QgW.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152QgW_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_FC_1152QgW.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152QgW_shiftReg' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_FC_1152QgW.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152QgW' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_FC_1152QgW.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_Rg6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_FC_128_Rg6.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_Rg6_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_FC_128_Rg6.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_Rg6_shiftReg' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_FC_128_Rg6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_Rg6' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_FC_128_Rg6.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAShg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_AXI_DMAShg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAShg_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_AXI_DMAShg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAShg_shiftReg' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_AXI_DMAShg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAShg' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/start_for_AXI_DMAShg.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_urem_8ns_5ns_Lf8_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_7ns_5ns_KfY_div_u has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_9 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_9 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_11ns_8nsHfu_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[31]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[30]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[29]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[28]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[27]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[26]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[25]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[24]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[23]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[22]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[21]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[20]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[19]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[18]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[17]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[16]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[15]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[14]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[13]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[12]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[11]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[10]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[9]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[8]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[7]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[6]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[5]
WARNING: [Synth 8-3331] design cnn_mux_1232_16_1_1 has unconnected port din12[4]
WARNING: [Synth 8-3331] design FC_1152_128_s_B_Vvdy has unconnected port reset
WARNING: [Synth 8-3331] design FC_1152_128_s_A_VjbC has unconnected port reset
WARNING: [Synth 8-3331] design Pool_32_24_4_s_A_ibs has unconnected port reset
WARNING: [Synth 8-3331] design Conv_16_26_32_3_sg8j has unconnected port reset
WARNING: [Synth 8-3331] design Conv_16_26_32_3_sfYi has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_28_16_3_s_eOg has unconnected port reset
WARNING: [Synth 8-3331] design Conv_1_28_16_3_s_dEe has unconnected port reset
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE has unconnected port stream_in_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 585.652 ; gain = 231.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 585.652 ; gain = 231.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 585.652 ; gain = 231.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.765 . Memory (MB): peak = 957.695 ; gain = 4.551
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:19 . Memory (MB): peak = 957.695 ; gain = 603.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:01:19 . Memory (MB): peak = 957.695 ; gain = 603.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:20 . Memory (MB): peak = 957.695 ; gain = 603.969
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:1702]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_132_reg_1298_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:928]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_133_reg_1303_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:929]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_121_reg_1211_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:914]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_118_reg_1409_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:908]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_135_reg_1399_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:922]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_134_reg_1394_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:921]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_536_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_439_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_445_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_494_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten13_fu_670_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_928_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_946_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_688_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_598_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:2154]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_108_reg_1722_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1245]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_reg_1727_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1251]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_106_reg_1712_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_105_reg_1707_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1229]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_91_reg_1595_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1301]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_86_reg_1872_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1289]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_85_reg_1867_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1183]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_reg_1862_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1182]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_49_fu_554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_603_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_725_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_829_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1174_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_615_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_627_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten10_fu_847_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten4_fu_1198_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_875_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_737_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_761_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i2_mid2_reg_1563_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1083]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_21_4_reg_2333_reg[0:0]' into 'tmp_14_reg_2313_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2758]
INFO: [Synth 8-4471] merging register 'tmp_21_6_reg_2343_reg[1:0]' into 'tmp_21_2_reg_2323_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2778]
INFO: [Synth 8-4471] merging register 'tmp_21_8_reg_2353_reg[0:0]' into 'tmp_14_reg_2313_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2796]
INFO: [Synth 8-4471] merging register 'tmp_21_s_reg_2363_reg[1:0]' into 'tmp_21_2_reg_2323_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2816]
INFO: [Synth 8-4471] merging register 'tmp_21_11_reg_2373_reg[0:0]' into 'tmp_14_reg_2313_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2700]
INFO: [Synth 8-4471] merging register 'tmp_21_13_reg_2383_reg[1:0]' into 'tmp_21_2_reg_2323_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2720]
INFO: [Synth 8-4471] merging register 'tmp_21_reg_2487_pp2_iter1_reg_reg[5:0]' into 'tmp_21_reg_2487_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2914]
INFO: [Synth 8-4471] merging register 'tmp_17_mid2_reg_2537_reg[0:0]' into 'tmp_14_reg_2313_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2452]
INFO: [Synth 8-4471] merging register 'tmp_21_2_mid2_reg_2549_reg[1:0]' into 'tmp_21_2_reg_2323_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2418]
INFO: [Synth 8-4471] merging register 'tmp_21_4_mid2_reg_2561_reg[0:0]' into 'tmp_14_reg_2313_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2426]
INFO: [Synth 8-4471] merging register 'tmp_21_6_mid2_reg_2573_reg[1:0]' into 'tmp_21_2_reg_2323_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2434]
INFO: [Synth 8-4471] merging register 'tmp_21_8_mid2_reg_2585_reg[0:0]' into 'tmp_14_reg_2313_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2442]
INFO: [Synth 8-4471] merging register 'tmp_21_mid2_reg_2597_reg[1:0]' into 'tmp_21_2_reg_2323_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2454]
INFO: [Synth 8-4471] merging register 'tmp_21_11_mid2_reg_2609_reg[0:0]' into 'tmp_14_reg_2313_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2404]
INFO: [Synth 8-4471] merging register 'tmp_21_13_mid2_reg_2621_pp2_iter1_reg_reg[1:0]' into 'tmp_21_2_reg_2323_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:2828]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1378]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1376]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1374]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1372]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1370]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1366]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1364]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1362]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1360]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1358]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1356]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1354]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1352]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1350]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1348]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1346]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1344]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1342]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1340]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1338]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1336]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1334]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1332]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1330]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1328]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1326]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1324]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:782]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_2288_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1241]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_2487_pp2_iter1_reg_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1182]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_597_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_615_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_988_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1048_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_597_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_615_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_988_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1048_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_21_1_reg_2318" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_21_1_mid2_reg_2543" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_17_mid3_fu_1267_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_21_2_mid3_fu_1293_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:3428]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_66_reg_2055_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:2074]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_69_reg_1750_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:2080]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul5_reg_1780_reg' and it is trimmed from '30' to '29' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1982]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_33_fu_1059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1520_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_1234_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1720]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1727]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter3_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1734]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter4_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1741]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter5_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1748]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter6_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1755]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter7_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter7_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1762]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter8_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter8_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1769]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter9_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter9_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1776]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter10_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter10_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1678]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter11_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter11_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1685]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter12_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter12_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1692]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter13_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter13_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1699]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter14_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter14_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1706]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter15_B_V_3_load_phi_reg_934_reg[15:0]' into 'ap_phi_reg_pp2_iter15_A_V_3_load_phi_reg_909_reg[15:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1713]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter10_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1678]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter11_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1685]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter12_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1692]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter13_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1699]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter14_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1706]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter15_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1713]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1720]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1727]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1734]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1741]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1748]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1755]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter7_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1762]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter8_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1769]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter9_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1776]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:3221]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul2_reg_1639_reg' and it is trimmed from '24' to '22' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1912]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_1012_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1135_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1377_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1395_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1165_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_1910_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1979]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_1650_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1997]
INFO: [Synth 8-5546] ROM "tmp_s_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_1012_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1135_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1377_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1395_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1165_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_118_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/fifo_w16_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/fifo_w16_d10000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/fifo_w16_d2000_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 957.695 ; gain = 603.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     18581|
|2     |cnn__GB1      |           1|     17349|
|3     |cnn__GB2      |           1|     30966|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 7     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 7     
	   4 Input     14 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 22    
	   2 Input     11 Bit       Adders := 32    
	   3 Input     11 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 13    
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 11    
	   3 Input      8 Bit       Adders := 8     
	   4 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 20    
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 37    
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 150   
	               15 Bit    Registers := 14    
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 5     
	               11 Bit    Registers := 94    
	               10 Bit    Registers := 40    
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 84    
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 63    
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 338   
+---Multipliers : 
	                32x32  Multipliers := 9     
+---RAMs : 
	             192K Bit         RAMs := 12    
	             156K Bit         RAMs := 2     
	              72K Bit         RAMs := 1     
	              31K Bit         RAMs := 1     
	              15K Bit         RAMs := 3     
	               2K Bit         RAMs := 10    
	               1K Bit         RAMs := 1     
+---Muxes : 
	   3 Input     45 Bit        Muxes := 2     
	  46 Input     45 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input     18 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 41    
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 10    
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 9     
	   3 Input     13 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 7     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 58    
	   4 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 29    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      5 Bit        Muxes := 35    
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 202   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo_w16_d10000_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Pool_32PgM_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_32PgM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Conv_16_26_32_3_sfYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module Conv_16_26_32_3_sg8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__2 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module Conv_16_26_32_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   4 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 5     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 53    
+---Muxes : 
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 33    
Module Pool_32_24_4_s_A_ibs_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__1 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module Pool_32_24_4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 19    
	   3 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 3     
	               11 Bit    Registers := 31    
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   3 Input     45 Bit        Muxes := 2     
	  46 Input     45 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 48    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 21    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module Conv_1_28_16_3_s_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module Conv_1_28_16_3_s_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__5 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module Conv_1_28_16_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 27    
+---Muxes : 
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 25    
Module start_for_Conv_16OgC_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_16OgC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_1_Ngs_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_Ngs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d1000_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d10000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__3 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__4 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module fifo_w16_d2000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1000_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__8 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module FC_128_10_s_A_V_3_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_A_V_3_9_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_128_10_s_B_V_3_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_128_10_s_B_V_3_9_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__7 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_urem_7ns_5ns_KfY_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cnn_urem_7ns_5ns_KfY_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_8ns_5ns_Lf8_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
Module cnn_urem_8ns_5ns_Lf8_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module FC_128_10_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 24    
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 6     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 22    
	                1 Bit    Registers := 73    
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
Module FC_1152_128_s_A_VjbC_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_A_VjbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FC_1152_128_s_B_Vvdy_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module FC_1152_128_s_B_Vvdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module cnn_mul_32s_32s_3bkb_Mul_LUT_0__6 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module cnn_urem_11ns_8nsHfu_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_8nsHfu_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module cnn_mux_1232_16_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
Module cnn_mux_1232_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
Module cnn_urem_11ns_8nsHfu_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_8nsHfu_div 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module FC_1152_128_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 22    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 85    
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
Module start_for_FC_1152QgW_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_1152QgW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_Rg6_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_Rg6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMAShg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMAShg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'tmp_28_reg_1644_reg[6:0]' into 'tmp_28_reg_1644_reg[6:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:950]
INFO: [Synth 8-4471] merging register 'j_mid2_reg_1892_reg[7:0]' into 'j_mid2_reg_1892_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:965]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_1644_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:950]
WARNING: [Synth 8-6014] Unused sequential element j_mid2_reg_1892_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:965]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1135_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1165_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1377_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_1012_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1395_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_fu_1234_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_33_fu_1059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1520_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_2487_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1154]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_597_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_988_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_V_4_reg_2214_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:1305]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_10_reg_2224_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:823]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_6_reg_2219_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Pool_32_24_4_s.v:811]
DSP Report: Generating DSP tmp3_reg_2234_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_10_reg_2224_reg is absorbed into DSP tmp3_reg_2234_reg.
DSP Report: register tmp_V_4_reg_2214_reg is absorbed into DSP tmp3_reg_2234_reg.
DSP Report: register tmp3_reg_2234_reg is absorbed into DSP tmp3_reg_2234_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U33/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_2234_reg.
DSP Report: Generating DSP tmp2_reg_2229_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_6_reg_2219_reg is absorbed into DSP tmp2_reg_2229_reg.
DSP Report: register tmp_V_4_reg_2214_reg is absorbed into DSP tmp2_reg_2229_reg.
DSP Report: register tmp2_reg_2229_reg is absorbed into DSP tmp2_reg_2229_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U32/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_2229_reg.
INFO: [Synth 8-5544] ROM "Conv_16_26_32_3_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/tmp_s_fu_548_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten3_fu_1174_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/tmp_49_fu_554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten7_fu_725_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten5_fu_603_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten9_fu_829_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten_fu_1186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten8_fu_737_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_16_26_32_3_U0/exitcond_flatten6_fu_615_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/A_V_3_U/Conv_16_26_32_3_sg8j_ram_U/q0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_sg8j.v:36]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/B_V_1_load_reg_1747_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:599]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/A_V_3_load_reg_1742_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:600]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_V_61_reg_1487_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1313]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_V_67_reg_1497_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:556]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_V_63_reg_1492_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:544]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_73_mid2_v_reg_1702_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:1231]
WARNING: [Synth 8-6014] Unused sequential element Conv_16_26_32_3_U0/tmp_97_reg_1697_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_16_26_32_3_s.v:586]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_ama_addmuladdhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_ama_addmuladdhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_ama_addmuladdhbi.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_ama_addmuladdhbi.v:31]
DSP Report: Generating DSP Conv_16_26_32_3_U0/tmp_108_reg_1722_reg, operation Mode is: C+(D'+A2)*(B:0x1a).
DSP Report: register A is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1722_reg.
DSP Report: register A is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1722_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp_108_reg_1722_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1722_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/p is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1722_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/m is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1722_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_1_U/ad is absorbed into DSP Conv_16_26_32_3_U0/tmp_108_reg_1722_reg.
DSP Report: Generating DSP Conv_16_26_32_3_U0/tmp_91_reg_1595_reg, operation Mode is: C'+(D'+A)*(B:0x1a).
DSP Report: register A is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1595_reg.
DSP Report: register C is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1595_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp_91_reg_1595_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1595_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/p is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1595_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/m is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1595_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_1_U/ad is absorbed into DSP Conv_16_26_32_3_U0/tmp_91_reg_1595_reg.
DSP Report: Generating DSP Conv_16_26_32_3_U0/r_V_reg_1752_reg, operation Mode is: (A2*B'')'.
DSP Report: register Conv_16_26_32_3_U0/A_V_3_U/Conv_16_26_32_3_sg8j_ram_U/q0_reg is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1752_reg.
DSP Report: register Conv_16_26_32_3_U0/A_V_3_load_reg_1742_reg is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1752_reg.
DSP Report: register Conv_16_26_32_3_U0/B_V_1_load_reg_1747_reg is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1752_reg.
DSP Report: register Conv_16_26_32_3_U0/r_V_reg_1752_reg is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1752_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U25/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP Conv_16_26_32_3_U0/r_V_reg_1752_reg.
DSP Report: Generating DSP Conv_16_26_32_3_U0/tmp5_reg_1515_reg, operation Mode is: (A2*B2)'.
DSP Report: register Conv_16_26_32_3_U0/tmp_V_67_reg_1497_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1515_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp_V_61_reg_1487_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1515_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp5_reg_1515_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1515_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U22/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP Conv_16_26_32_3_U0/tmp5_reg_1515_reg.
DSP Report: Generating DSP Conv_16_26_32_3_U0/tmp4_reg_1510_reg, operation Mode is: (A2*B2)'.
DSP Report: register Conv_16_26_32_3_U0/tmp_V_63_reg_1492_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1510_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp_V_61_reg_1487_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1510_reg.
DSP Report: register Conv_16_26_32_3_U0/tmp4_reg_1510_reg is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1510_reg.
DSP Report: operator Conv_16_26_32_3_U0/cnn_mul_mul_16s_1cud_U21/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP Conv_16_26_32_3_U0/tmp4_reg_1510_reg.
INFO: [Synth 8-5544] ROM "Conv_1_28_16_3_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Conv_1_28_16_3_U0/tmp_s_fu_439_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_1_28_16_3_U0/exitcond_flatten10_fu_928_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_1_28_16_3_U0/tmp_75_fu_445_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_1_28_16_3_U0/exitcond_flatten11_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_1_28_16_3_U0/exitcond_flatten12_fu_574_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_DMA_SLAVE_U0/tmp_s_fu_108_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Conv_1_28_16_3_U0/A_V_U/Conv_1_28_16_3_s_eOg_ram_U/q0_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s_eOg.v:36]
WARNING: [Synth 8-6014] Unused sequential element Conv_1_28_16_3_U0/B_V_load_reg_1323_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:451]
WARNING: [Synth 8-6014] Unused sequential element Conv_1_28_16_3_U0/A_V_load_reg_1318_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:452]
WARNING: [Synth 8-6014] Unused sequential element Conv_1_28_16_3_U0/tmp_V_81_reg_1148_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:959]
WARNING: [Synth 8-6014] Unused sequential element Conv_1_28_16_3_U0/tmp_V_87_reg_1158_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:440]
WARNING: [Synth 8-6014] Unused sequential element Conv_1_28_16_3_U0/tmp_V_83_reg_1153_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/Conv_1_28_16_3_s.v:428]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_198_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_SLAVE.v:241]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_SLAVE.v:468]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_219_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_SLAVE.v:230]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_SLAVE.v:218]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_SLAVE.v:480]
DSP Report: Generating DSP Conv_1_28_16_3_U0/r_V_4_reg_1328_reg, operation Mode is: (A2*B'')'.
DSP Report: register Conv_1_28_16_3_U0/A_V_U/Conv_1_28_16_3_s_eOg_ram_U/q0_reg is absorbed into DSP Conv_1_28_16_3_U0/r_V_4_reg_1328_reg.
DSP Report: register Conv_1_28_16_3_U0/A_V_load_reg_1318_reg is absorbed into DSP Conv_1_28_16_3_U0/r_V_4_reg_1328_reg.
DSP Report: register Conv_1_28_16_3_U0/B_V_load_reg_1323_reg is absorbed into DSP Conv_1_28_16_3_U0/r_V_4_reg_1328_reg.
DSP Report: register Conv_1_28_16_3_U0/r_V_4_reg_1328_reg is absorbed into DSP Conv_1_28_16_3_U0/r_V_4_reg_1328_reg.
DSP Report: operator Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U15/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP Conv_1_28_16_3_U0/r_V_4_reg_1328_reg.
DSP Report: Generating DSP Conv_1_28_16_3_U0/tmp5_reg_1176_reg, operation Mode is: (A2*B2)'.
DSP Report: register Conv_1_28_16_3_U0/tmp_V_87_reg_1158_reg is absorbed into DSP Conv_1_28_16_3_U0/tmp5_reg_1176_reg.
DSP Report: register Conv_1_28_16_3_U0/tmp_V_81_reg_1148_reg is absorbed into DSP Conv_1_28_16_3_U0/tmp5_reg_1176_reg.
DSP Report: register Conv_1_28_16_3_U0/tmp5_reg_1176_reg is absorbed into DSP Conv_1_28_16_3_U0/tmp5_reg_1176_reg.
DSP Report: operator Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U14/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP Conv_1_28_16_3_U0/tmp5_reg_1176_reg.
DSP Report: Generating DSP Conv_1_28_16_3_U0/tmp4_reg_1171_reg, operation Mode is: (A2*B2)'.
DSP Report: register Conv_1_28_16_3_U0/tmp_V_83_reg_1153_reg is absorbed into DSP Conv_1_28_16_3_U0/tmp4_reg_1171_reg.
DSP Report: register Conv_1_28_16_3_U0/tmp_V_81_reg_1148_reg is absorbed into DSP Conv_1_28_16_3_U0/tmp4_reg_1171_reg.
DSP Report: register Conv_1_28_16_3_U0/tmp4_reg_1171_reg is absorbed into DSP Conv_1_28_16_3_U0/tmp4_reg_1171_reg.
DSP Report: operator Conv_1_28_16_3_U0/cnn_mul_mul_16s_1cud_U13/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP Conv_1_28_16_3_U0/tmp4_reg_1171_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp3_reg_239_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_198_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp2_reg_234_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_219_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp6_reg_229_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp5_reg_224_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
INFO: [Synth 8-5546] ROM "tmp_s_fu_118_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_V_105_reg_231_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_MASTER.v:554]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_106_reg_237_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_MASTER.v:240]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_109_reg_243_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_MASTER.v:566]
WARNING: [Synth 8-6014] Unused sequential element reg_108_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_MASTER.v:263]
WARNING: [Synth 8-6014] Unused sequential element reg_113_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/AXI_DMA_MASTER.v:252]
DSP Report: Generating DSP tmp6_reg_254_reg, operation Mode is: (A2*B2)'.
DSP Report: register reg_113_reg is absorbed into DSP tmp6_reg_254_reg.
DSP Report: register tmp_V_105_reg_231_reg is absorbed into DSP tmp6_reg_254_reg.
DSP Report: register tmp6_reg_254_reg is absorbed into DSP tmp6_reg_254_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U77/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp6_reg_254_reg.
DSP Report: Generating DSP tmp5_reg_249_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_106_reg_237_reg is absorbed into DSP tmp5_reg_249_reg.
DSP Report: register tmp_V_105_reg_231_reg is absorbed into DSP tmp5_reg_249_reg.
DSP Report: register tmp5_reg_249_reg is absorbed into DSP tmp5_reg_249_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U76/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp5_reg_249_reg.
DSP Report: Generating DSP tmp3_reg_264_reg, operation Mode is: (A2*B2)'.
DSP Report: register reg_113_reg is absorbed into DSP tmp3_reg_264_reg.
DSP Report: register tmp_V_109_reg_243_reg is absorbed into DSP tmp3_reg_264_reg.
DSP Report: register tmp3_reg_264_reg is absorbed into DSP tmp3_reg_264_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_264_reg.
DSP Report: Generating DSP tmp2_reg_259_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_109_reg_243_reg is absorbed into DSP tmp2_reg_259_reg.
DSP Report: register reg_108_reg is absorbed into DSP tmp2_reg_259_reg.
DSP Report: register tmp2_reg_259_reg is absorbed into DSP tmp2_reg_259_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U78/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_259_reg.
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[6].dividend_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_7ns_5ns_KfY_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_7ns_5ns_KfY.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_5ns_Lf8_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_8ns_5ns_Lf8.v:121]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1377_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_1012_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1395_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter16_A_V_3_load_phi_reg_909_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1014]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter16_B_V_3_load_phi_reg_934_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1015]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_21_reg_1516_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:2009]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_27_reg_1526_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:991]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_23_reg_1521_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:979]
WARNING: [Synth 8-6014] Unused sequential element k_mid2_reg_1623_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1906]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_mid2_v_reg_1898_pp3_iter11_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1811]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_mid2_v_reg_1898_pp3_iter12_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1812]
WARNING: [Synth 8-6014] Unused sequential element newIndex1_reg_1919_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_128_10_s.v:1918]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mul_mul_11ns_JfO.v:9]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mac_muladd_4nMgi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mac_muladd_4nMgi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mac_muladd_4nMgi.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_mac_muladd_4nMgi.v:26]
DSP Report: Generating DSP r_V_reg_1866_reg, operation Mode is: (A2*B2)'.
DSP Report: register ap_phi_reg_pp2_iter16_B_V_3_load_phi_reg_934_reg is absorbed into DSP r_V_reg_1866_reg.
DSP Report: register ap_phi_reg_pp2_iter16_A_V_3_load_phi_reg_909_reg is absorbed into DSP r_V_reg_1866_reg.
DSP Report: register r_V_reg_1866_reg is absorbed into DSP r_V_reg_1866_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U62/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP r_V_reg_1866_reg.
DSP Report: Generating DSP tmp3_reg_1544_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_27_reg_1526_reg is absorbed into DSP tmp3_reg_1544_reg.
DSP Report: register tmp_V_21_reg_1516_reg is absorbed into DSP tmp3_reg_1544_reg.
DSP Report: register tmp3_reg_1544_reg is absorbed into DSP tmp3_reg_1544_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U60/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_1544_reg.
DSP Report: Generating DSP tmp2_reg_1539_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_23_reg_1521_reg is absorbed into DSP tmp2_reg_1539_reg.
DSP Report: register tmp_V_21_reg_1516_reg is absorbed into DSP tmp2_reg_1539_reg.
DSP Report: register tmp2_reg_1539_reg is absorbed into DSP tmp2_reg_1539_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U59/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_1539_reg.
DSP Report: Generating DSP mul2_reg_1639_reg, operation Mode is: ((A:0xccd)*B2)'.
DSP Report: register B is absorbed into DSP mul2_reg_1639_reg.
DSP Report: register mul2_reg_1639_reg is absorbed into DSP mul2_reg_1639_reg.
DSP Report: operator cnn_mul_mul_11ns_JfO_U61/cnn_mul_mul_11ns_JfO_DSP48_3_U/p is absorbed into DSP mul2_reg_1639_reg.
DSP Report: Generating DSP B_V_3_9_addr_reg_1930_reg, operation Mode is: C'+A''*(B:0xb).
DSP Report: register A is absorbed into DSP B_V_3_9_addr_reg_1930_reg.
DSP Report: register A is absorbed into DSP B_V_3_9_addr_reg_1930_reg.
DSP Report: register newIndex1_reg_1919_reg is absorbed into DSP B_V_3_9_addr_reg_1930_reg.
DSP Report: register B_V_3_9_addr_reg_1930_reg is absorbed into DSP B_V_3_9_addr_reg_1930_reg.
DSP Report: operator cnn_mac_muladd_4nMgi_U64/cnn_mac_muladd_4nMgi_DSP48_4_U/p is absorbed into DSP B_V_3_9_addr_reg_1930_reg.
DSP Report: operator cnn_mac_muladd_4nMgi_U64/cnn_mac_muladd_4nMgi_DSP48_4_U/m is absorbed into DSP B_V_3_9_addr_reg_1930_reg.
DSP Report: Generating DSP tmp_56_reg_1925_reg, operation Mode is: C'+A''*(B:0xd).
DSP Report: register A is absorbed into DSP tmp_56_reg_1925_reg.
DSP Report: register A is absorbed into DSP tmp_56_reg_1925_reg.
DSP Report: register newIndex1_reg_1919_reg is absorbed into DSP tmp_56_reg_1925_reg.
DSP Report: register tmp_56_reg_1925_reg is absorbed into DSP tmp_56_reg_1925_reg.
DSP Report: operator cnn_mac_muladd_4nMgi_U63/cnn_mac_muladd_4nMgi_DSP48_4_U/p is absorbed into DSP tmp_56_reg_1925_reg.
DSP Report: operator cnn_mac_muladd_4nMgi_U63/cnn_mac_muladd_4nMgi_DSP48_4_U/m is absorbed into DSP tmp_56_reg_1925_reg.
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[10].dividend_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[10].dividend_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/cnn_urem_11ns_8nsHfu.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter18_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1939]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter17_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1938]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter16_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1937]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter15_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1936]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter14_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1935]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter13_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1934]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter12_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1933]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter11_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1932]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter10_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1931]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter9_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1931]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter8_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1943]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter7_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1942]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter6_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1941]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_pp2_iter5_reg_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1940]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_1796_reg' and it is trimmed from '6' to '4' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:2092]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_33_fu_1059_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1065_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1520_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_1987_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1199]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_1992_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1200]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_41_reg_1662_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:2104]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_47_reg_1672_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1164]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_43_reg_1667_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1152]
WARNING: [Synth 8-6014] Unused sequential element tmp_44_reg_1785_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:2056]
WARNING: [Synth 8-6014] Unused sequential element j_mid2_reg_2023_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/9507/hdl/verilog/FC_1152_128_s.v:1976]
DSP Report: Generating DSP mul5_reg_1780_reg, operation Mode is: ((A:0x5556)*B)'.
DSP Report: register mul5_reg_1780_reg is absorbed into DSP mul5_reg_1780_reg.
DSP Report: operator cnn_mul_mul_14ns_IfE_U44/cnn_mul_mul_14ns_IfE_DSP48_2_U/p is absorbed into DSP mul5_reg_1780_reg.
DSP Report: Generating DSP mul6_reg_1791_reg, operation Mode is: ((A:0xaab)*B2)'.
DSP Report: register tmp_44_reg_1785_reg is absorbed into DSP mul6_reg_1791_reg.
DSP Report: register mul6_reg_1791_reg is absorbed into DSP mul6_reg_1791_reg.
DSP Report: operator cnn_mul_mul_11ns_JfO_U45/cnn_mul_mul_11ns_JfO_DSP48_3_U/p is absorbed into DSP mul6_reg_1791_reg.
DSP Report: Generating DSP r_V_reg_1997_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_13_reg_1992_reg is absorbed into DSP r_V_reg_1997_reg.
DSP Report: register tmp_12_reg_1987_reg is absorbed into DSP r_V_reg_1997_reg.
DSP Report: register r_V_reg_1997_reg is absorbed into DSP r_V_reg_1997_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U46/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP r_V_reg_1997_reg.
DSP Report: Generating DSP tmp3_reg_1690_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_47_reg_1672_reg is absorbed into DSP tmp3_reg_1690_reg.
DSP Report: register tmp_V_41_reg_1662_reg is absorbed into DSP tmp3_reg_1690_reg.
DSP Report: register tmp3_reg_1690_reg is absorbed into DSP tmp3_reg_1690_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U43/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_1690_reg.
DSP Report: Generating DSP tmp2_reg_1685_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_43_reg_1667_reg is absorbed into DSP tmp2_reg_1685_reg.
DSP Report: register tmp_V_41_reg_1662_reg is absorbed into DSP tmp2_reg_1685_reg.
DSP Report: register tmp2_reg_1685_reg is absorbed into DSP tmp2_reg_1685_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U42/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_1685_reg.
DSP Report: Generating DSP mul_reg_2041_reg, operation Mode is: ((A:0xaab)*B2)'.
DSP Report: register j_mid2_reg_2023_reg is absorbed into DSP mul_reg_2041_reg.
DSP Report: register mul_reg_2041_reg is absorbed into DSP mul_reg_2041_reg.
DSP Report: operator cnn_mul_mul_11ns_JfO_U47/cnn_mul_mul_11ns_JfO_DSP48_3_U/p is absorbed into DSP mul_reg_2041_reg.
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[0]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[0]' (FDR) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[1]' (FDR) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[2]' (FDR) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/\Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[4]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1623_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[5]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1623_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[6]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1623_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[7]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1623_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[8]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1623_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[9]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1623_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/\Conv_16_26_32_3_U0/tmp_100_cast_reg_1634_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[0]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[1]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[2]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[3]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[4]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[5]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[6]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[7]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[8]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[9]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_105_reg_1707_reg[10]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_106_reg_1712_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[1]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[2]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[3]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[4]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[5]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[6]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[7]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[8]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[9]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_84_reg_1862_reg[10]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_85_reg_1867_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/\Conv_16_26_32_3_U0/tmp_88_reg_1590_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/ib_mid_reg_2430_reg[0]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/ib_1_reg_2464_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/ib_mid_reg_2430_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/ib_1_reg_2464_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_13_reg_2383_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_13_reg_2383_reg[3]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_6_reg_2343_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/i2_mid2_reg_2474_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/i2_mid2_reg_2474_reg[0]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2318_reg[0]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2338_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2313_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_4_reg_2333_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_4_reg_2333_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_8_reg_2353_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_8_reg_2353_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_11_reg_2373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2313_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_4_reg_2333_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2318_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2338_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_6_reg_2343_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_4_reg_2333_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_11_reg_2373_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_6_reg_2343_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_s_reg_2363_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_4_reg_2333_reg[3]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_11_reg_2373_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2313_reg[5]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2318_reg[5]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[5]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2313_reg[6]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2318_reg[6]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[6]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2313_reg[7]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2318_reg[7]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[7]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2313_reg[8]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2318_reg[8]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[8]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2313_reg[9]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2318_reg[9]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[9]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2313_reg[10]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2318_reg[10]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[10]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_12_reg_2308_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2338_reg[0]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_9_reg_2358_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2338_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_9_reg_2358_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2338_reg[2]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_12_reg_2378_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_5_reg_2338_reg[3]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_12_reg_2378_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_3_reg_2293_reg[0]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_3_reg_2293_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_3_reg_2293_reg[1]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_3_reg_2293_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_3_reg_2293_reg[2]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_7_reg_2298_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_3_reg_2293_reg[3]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_9_reg_2358_reg[0]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_12_reg_2378_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_9_reg_2358_reg[1]' (FDE) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_12_reg_2378_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_7_reg_2298_reg[0]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_7_reg_2298_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_7_reg_2298_reg[1]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_7_reg_2298_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_7_reg_2298_reg[2]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_s_reg_2303_reg[0]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_12_reg_2378_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_s_reg_2303_reg[1]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_s_reg_2303_reg[2]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_s_reg_2303_reg[3]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_18_s_reg_2303_reg[4]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_14_reg_2313_reg[0]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[0]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_2_reg_2323_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[0]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_reg_2318_reg[1]' (FDS) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_1_mid2_reg_2543_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_1_mid2_reg_2543_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_2_reg_2323_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[1]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[2]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[3]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[4]' (FD) to 'inst/i_14_0/Pool_32_24_4_U0/tmp_21_reg_2487_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/\tmp_21_reg_2487_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Pool_32_24_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/\Conv_16_26_32_3_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (tmp_21_1_mid2_reg_2543_reg[1]) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (tmp_21_12_reg_2378_reg[1]) is unused and will be removed from module Pool_32_24_4_s.
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1394_reg[0]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1399_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/i3_mid2_reg_1247_reg[0]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_124_cast_reg_1258_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1394_reg[1]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1399_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1394_reg[2]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1399_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1384_reg[2]' (FDRE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1384_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1394_reg[3]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1399_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1384_reg[3]' (FDRE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1384_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_134_reg_1394_reg[4]' (FDE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_135_reg_1399_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1384_reg[4]' (FDRE) to 'inst/i_14_1/Conv_1_28_16_3_U0/tmp_130_reg_1384_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/\Conv_1_28_16_3_U0/tmp_121_reg_1211_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/\AXI_DMA_SLAVE_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_1/\Conv_1_28_16_3_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1770_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1770_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1770_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1770_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1770_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1770_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_62_tr_reg_1770_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\arrayNo3_reg_2046_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/\arrayNo1_reg_1915_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_69_reg_1750_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_69_reg_1750_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_69_reg_1750_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_69_reg_1750_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\tmp_69_reg_1750_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/AXI_DMA_MASTER_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\arrayNo3_reg_2046_pp3_iter3_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/\arrayNo1_reg_1915_pp3_iter3_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\arrayNo3_reg_2046_pp3_iter3_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/\arrayNo1_reg_1915_pp3_iter3_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/\cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[0].remd_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/\cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[1].remd_tmp_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_2/FC_1152_128_U0/\cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXI_DMA_MASTER.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/divisor0_reg[3]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].remd_tmp_reg[5][5]) is unused and will be removed from module cnn_urem_7ns_5ns_KfY.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[7].remd_tmp_reg[8][7]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[7].remd_tmp_reg[8][6]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[7].remd_tmp_reg[8][5]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/remd_reg[7]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/remd_reg[6]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/remd_reg[5]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/divisor0_reg[3]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].remd_tmp_reg[6][6]) is unused and will be removed from module cnn_urem_8ns_5ns_Lf8.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[30]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[29]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[12]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[11]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[10]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[9]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[8]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[7]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[6]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[5]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[4]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[3]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[2]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[1]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (r_V_reg_1866_pp2_iter17_reg_reg[0]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[10]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[9]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[8]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[7]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[6]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[5]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[4]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[3]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[2]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[1]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[0]) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[11]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[10]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[9]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[8]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[7]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[6]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[5]__0) is unused and will be removed from module FC_128_10_s.
WARNING: [Synth 8-3332] Sequential element (P[4]__0) is unused and will be removed from module FC_128_10_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:08 ; elapsed = 00:04:44 . Memory (MB): peak = 1018.160 ; gain = 664.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w16_d10000_A:        | mem_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|Conv_16_26_32_3_sfYi_ram: | ram_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_28_16_3_s_dEe_ram: | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d10000_A:        | mem_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|fifo_w16_d2000_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_9_ram:  | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+
|Module Name                 | RTL Object                                                    | Inference      | Size (Depth x Width) | Primitives                      | 
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+
|inst/i_14_0/Pool_32_24_4_U0 | A_V_2_U/Pool_32_24_4_s_A_ibs_ram_U/ram_reg                    | User Attribute | 32 K x 16            | RAM64X1D x 288  RAM64M x 1440   | 
|inst                        | Conv_16_26_32_3_U0/A_V_3_U/Conv_16_26_32_3_sg8j_ram_U/ram_reg | User Attribute | 16 K x 16            | RAM64X1D x 169  RAM64M x 845    | 
|inst                        | Conv_1_28_16_3_U0/A_V_U/Conv_1_28_16_3_s_eOg_ram_U/ram_reg    | User Attribute | 1 K x 16             | RAM64X1D x 13  RAM64M x 65      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_9_U/FC_128_10_s_A_V_3_9_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_8_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_7_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_6_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_5_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_4_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_3_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_2_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_1_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_128_10_U0    | A_V_3_0_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                   | User Attribute | 16 x 16              | RAM32M x 3                      | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_11_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                 | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_10_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                 | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_9_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_8_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_7_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_6_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_5_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_4_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_3_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_2_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_1_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
|inst/i_14_2/FC_1152_128_U0  | A_V_2_0_U/FC_1152_128_s_A_VjbC_ram_U/ram_reg                  | User Attribute | 128 x 16             | RAM64X1D x 2  RAM64M x 10       | 
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Pool_32_24_4_s | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Pool_32_24_4_s | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn            | C+(D'+A2)*(B:0x1a) | 11     | 6      | 6      | 6      | 14     | 1    | 0    | 0    | 1    | 0     | 0    | 1    | 
|cnn            | C'+(D'+A)*(B:0x1a) | 11     | 6      | 6      | 6      | 14     | 0    | 0    | 1    | 1    | 0     | 0    | 1    | 
|cnn            | (A2*B'')'          | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|cnn            | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn            | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn            | (A2*B'')'          | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|cnn            | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn            | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn            | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn            | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn            | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cnn            | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|AXI_DMA_MASTER | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_128_10_s    | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_128_10_s    | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_128_10_s    | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_128_10_s    | ((A:0xccd)*B2)'    | 11     | 12     | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FC_128_10_s    | C'+A''*(B:0xb)     | 5      | 5      | 5      | -      | 7      | 2    | 0    | 1    | -    | -     | 0    | 1    | 
|FC_128_10_s    | C'+A''*(B:0xd)     | 5      | 5      | 5      | -      | 8      | 2    | 0    | 1    | -    | -     | 0    | 1    | 
|FC_1152_128_s  | ((A:0x5556)*B)'    | 14     | 15     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|FC_1152_128_s  | ((A:0xaab)*B2)'    | 11     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|FC_1152_128_s  | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_1152_128_s  | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_1152_128_s  | (A2*B2)'           | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_1152_128_s  | ((A:0xaab)*B2)'    | 11     | 12     | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_2_V_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_1/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_1/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_1/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_1/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_0/Conv_1_28_16_3_U0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_1/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_2/connect_1_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_2/connect_1_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_2/connect_1_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_2/connect_1_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_2/connect_1_V_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_2/connect_1_V_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_2/connect_1_V_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_2/connect_1_V_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/connect_3_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/connect_4_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/connect_5_V_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_V_3_0_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_0_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_V_3_1_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_1_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_V_3_2_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_2_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_V_3_3_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_3_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_V_3_4_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_4_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_V_3_5_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_5_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_V_3_6_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_6_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_V_3_7_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_7_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_V_3_8_U/FC_128_10_s_B_V_3_0_ram_U/i_/B_V_3_8_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/i_14_0/B_V_3_9_U/FC_128_10_s_B_V_3_9_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     22165|
|2     |cnn__GB1      |           1|      9807|
|3     |cnn__GB2      |           1|     17904|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:46 ; elapsed = 00:05:25 . Memory (MB): peak = 1053.223 ; gain = 699.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:14 ; elapsed = 00:05:53 . Memory (MB): peak = 1096.008 ; gain = 742.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w16_d10000_A:        | mem_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|Conv_16_26_32_3_sfYi_ram: | ram_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|Conv_1_28_16_3_s_dEe_ram: | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d10000_A:        | mem_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|fifo_w16_d2000_A:         | mem_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|fifo_w16_d1000_A:         | mem_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_9_ram:  | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|FC_1152_128_s_B_Vvdy_ram: | ram_reg    | 16 K x 16(READ_FIRST)  | W |   | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+
|Module Name                 | RTL Object                                                    | Inference      | Size (Depth x Width) | Primitives                      | 
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+
|inst/i_14_0/Pool_32_24_4_U0 | A_V_2_U/Pool_32_24_4_s_A_ibs_ram_U/ram_reg                    | User Attribute | 32 K x 16            | RAM64X1D x 288  RAM64M x 1440   | 
|inst                        | Conv_16_26_32_3_U0/A_V_3_U/Conv_16_26_32_3_sg8j_ram_U/ram_reg | User Attribute | 16 K x 16            | RAM64X1D x 169  RAM64M x 845    | 
|inst                        | Conv_1_28_16_3_U0/A_V_U/Conv_1_28_16_3_s_eOg_ram_U/ram_reg    | User Attribute | 1 K x 16             | RAM64X1D x 13  RAM64M x 65      | 
+----------------------------+---------------------------------------------------------------+----------------+----------------------+---------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     22165|
|2     |cnn__GB1      |           1|      9807|
|3     |cnn__GB2      |           1|     17888|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sfYi_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_1_28_16_3_U0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_3_0_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_3_1_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_3_2_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_3_3_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_3_4_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_3_5_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_3_6_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_3_7_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/B_V_3_8_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/FC_128_10_U0/B_V_3_9_U/FC_128_10_s_B_V_3_9_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:13 ; elapsed = 00:06:54 . Memory (MB): peak = 1205.996 ; gain = 852.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_0_ce1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15058 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15059 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15060 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15061 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15062 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15063 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15064 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15065 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15066 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15067 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_15068 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net connect_5_V_V_dout[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_1_28_16_3_U0_stream_out_V_V_write is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_stream_out_V_V_din[15] is driving 73 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0_stream_out_V_V_write is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:20 ; elapsed = 00:07:02 . Memory (MB): peak = 1205.996 ; gain = 852.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:21 ; elapsed = 00:07:02 . Memory (MB): peak = 1205.996 ; gain = 852.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:30 ; elapsed = 00:07:11 . Memory (MB): peak = 1205.996 ; gain = 852.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:30 ; elapsed = 00:07:12 . Memory (MB): peak = 1205.996 ; gain = 852.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:31 ; elapsed = 00:07:12 . Memory (MB): peak = 1205.996 ; gain = 852.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:31 ; elapsed = 00:07:12 . Memory (MB): peak = 1205.996 ; gain = 852.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[2].dividend_tmp_reg[3][6]     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[3].dividend_tmp_reg[4][6]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[4].dividend_tmp_reg[5][6]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_KfY_U57/cnn_urem_7ns_5ns_KfY_div_U/cnn_urem_7ns_5ns_KfY_div_u_0/loop[5].dividend_tmp_reg[6][6]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[2].dividend_tmp_reg[3][7]     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[3].dividend_tmp_reg[4][7]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[4].dividend_tmp_reg[5][7]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[5].dividend_tmp_reg[6][7]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_Lf8_U58/cnn_urem_8ns_5ns_Lf8_div_U/cnn_urem_8ns_5ns_Lf8_div_u_0/loop[6].dividend_tmp_reg[7][7]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond_flatten_reg_1883_pp3_iter11_reg_reg[0]                                                                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond_flatten8_reg_1614_pp2_iter12_reg_reg[0]                                                                    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/tmp_64_reg_1650_pp2_iter13_reg_reg[3]                                                                               | 10     | 4     | NO           | NO                 | NO                | 4      | 0       | 
|cnn         | FC_128_10_U0/tmp_17_mid2_v_reg_1898_pp3_iter10_reg_reg[3]                                                                        | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/arrayNo1_reg_1915_pp3_iter13_reg_reg[4]                                                                             | 11     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[6].dividend_tmp_reg[7][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U38/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].remd_tmp_reg[6][2]       | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_8nsHfu_U41/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond_flatten_reg_2014_pp3_iter13_reg_reg[0]                                                                   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond_flatten8_reg_1755_pp2_iter15_reg_reg[0]                                                                  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/tmp_76_reg_1796_pp2_iter18_reg_reg[3]                                                                             | 14     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_1152_128_U0/tmp_36_mid2_v_reg_2029_pp3_iter14_reg_reg[7]                                                                      | 13     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | FC_1152_128_U0/arrayNo3_reg_2046_pp3_iter15_reg_reg[4]                                                                           | 13     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp2_iter14_reg                                                                                        | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/ap_enable_reg_pp2_iter17_reg                                                                                      | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1103|
|2     |DSP48E1_1  |     1|
|3     |DSP48E1_2  |     1|
|4     |DSP48E1_5  |     2|
|5     |DSP48E1_6  |     2|
|6     |DSP48E1_7  |    20|
|7     |DSP48E1_8  |     2|
|8     |DSP48E1_9  |     2|
|9     |LUT1       |   386|
|10    |LUT2       |  2129|
|11    |LUT3       |  1553|
|12    |LUT4       |  1544|
|13    |LUT5       |   833|
|14    |LUT6       |  6805|
|15    |MUXF7      |   982|
|16    |MUXF8      |   400|
|17    |RAM32M     |    30|
|18    |RAM64M     |  2470|
|19    |RAM64X1D   |   494|
|20    |RAMB18E1   |    11|
|21    |RAMB18E1_1 |     3|
|22    |RAMB36E1   |    16|
|23    |RAMB36E1_1 |     4|
|24    |RAMB36E1_2 |     1|
|25    |RAMB36E1_4 |    96|
|26    |SRL16E     |    73|
|27    |FDRE       |  4446|
|28    |FDSE       |    27|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------------+------+
|      |Instance                                 |Module                            |Cells |
+------+-----------------------------------------+----------------------------------+------+
|1     |top                                      |                                  | 23436|
|2     |  inst                                   |cnn                               | 23436|
|3     |    AXI_DMA_MASTER_U0                    |AXI_DMA_MASTER                    |  2005|
|4     |      cnn_mul_32s_32s_3bkb_U74           |cnn_mul_32s_32s_3bkb_56           |   731|
|5     |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_59 |   731|
|6     |      cnn_mul_32s_32s_3bkb_U75           |cnn_mul_32s_32s_3bkb_57           |   731|
|7     |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_58 |   731|
|8     |    AXI_DMA_SLAVE_U0                     |AXI_DMA_SLAVE                     |  1811|
|9     |      cnn_mul_32s_32s_3bkb_U1            |cnn_mul_32s_32s_3bkb_52           |   731|
|10    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_55 |   731|
|11    |      cnn_mul_32s_32s_3bkb_U2            |cnn_mul_32s_32s_3bkb_53           |   731|
|12    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_54 |   731|
|13    |    Conv_16_26_32_3_U0                   |Conv_16_26_32_3_s                 |  4356|
|14    |      A_V_3_U                            |Conv_16_26_32_3_sg8j              |  2471|
|15    |        Conv_16_26_32_3_sg8j_ram_U       |Conv_16_26_32_3_sg8j_ram          |  2471|
|16    |      B_V_1_U                            |Conv_16_26_32_3_sfYi              |     6|
|17    |        Conv_16_26_32_3_sfYi_ram_U       |Conv_16_26_32_3_sfYi_ram          |     6|
|18    |      cnn_mul_32s_32s_3bkb_U20           |cnn_mul_32s_32s_3bkb_50           |   731|
|19    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_51 |   731|
|20    |    Conv_1_28_16_3_U0                    |Conv_1_28_16_3_s                  |  1726|
|21    |      A_V_U                              |Conv_1_28_16_3_s_eOg              |   160|
|22    |        Conv_1_28_16_3_s_eOg_ram_U       |Conv_1_28_16_3_s_eOg_ram          |   160|
|23    |      B_V_U                              |Conv_1_28_16_3_s_dEe              |     3|
|24    |        Conv_1_28_16_3_s_dEe_ram_U       |Conv_1_28_16_3_s_dEe_ram          |     3|
|25    |      cnn_mul_32s_32s_3bkb_U12           |cnn_mul_32s_32s_3bkb_48           |   731|
|26    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_49 |   731|
|27    |    FC_1152_128_U0                       |FC_1152_128_s                     |  2963|
|28    |      A_V_2_0_U                          |FC_1152_128_s_A_VjbC              |    46|
|29    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_47       |    46|
|30    |      A_V_2_10_U                         |FC_1152_128_s_A_VjbC_21           |    46|
|31    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_46       |    46|
|32    |      A_V_2_11_U                         |FC_1152_128_s_A_VjbC_22           |    78|
|33    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_45       |    78|
|34    |      A_V_2_1_U                          |FC_1152_128_s_A_VjbC_23           |    46|
|35    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_44       |    46|
|36    |      A_V_2_2_U                          |FC_1152_128_s_A_VjbC_24           |    46|
|37    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_43       |    46|
|38    |      A_V_2_3_U                          |FC_1152_128_s_A_VjbC_25           |    62|
|39    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_42       |    62|
|40    |      A_V_2_4_U                          |FC_1152_128_s_A_VjbC_26           |    47|
|41    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_41       |    47|
|42    |      A_V_2_5_U                          |FC_1152_128_s_A_VjbC_27           |    46|
|43    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_40       |    46|
|44    |      A_V_2_6_U                          |FC_1152_128_s_A_VjbC_28           |    46|
|45    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_39       |    46|
|46    |      A_V_2_7_U                          |FC_1152_128_s_A_VjbC_29           |    62|
|47    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_38       |    62|
|48    |      A_V_2_8_U                          |FC_1152_128_s_A_VjbC_30           |    46|
|49    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram_37       |    46|
|50    |      A_V_2_9_U                          |FC_1152_128_s_A_VjbC_31           |    46|
|51    |        FC_1152_128_s_A_VjbC_ram_U       |FC_1152_128_s_A_VjbC_ram          |    46|
|52    |      cnn_mul_32s_32s_3bkb_U37           |cnn_mul_32s_32s_3bkb_32           |   731|
|53    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_36 |   731|
|54    |      cnn_urem_11ns_8nsHfu_U38           |cnn_urem_11ns_8nsHfu              |   172|
|55    |        cnn_urem_11ns_8nsHfu_div_U       |cnn_urem_11ns_8nsHfu_div_34       |   172|
|56    |          cnn_urem_11ns_8nsHfu_div_u_0   |cnn_urem_11ns_8nsHfu_div_u_35     |   161|
|57    |      cnn_urem_11ns_8nsHfu_U41           |cnn_urem_11ns_8nsHfu_33           |   188|
|58    |        cnn_urem_11ns_8nsHfu_div_U       |cnn_urem_11ns_8nsHfu_div          |   188|
|59    |          cnn_urem_11ns_8nsHfu_div_u_0   |cnn_urem_11ns_8nsHfu_div_u        |   168|
|60    |    FC_128_10_U0                         |FC_128_10_s                       |  2180|
|61    |      A_V_3_0_U                          |FC_128_10_s_A_V_3_0               |    20|
|62    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_20        |    20|
|63    |      A_V_3_1_U                          |FC_128_10_s_A_V_3_0_3             |    20|
|64    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_19        |    20|
|65    |      A_V_3_2_U                          |FC_128_10_s_A_V_3_0_4             |    20|
|66    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_18        |    20|
|67    |      A_V_3_3_U                          |FC_128_10_s_A_V_3_0_5             |    52|
|68    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_17        |    52|
|69    |      A_V_3_4_U                          |FC_128_10_s_A_V_3_0_6             |    20|
|70    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_16        |    20|
|71    |      A_V_3_5_U                          |FC_128_10_s_A_V_3_0_7             |    20|
|72    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_15        |    20|
|73    |      A_V_3_6_U                          |FC_128_10_s_A_V_3_0_8             |    20|
|74    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_14        |    20|
|75    |      A_V_3_7_U                          |FC_128_10_s_A_V_3_0_9             |    37|
|76    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram_13        |    37|
|77    |      A_V_3_8_U                          |FC_128_10_s_A_V_3_0_10            |    28|
|78    |        FC_128_10_s_A_V_3_0_ram_U        |FC_128_10_s_A_V_3_0_ram           |    28|
|79    |      A_V_3_9_U                          |FC_128_10_s_A_V_3_9               |    44|
|80    |        FC_128_10_s_A_V_3_9_ram_U        |FC_128_10_s_A_V_3_9_ram           |    44|
|81    |      B_V_3_9_U                          |FC_128_10_s_B_V_3_9               |    44|
|82    |        FC_128_10_s_B_V_3_9_ram_U        |FC_128_10_s_B_V_3_9_ram           |    44|
|83    |      cnn_mul_32s_32s_3bkb_U56           |cnn_mul_32s_32s_3bkb_11           |   731|
|84    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0_12 |   731|
|85    |      cnn_urem_7ns_5ns_KfY_U57           |cnn_urem_7ns_5ns_KfY              |    83|
|86    |        cnn_urem_7ns_5ns_KfY_div_U       |cnn_urem_7ns_5ns_KfY_div          |    83|
|87    |          cnn_urem_7ns_5ns_KfY_div_u_0   |cnn_urem_7ns_5ns_KfY_div_u        |    76|
|88    |      cnn_urem_8ns_5ns_Lf8_U58           |cnn_urem_8ns_5ns_Lf8              |   102|
|89    |        cnn_urem_8ns_5ns_Lf8_div_U       |cnn_urem_8ns_5ns_Lf8_div          |   102|
|90    |          cnn_urem_8ns_5ns_Lf8_div_u_0   |cnn_urem_8ns_5ns_Lf8_div_u        |    97|
|91    |    Pool_32_24_4_U0                      |Pool_32_24_4_s                    |  7054|
|92    |      A_V_2_U                            |Pool_32_24_4_s_A_ibs              |  4775|
|93    |        Pool_32_24_4_s_A_ibs_ram_U       |Pool_32_24_4_s_A_ibs_ram          |  4775|
|94    |      cnn_mul_32s_32s_3bkb_U31           |cnn_mul_32s_32s_3bkb              |   731|
|95    |        cnn_mul_32s_32s_3bkb_Mul_LUT_0_U |cnn_mul_32s_32s_3bkb_Mul_LUT_0    |   731|
|96    |    connect_0_V_V_U                      |fifo_w16_d1000_A                  |   159|
|97    |    connect_1_V_V_U                      |fifo_w16_d10000_A                 |   215|
|98    |    connect_2_V_V_U                      |fifo_w16_d10000_A_0               |   332|
|99    |    connect_3_V_V_U                      |fifo_w16_d2000_A                  |   156|
|100   |    connect_4_V_V_U                      |fifo_w16_d1000_A_1                |   145|
|101   |    connect_5_V_V_U                      |fifo_w16_d1000_A_2                |   166|
|102   |    start_for_AXI_DMAShg_U               |start_for_AXI_DMAShg              |    11|
|103   |    start_for_Conv_16OgC_U               |start_for_Conv_16OgC              |    10|
|104   |    start_for_Conv_1_Ngs_U               |start_for_Conv_1_Ngs              |    10|
|105   |    start_for_FC_1152QgW_U               |start_for_FC_1152QgW              |    12|
|106   |    start_for_FC_128_Rg6_U               |start_for_FC_128_Rg6              |    10|
|107   |    start_for_Pool_32PgM_U               |start_for_Pool_32PgM              |    10|
+------+-----------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:31 ; elapsed = 00:07:12 . Memory (MB): peak = 1205.996 ; gain = 852.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 547 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:40 ; elapsed = 00:06:32 . Memory (MB): peak = 1205.996 ; gain = 480.227
Synthesis Optimization Complete : Time (s): cpu = 00:06:32 ; elapsed = 00:07:13 . Memory (MB): peak = 1205.996 ; gain = 852.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2994 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 30 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2470 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 494 instances

INFO: [Common 17-83] Releasing license: Synthesis
708 Infos, 393 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:01 ; elapsed = 00:07:47 . Memory (MB): peak = 1205.996 ; gain = 863.742
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1205.996 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1205.996 ; gain = 0.000
