# do Control_Unit.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Control_Unit_vlg_sample_tst
# -- Compiling module Control_Unit_vlg_check_tst
# -- Compiling module Control_Unit_vlg_vec_tst
# 
# Top level modules:
# 	Control_Unit_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.Control_Unit_vlg_vec_tst 
# Loading work.Control_Unit_vlg_vec_tst
# Loading work.Control_Unit
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading altera_ver.dffeas
# Loading work.Control_Unit_vlg_sample_tst
# Loading work.Control_Unit_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port ALU_Sel[0] :: @time = 10000.000 ps
#      Expected value = 001
#      Real value = 000
# ERROR! Vector Mismatch for output port Bus1_Sel[0] :: @time = 10000.000 ps
#      Expected value = 01
#      Real value = 00
# ERROR! Vector Mismatch for output port Bus2_Sel[0] :: @time = 10000.000 ps
#      Expected value = 00
#      Real value = 01
#           3 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform2.vwf.vt(493)
#    Time: 1 us  Iteration: 0  Instance: /Control_Unit_vlg_vec_tst/tb_out
