module hadd_tb;
    reg a,b;
    wire s,c;
hadd hadd_tb(
   .a(a),
   .b(b),
   .s(s),
   .c(c));
initial begin
    $monitor("time=%0t,a=%b,b=%b,s=%b,c=%b",$time,a,b,s,c);
      a=0;b=0;#10;
      a=0;b=1;#10;
      a=1;b=0;#10;
      a=1;b=1;#10;
    end
endmodule
