// Seed: 392429202
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    output wor id_4,
    input wire id_5,
    output supply0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wire id_9,
    output tri0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    output tri id_13,
    output supply0 id_14,
    input wor id_15
);
  logic id_17;
  ;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd68
) (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2,
    input tri id_3,
    input tri id_4
    , id_24,
    input tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wor _id_11,
    input wire id_12,
    input supply1 id_13,
    input supply1 id_14,
    input supply1 id_15,
    output wire id_16,
    output wor id_17,
    input tri id_18,
    input supply1 id_19
    , id_25,
    output uwire id_20,
    input tri0 id_21,
    output wand id_22
);
  logic ['b0 : id_11] id_26;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_16,
      id_13,
      id_20,
      id_19,
      id_20,
      id_18,
      id_4,
      id_18,
      id_22,
      id_5,
      id_17,
      id_2,
      id_22,
      id_13
  );
endmodule
