
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106175                       # Number of seconds simulated
sim_ticks                                106174652241                       # Number of ticks simulated
final_tick                               633950028786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159281                       # Simulator instruction rate (inst/s)
host_op_rate                                   200096                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1913619                       # Simulator tick rate (ticks/s)
host_mem_usage                               67368400                       # Number of bytes of host memory used
host_seconds                                 55483.70                       # Real time elapsed on the host
sim_insts                                  8837489773                       # Number of instructions simulated
sim_ops                                   11102089212                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1075328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1078016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1735552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3525376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2943232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1077504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1078016                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13630336                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40320                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5078400                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5078400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8401                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8422                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13559                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        27542                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        22994                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         8418                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8422                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                106487                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           39675                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                39675                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10127916                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10153233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16346199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33203556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27720665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        48222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10148411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10153233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128376554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        48222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             379752                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47830625                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47830625                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47830625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10127916                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10153233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16346199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33203556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27720665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        48222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10148411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10153233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176207179                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643724                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890552                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8655781                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136994                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199171010                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115387743                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643724                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10273223                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24100509                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5503923                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5384304                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12185429                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2027005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232107710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208007201     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1125485      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1786201      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422129      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489119      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104061      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1172543      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755460      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11245511      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232107710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.453184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197127957                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7444738                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056275                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27221                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451514                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398154                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141619153                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451514                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197664858                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1461559                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4735925                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23553047                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1240802                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141568705                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          184                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        182516                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       533578                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197564196                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658555669                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658555669                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26018664                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35504                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3687941                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13266570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84783                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1759944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141407039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134419236                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18424                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15429331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36772706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232107710                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579124                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269981                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175157558     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23472357     10.11%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11878477      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8914429      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7004471      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834109      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790238      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931787      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124284      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232107710                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25197     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81812     36.63%     47.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116367     52.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113057358     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001714      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182639      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160663      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134419236                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223376                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501187981                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156872527                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134642612                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122289                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451514                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1162514                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121528                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141442805                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        22399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13266570                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183833                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315390                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132552191                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18622886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.520598                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392191                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995708                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204764125                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519969                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18393868                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051304                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228656196                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538140                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385913                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178136363     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25057151     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9451940      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4503870      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3823901      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2180995      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888947      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       862187      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2750842      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228656196                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2750842                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367347480                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286337212                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22507764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392749                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392749                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596597807                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184430624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131275096                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus1.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20613766                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16867336                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2021860                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8676539                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8129017                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2132925                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92142                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    198829858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115212650                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20613766                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10261942                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24065629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5493773                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5621124                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12165023                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2022931                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    231962332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207896703     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1124120      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1785180      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2416184      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2486116      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2100725      0.91%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1176990      0.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1750153      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11226161      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    231962332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.080960                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.452497                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       196788765                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7679539                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24021292                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27384                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3445347                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3391923                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141404620                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1961                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3445347                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       197327864                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1455990                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4973893                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23515741                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1243492                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     141352195                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          180                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        183084                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       534472                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    197249297                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    657556561                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    657556561                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171263613                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25985684                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35545                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18708                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3688708                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13246666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7172164                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84578                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1685939                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         141188361                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35666                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134205121                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18339                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15424099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36744586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1713                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    231962332                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578564                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269936                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    175162839     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23366881     10.07%     85.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11834746      5.10%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8914439      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7010951      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2832314      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1784883      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       931473      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       123806      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    231962332                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          25150     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81715     36.64%     47.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116182     52.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112878985     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1997787      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16834      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12162401      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7149114      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134205121                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527089                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             223047                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    500613960                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156648661                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132182781                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134428168                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       271387                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2120676                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94191                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3445347                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1157628                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121009                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    141224169                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        31228                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13246666                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7172164                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18711                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101959                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1180451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1130719                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2311170                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132342965                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11442708                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1862156                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18591540                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18811389                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7148832                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.519776                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132183019                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132182781                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75877240                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204462082                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519147                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371107                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99835720                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122846823                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18377361                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33953                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2047320                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    228516985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537583                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178129490     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24968420     10.93%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9439392      4.13%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4497433      1.97%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3788719      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2175434      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1905339      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       858824      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2753934      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    228516985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99835720                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122846823                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18203963                       # Number of memory references committed
system.switch_cpus1.commit.loads             11125990                       # Number of loads committed
system.switch_cpus1.commit.membars              16938                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17714796                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110683411                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2529670                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2753934                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           366986546                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          285893772                       # The number of ROB writes
system.switch_cpus1.timesIdled                3016652                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22653142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99835720                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122846823                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99835720                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.550344                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.550344                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392104                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392104                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       595661668                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      184137428                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131072708                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33924                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus2.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20654210                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16897993                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2024918                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8673643                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8142645                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2137059                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92214                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    199245943                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115447110                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20654210                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10279704                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24109694                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5500375                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5412665                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12188966                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2026185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    232217500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.951440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       208107806     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1123217      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1784171      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2422153      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2490450      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2106486      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1179109      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1758579      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11245529      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    232217500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081119                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.453417                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       197199567                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7476379                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24065481                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27243                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3448825                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3400965                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141692039                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3448825                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       197737026                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1457590                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4767868                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23561483                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1244703                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     141642282                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          183                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        183214                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       534995                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    197655765                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    658900309                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    658900309                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171641227                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26014521                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35544                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18670                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3691739                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13271574                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7188069                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84549                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1691604                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         141483280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35667                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        134496546                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18361                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15436307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36767576                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1638                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    232217500                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579184                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270456                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    175297098     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23411340     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11862112      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8938315      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7024019      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2838965      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1788636      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       932800      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       124215      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    232217500                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          25244     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         81890     36.64%     47.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       116358     52.06%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113123237     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2002351      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16871      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12189120      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7164967      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     134496546                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528234                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             223492                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    501452444                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    156955799                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132473423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     134720038                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       270036                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2121103                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          546                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        94521                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3448825                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1158305                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       121387                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    141519091                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        14072                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13271574                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7188069                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18673                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        102316                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          546                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1180649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1132782                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2313431                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    132632981                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11468044                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1863564                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18632734                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18853536                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7164690                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.520915                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132473660                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132473423                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76040120                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204888646                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520288                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371129                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100055776                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123117519                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18401579                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34029                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2050438                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    228768674                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538175                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386771                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    178269588     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25023010     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9459934      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4507347      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3797965      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2182340      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1908418      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       862044      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2758028      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    228768674                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100055776                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123117519                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18244019                       # Number of memory references committed
system.switch_cpus2.commit.loads             11150471                       # Number of loads committed
system.switch_cpus2.commit.membars              16976                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17753765                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110927358                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2535240                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2758028                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           367529055                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          286487083                       # The number of ROB writes
system.switch_cpus2.timesIdled                3021384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               22397974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100055776                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123117519                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100055776                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.544735                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.544735                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392968                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392968                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       596965748                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184538142                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      131343328                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34000                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus3.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20036307                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16427801                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1965108                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8318493                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7824930                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2057317                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88400                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    191369529                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             113886560                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20036307                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9882247                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25052342                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5577871                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10389072                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11790141                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1951504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230391848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       205339506     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2717607      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3143619      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1727109      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1980223      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1098884      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          742982      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1941190      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11700728      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230391848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078692                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447288                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       189809974                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11977651                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24844006                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       197631                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3562585                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3255229                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18320                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     139030329                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        91304                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3562585                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190114174                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4241998                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6886263                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24748209                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       838610                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     138946193                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          212                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        214616                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       388452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    193104239                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    646934171                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    646934171                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164941123                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28163116                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36544                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20436                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2245205                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13272680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7229422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189915                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1603534                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         138738414                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131147401                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       186742                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17292532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     39928844                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230391848                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569236                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260118                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    175133008     76.02%     76.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22226306      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11944729      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8264683      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7222174      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3695352      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       898874      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       574888      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       431834      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230391848                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          34597     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        120966     42.75%     54.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       127390     45.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109772068     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2050268      1.56%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16063      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12132005      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7176997      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131147401                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515080                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282953                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    493156345                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156068800                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128961496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131430354                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       329420                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2343195                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          769                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1230                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       157658                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8033                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1426                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3562585                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3756608                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       145150                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    138775161                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        59253                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13272680                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7229422                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20447                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        102258                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1230                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1138640                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1103127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2241767                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129207258                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11391170                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1940143                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18566676                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18081088                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7175506                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507460                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128963552                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128961496                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76645454                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        200737314                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506495                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381820                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96858755                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118834108                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19942395                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32394                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1976453                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226829263                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.523892                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342113                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    178283038     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22513550      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9434588      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5670047      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3921531      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2536282      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1314805      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1058499      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2096923      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226829263                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96858755                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118834108                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18001249                       # Number of memory references committed
system.switch_cpus3.commit.loads             10929485                       # Number of loads committed
system.switch_cpus3.commit.membars              16162                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17007160                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107133835                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2417730                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2096923                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           363508193                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          281115662                       # The number of ROB writes
system.switch_cpus3.timesIdled                2934678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               24223626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96858755                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118834108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96858755                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.628730                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.628730                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380412                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380412                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       582847880                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178983197                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      129755771                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32364                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus4.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18888588                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17044310                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       989801                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7075006                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         6752849                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1043112                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        43698                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    200238465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             118774579                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18888588                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      7795961                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23488469                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3115235                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      13443337                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11491117                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       994468                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    239270978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.582382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.900028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       215782509     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          838114      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1712505      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          722828      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         3905094      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3476248      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          672526      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1410613      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10750541      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    239270978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074185                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466486                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       198862020                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     14832258                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23401435                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        75054                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2100206                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1657807                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          502                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     139280851                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2770                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2100206                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199083245                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       13062603                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1048246                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23273608                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       703063                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     139206651                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          170                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        322851                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       245563                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         5018                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    163431227                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    655657862                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    655657862                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    144974468                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        18456748                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16154                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8153                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1708674                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     32846526                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     16612589                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       151428                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       807069                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         138935056                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        133564387                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        73956                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     10721658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     25752950                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    239270978                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558214                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353412                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    191624241     80.09%     80.09% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14372083      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11728617      4.90%     91.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5079830      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6390590      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      6140485      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      3487349      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       275563      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       172220      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    239270978                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         337970     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       2608624     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        75725      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     83788425     62.73%     62.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1166798      0.87%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7998      0.01%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     32026543     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     16574623     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     133564387                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.524573                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3022319                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022628                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    509496027                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    149676387                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    132425253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     136586706                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       239791                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1269510                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          508                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         3477                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       101886                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        11785                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2100206                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       12611256                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       202552                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    138951347                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1320                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     32846526                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     16612589                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8156                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        134082                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           95                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         3477                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       575899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       585643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1161542                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    132630142                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     31919224                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       934245                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            48492275                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17379824                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          16573051                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520904                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             132428912                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            132425253                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         71530433                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        141057665                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520099                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507101                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    107605412                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    126454170                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     12512376                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16121                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1011517                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    237170772                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533178                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355361                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    191253886     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     16804866      7.09%     87.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      7864978      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      7760734      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2124864      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      8970310      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       675241      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       492450      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1223443      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    237170772                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    107605412                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     126454170                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              48087711                       # Number of memory references committed
system.switch_cpus4.commit.loads             31577013                       # Number of loads committed
system.switch_cpus4.commit.membars               8048                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16699263                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        112448037                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1224950                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1223443                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           374913550                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          280033497                       # The number of ROB writes
system.switch_cpus4.timesIdled                4354290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               15344496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          107605412                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            126454170                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    107605412                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.366196                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.366196                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.422619                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.422619                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       655680651                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      153781274                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      165843658                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16096                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus5.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19726336                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16136282                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1927244                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8147299                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7779645                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2028055                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        85566                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191401644                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             111967005                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19726336                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9807700                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23462893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5609735                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5170023                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         11771437                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1940727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    223675062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.961093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       200212169     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1274670      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2009620      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3199808      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1323457      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1477075      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1581521      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1029079      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11567663      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    223675062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077475                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439749                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       189636084                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6949552                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23389961                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        59431                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3640030                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3231118                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          450                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     136723721                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2948                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3640030                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       189925324                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1786505                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4324944                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23164232                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       834023                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     136641100                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        22361                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        233612                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       312053                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        44156                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    189708380                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    635663840                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    635663840                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    161859992                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        27848388                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        34587                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18933                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2498262                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13016439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6994122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       210906                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1592422                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         136451438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        34688                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        129107580                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       160392                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17308477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     38730571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    223675062                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.577210                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269519                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    169228701     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21860355      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11945022      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8147557      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7617432      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2189664      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1706620      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       580946      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       398765      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    223675062                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          29957     12.54%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         92191     38.60%     51.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       116688     48.86%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    108159642     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2042437      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15650      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11930467      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6959384      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     129107580                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.507069                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             238836                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001850                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    482289450                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    153795993                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    127034394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     129346416                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       386335                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2333334                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1415                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       202833                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8073                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3640030                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1154550                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       115028                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    136486255                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        57024                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13016439                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6994122                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18924                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         84241                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1415                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1127015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1099767                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2226782                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    127270341                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11218001                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1837239                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  129                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18175625                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17908633                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6957624                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499853                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             127035249                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            127034394                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         74278815                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        194080268                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498926                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382722                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     95075977                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    116539326                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19947242                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        31565                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1967867                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    220035032                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529640                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382750                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    172721977     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     22915577     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8920860      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4803443      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3598547      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2009959      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1240170      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1109295      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2715204      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    220035032                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     95075977                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     116539326                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              17474394                       # Number of memory references committed
system.switch_cpus5.commit.loads             10683105                       # Number of loads committed
system.switch_cpus5.commit.membars              15748                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16728759                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        105010663                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2367483                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2715204                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           353805759                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          276613374                       # The number of ROB writes
system.switch_cpus5.timesIdled                3093195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               30940412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           95075977                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            116539326                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     95075977                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.678021                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.678021                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373410                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373410                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       573915820                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      176098759                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      127517192                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         31536                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus6.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20646589                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16893909                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2023538                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8687677                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8141197                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2135983                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        92283                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    199089564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             115401614                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20646589                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10277180                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24107814                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5501145                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5463082                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12180288                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2024642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    232111823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.951439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       208004009     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1130017      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1790724      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2419380      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2488935      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         2105547      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1175659      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1749038      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11248514      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    232111823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081089                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.453239                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       197043049                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7527070                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24063482                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        27226                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3450991                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3397659                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     141628380                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3450991                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       197585178                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1465172                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4811332                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23554822                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1244323                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     141573005                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          183                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        183269                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       534941                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    197562246                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    658584883                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    658584883                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    171519253                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        26042965                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35578                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18715                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          3696462                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13266187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7183212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        84877                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1743914                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         141399383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        35705                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        134398436                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18370                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     15455211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36823536                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1700                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    232111823                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579025                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270022                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    175186548     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     23449932     10.10%     85.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11872685      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8913288      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7010309      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2833162      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1789292      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       932384      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       124223      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    232111823                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          25112     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         81825     36.65%     47.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       116339     52.11%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    113039641     84.11%     84.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2000762      1.49%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16859      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12181097      9.06%     94.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7160077      5.33%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     134398436                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.527849                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             223276                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    501150340                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    156890848                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    132373267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     134621712                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       272157                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2123654                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          552                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        94715                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3450991                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1165409                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       121547                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    141435236                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        52631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13266187                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7183212                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18719                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        102509                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          552                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1180768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1131993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2312761                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    132534667                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11462013                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1863768                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18621818                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18839889                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7159805                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.520529                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             132373478                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            132373267                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75987551                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        204749628                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.519895                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371124                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     99984667                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    123029984                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18405256                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        34005                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2049044                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    228660832                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.538046                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386049                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    178162936     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     25038838     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9450849      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4505148      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3815891      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2179812      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1893339      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       860806      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2753213      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    228660832                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     99984667                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     123029984                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18231030                       # Number of memory references committed
system.switch_cpus6.commit.loads             11142533                       # Number of loads committed
system.switch_cpus6.commit.membars              16964                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17741150                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        110848475                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2533433                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2753213                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           367342170                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          286321545                       # The number of ROB writes
system.switch_cpus6.timesIdled                3019598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               22503651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           99984667                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            123029984                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     99984667                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.546545                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.546545                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392689                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392689                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       596528480                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      184402066                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      131286922                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         33976                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus7.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20655178                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16900928                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2025817                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8693672                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8145569                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2137390                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        92427                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    199229103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115444092                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20655178                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10282959                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24114723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5504047                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5390773                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12189345                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2026922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    232186583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       208071860     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1126752      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1789188      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2422053      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2491169      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2104322      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1178504      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1753393      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11249342      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    232186583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081123                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453406                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       197185021                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7452204                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24070271                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        27472                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3451610                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3398968                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     141688227                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1961                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3451610                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       197724725                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1468182                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4732919                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23564267                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1244875                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     141635592                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        183436                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       535001                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    197646504                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    658872274                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    658872274                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171616192                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26030309                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35611                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18739                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3693080                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13273187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7186756                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84694                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1689435                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         141471448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35733                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134476573                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18391                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15448181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36804807                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1708                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    232186583                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579175                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270429                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    175271118     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23413686     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11859272      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8935159      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7024296      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2837439      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1788793      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       932831      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       123989      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    232186583                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25263     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         81875     36.63%     47.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       116362     52.06%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    113106576     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2001921      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16869      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12187475      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7163732      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134476573                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528156                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             223500                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    501381620                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    156955898                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132450895                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     134700073                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       272766                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2124320                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          537                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        94219                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3451610                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1169217                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       121289                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    141507323                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        31473                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13273187                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7186756                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18742                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        102152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          537                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1183066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1132691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2315757                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132611498                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11466976                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1865075                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18630426                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18850466                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7163450                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520830                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132451139                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132450895                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         76030282                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        204867671                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520200                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371119                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    100041253                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    123099651                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18407683                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34025                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2051331                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    228734973                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538176                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386821                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178243312     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25019709     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9459943      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4506381      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3796326      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2179787      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1909427      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       860592      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2759496      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    228734973                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    100041253                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     123099651                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18241402                       # Number of memory references committed
system.switch_cpus7.commit.loads             11148865                       # Number of loads committed
system.switch_cpus7.commit.membars              16974                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17751177                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110911285                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2534878                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2759496                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           367482122                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          286466337                       # The number of ROB writes
system.switch_cpus7.timesIdled                3022474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               22428891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          100041253                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            123099651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    100041253                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.545105                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.545105                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392911                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392911                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       596869414                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      184511200                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131337368                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33996                       # number of misc regfile writes
system.l20.replacements                          8455                       # number of replacements
system.l20.tagsinuse                      4095.359070                       # Cycle average of tags in use
system.l20.total_refs                          304346                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.248745                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.588107                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.826917                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.727083                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1522.216962                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002887                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606135                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.371635                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        32300                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32302                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l20.Writeback_hits::total                10010                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        32455                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        32455                       # number of overall hits
system.l20.overall_hits::total                  32457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8454                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8454                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8415                       # number of overall misses
system.l20.overall_misses::total                 8454                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35422372                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3822877865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3858300237                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35422372                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3822877865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3858300237                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35422372                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3822877865                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3858300237                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              40756                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          155                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        40870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               40911                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        40870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              40911                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.206681                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.207430                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.205897                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.206644                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.205897                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.206644                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 908265.948718                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 454293.269756                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 456387.536906                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 908265.948718                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 454293.269756                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 456387.536906                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 908265.948718                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 454293.269756                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 456387.536906                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4448                       # number of writebacks
system.l20.writebacks::total                     4448                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8414                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8414                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8414                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     32621179                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3217890984                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3250512163                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     32621179                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3217890984                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3250512163                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     32621179                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3217890984                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3250512163                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206656                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.207405                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.206619                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.206619                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 836440.487179                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382444.851913                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 384539.472732                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 836440.487179                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382444.851913                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 384539.472732                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 836440.487179                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382444.851913                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 384539.472732                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8444                       # number of replacements
system.l21.tagsinuse                      4095.363920                       # Cycle average of tags in use
system.l21.total_refs                          304263                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12537                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.269203                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.589423                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.505678                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2483.162265                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1521.106554                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003053                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.606241                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.371364                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        32247                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32249                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9988                       # number of Writeback hits
system.l21.Writeback_hits::total                 9988                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          155                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        32402                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32404                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        32402                       # number of overall hits
system.l21.overall_hits::total                  32404                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8402                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8443                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8402                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8443                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8402                       # number of overall misses
system.l21.overall_misses::total                 8443                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     34396332                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4006884853                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4041281185                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     34396332                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4006884853                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4041281185                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     34396332                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4006884853                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4041281185                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40649                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40692                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9988                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9988                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          155                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40804                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40847                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40804                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40847                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.206696                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.207486                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.205911                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.206698                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.205911                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.206698                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 838934.926829                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 476896.554749                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 478654.647045                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 838934.926829                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 476896.554749                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 478654.647045                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 838934.926829                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 476896.554749                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 478654.647045                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4442                       # number of writebacks
system.l21.writebacks::total                     4442                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8401                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8442                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8401                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8442                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8401                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8442                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     31441207                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3402624131                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3434065338                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     31441207                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3402624131                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3434065338                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     31441207                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3402624131                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3434065338                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206672                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.207461                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.205887                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.206674                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.205887                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.206674                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 766858.707317                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 405026.083919                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 406783.385217                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 766858.707317                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 405026.083919                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 406783.385217                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 766858.707317                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 405026.083919                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 406783.385217                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8465                       # number of replacements
system.l22.tagsinuse                      4095.366092                       # Cycle average of tags in use
system.l22.total_refs                          304375                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12561                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.231749                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.591571                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.500617                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2484.580679                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1519.693224                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003052                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.606587                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.371019                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        32324                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  32326                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10015                       # number of Writeback hits
system.l22.Writeback_hits::total                10015                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          154                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  154                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        32478                       # number of demand (read+write) hits
system.l22.demand_hits::total                   32480                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        32478                       # number of overall hits
system.l22.overall_hits::total                  32480                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8423                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8464                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8423                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8464                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8423                       # number of overall misses
system.l22.overall_misses::total                 8464                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     33080608                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3789710961                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3822791569                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     33080608                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3789710961                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3822791569                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     33080608                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3789710961                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3822791569                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40747                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40790                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10015                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10015                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          154                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              154                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40901                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40944                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40901                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40944                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.206715                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.207502                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.205936                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.206721                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.205936                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.206721                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 806844.097561                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 449924.131663                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 451653.068171                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 806844.097561                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 449924.131663                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 451653.068171                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 806844.097561                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 449924.131663                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 451653.068171                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4450                       # number of writebacks
system.l22.writebacks::total                     4450                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8422                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8463                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8422                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8463                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8422                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8463                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     30136808                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3184014553                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3214151361                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     30136808                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3184014553                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3214151361                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     30136808                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3184014553                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3214151361                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206690                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.207477                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.205912                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.206697                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.205912                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.206697                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 735044.097561                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 378059.196509                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 379788.651896                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 735044.097561                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 378059.196509                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 379788.651896                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 735044.097561                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 378059.196509                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 379788.651896                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13600                       # number of replacements
system.l23.tagsinuse                      4095.461729                       # Cycle average of tags in use
system.l23.total_refs                          404482                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17696                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.857256                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           83.499161                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.105330                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2785.777567                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1218.079672                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020386                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001979                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.680121                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.297383                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40614                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40615                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22993                       # number of Writeback hits
system.l23.Writeback_hits::total                22993                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40764                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40765                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40764                       # number of overall hits
system.l23.overall_hits::total                  40765                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13553                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13590                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13559                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13596                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13559                       # number of overall misses
system.l23.overall_misses::total                13596                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35836634                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6842693754                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6878530388                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3731774                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3731774                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35836634                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6846425528                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6882262162                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35836634                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6846425528                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6882262162                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        54167                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54205                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22993                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22993                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          156                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              156                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        54323                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54361                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        54323                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54361                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.250208                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250715                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.038462                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.249600                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.250106                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.249600                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.250106                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 968557.675676                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 504884.066554                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 506146.459750                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 621962.333333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 621962.333333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 968557.675676                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 504935.874917                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 506197.570021                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 968557.675676                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 504935.874917                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 506197.570021                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8233                       # number of writebacks
system.l23.writebacks::total                     8233                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13553                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13590                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13559                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13596                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13559                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13596                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     33177145                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5868875272                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5902052417                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3300724                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3300724                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     33177145                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5872175996                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5905353141                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     33177145                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5872175996                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5905353141                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.250208                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250715                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.249600                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.250106                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.249600                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.250106                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 896679.594595                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 433031.452225                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 434293.776085                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 550120.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 550120.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 896679.594595                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 433083.265433                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 434344.891218                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 896679.594595                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 433083.265433                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 434344.891218                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         27580                       # number of replacements
system.l24.tagsinuse                      4095.910842                       # Cycle average of tags in use
system.l24.total_refs                          389893                       # Total number of references to valid blocks.
system.l24.sampled_refs                         31676                       # Sample count of references to valid blocks.
system.l24.avg_refs                         12.308783                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.066836                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     4.229792                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  3345.132542                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data           736.481672                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001033                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.816683                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.179805                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        50227                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  50228                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           20502                       # number of Writeback hits
system.l24.Writeback_hits::total                20502                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           75                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   75                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        50302                       # number of demand (read+write) hits
system.l24.demand_hits::total                   50303                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        50302                       # number of overall hits
system.l24.overall_hits::total                  50303                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        27542                       # number of ReadReq misses
system.l24.ReadReq_misses::total                27580                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        27542                       # number of demand (read+write) misses
system.l24.demand_misses::total                 27580                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        27542                       # number of overall misses
system.l24.overall_misses::total                27580                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     34815926                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  14629201226                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    14664017152                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     34815926                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  14629201226                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     14664017152                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     34815926                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  14629201226                       # number of overall miss cycles
system.l24.overall_miss_latency::total    14664017152                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        77769                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              77808                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        20502                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            20502                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           75                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               75                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        77844                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               77883                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        77844                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              77883                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.354151                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.354462                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353810                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.354121                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353810                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.354121                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 916208.578947                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 531159.727906                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 531690.252067                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 916208.578947                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 531159.727906                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 531690.252067                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 916208.578947                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 531159.727906                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 531690.252067                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                5040                       # number of writebacks
system.l24.writebacks::total                     5040                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        27542                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           27580                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        27542                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            27580                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        27542                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           27580                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     32086742                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  12650795244                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  12682881986                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     32086742                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  12650795244                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  12682881986                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     32086742                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  12650795244                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  12682881986                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.354151                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.354462                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353810                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.354121                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353810                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.354121                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 844387.947368                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 459327.399753                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 459857.940029                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 844387.947368                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 459327.399753                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 459857.940029                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 844387.947368                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 459327.399753                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 459857.940029                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         23034                       # number of replacements
system.l25.tagsinuse                      4095.574286                       # Cycle average of tags in use
system.l25.total_refs                          378964                       # Total number of references to valid blocks.
system.l25.sampled_refs                         27130                       # Sample count of references to valid blocks.
system.l25.avg_refs                         13.968448                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.286620                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    10.853001                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2618.996908                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1428.437757                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002650                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.639404                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.348740                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        46268                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  46269                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           13974                       # number of Writeback hits
system.l25.Writeback_hits::total                13974                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          129                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  129                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        46397                       # number of demand (read+write) hits
system.l25.demand_hits::total                   46398                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        46397                       # number of overall hits
system.l25.overall_hits::total                  46398                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        22993                       # number of ReadReq misses
system.l25.ReadReq_misses::total                23031                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        22994                       # number of demand (read+write) misses
system.l25.demand_misses::total                 23032                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        22994                       # number of overall misses
system.l25.overall_misses::total                23032                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     28328390                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  11771822811                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    11800151201                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       610773                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       610773                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     28328390                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  11772433584                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     11800761974                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     28328390                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  11772433584                       # number of overall miss cycles
system.l25.overall_miss_latency::total    11800761974                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        69261                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              69300                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        13974                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            13974                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          130                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              130                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        69391                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               69430                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        69391                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              69430                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.331976                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.332338                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.007692                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.007692                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.331369                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.331730                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.331369                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.331730                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 745483.947368                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 511974.201322                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 512359.480743                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       610773                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       610773                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 745483.947368                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 511978.498043                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 512363.753647                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 745483.947368                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 511978.498043                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 512363.753647                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4164                       # number of writebacks
system.l25.writebacks::total                     4164                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        22993                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           23031                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        22994                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            23032                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        22994                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           23032                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     25599990                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  10120334160                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  10145934150                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       538973                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       538973                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     25599990                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  10120873133                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  10146473123                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     25599990                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  10120873133                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  10146473123                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.331976                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.332338                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.007692                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.007692                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.331369                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.331730                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.331369                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.331730                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 673683.947368                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 440148.486931                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 440533.808779                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       538973                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       538973                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 673683.947368                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 440152.784770                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 440538.082798                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 673683.947368                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 440152.784770                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 440538.082798                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          8460                       # number of replacements
system.l26.tagsinuse                      4095.373625                       # Cycle average of tags in use
system.l26.total_refs                          304335                       # Total number of references to valid blocks.
system.l26.sampled_refs                         12555                       # Sample count of references to valid blocks.
system.l26.avg_refs                         24.240143                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.598179                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.286144                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2483.594693                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1520.894609                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003000                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.606346                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.371312                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999847                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        32297                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  32299                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           10008                       # number of Writeback hits
system.l26.Writeback_hits::total                10008                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          152                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  152                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        32449                       # number of demand (read+write) hits
system.l26.demand_hits::total                   32451                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        32449                       # number of overall hits
system.l26.overall_hits::total                  32451                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         8419                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 8459                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         8419                       # number of demand (read+write) misses
system.l26.demand_misses::total                  8459                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         8419                       # number of overall misses
system.l26.overall_misses::total                 8459                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33233205                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   3861307527                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     3894540732                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33233205                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   3861307527                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      3894540732                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33233205                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   3861307527                       # number of overall miss cycles
system.l26.overall_miss_latency::total     3894540732                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        40716                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              40758                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        10008                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            10008                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          152                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              152                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        40868                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               40910                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        40868                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              40910                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.206774                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.207542                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.206005                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.206771                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.952381                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.206005                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.206771                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 830830.125000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 458642.062834                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 460402.025298                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 830830.125000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 458642.062834                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 460402.025298                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 830830.125000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 458642.062834                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 460402.025298                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4448                       # number of writebacks
system.l26.writebacks::total                     4448                       # number of writebacks
system.l26.ReadReq_mshr_hits::switch_cpus6.data            1                       # number of ReadReq MSHR hits
system.l26.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l26.demand_mshr_hits::switch_cpus6.data            1                       # number of demand (read+write) MSHR hits
system.l26.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l26.overall_mshr_hits::switch_cpus6.data            1                       # number of overall MSHR hits
system.l26.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         8418                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            8458                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         8418                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             8458                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         8418                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            8458                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     30359379                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   3255632541                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   3285991920                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     30359379                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   3255632541                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   3285991920                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     30359379                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   3255632541                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   3285991920                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.206749                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.207518                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.205980                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.206747                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.952381                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.205980                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.206747                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 758984.475000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 386746.559872                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 388506.966186                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 758984.475000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 386746.559872                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 388506.966186                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 758984.475000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 386746.559872                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 388506.966186                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8465                       # number of replacements
system.l27.tagsinuse                      4095.370371                       # Cycle average of tags in use
system.l27.total_refs                          304367                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12561                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.231112                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.597434                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.487942                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2484.392146                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1519.892849                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003049                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.606541                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.371068                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        32319                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  32321                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10012                       # number of Writeback hits
system.l27.Writeback_hits::total                10012                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          153                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  153                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        32472                       # number of demand (read+write) hits
system.l27.demand_hits::total                   32474                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        32472                       # number of overall hits
system.l27.overall_hits::total                  32474                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8423                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8464                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8423                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8464                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8423                       # number of overall misses
system.l27.overall_misses::total                 8464                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     35280450                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3794110211                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3829390661                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     35280450                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3794110211                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3829390661                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     35280450                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3794110211                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3829390661                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        40742                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              40785                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10012                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10012                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          153                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        40895                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               40938                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        40895                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              40938                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206740                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207527                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205966                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206752                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205966                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206752                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 860498.780488                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 450446.421821                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452432.734050                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 860498.780488                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 450446.421821                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452432.734050                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 860498.780488                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 450446.421821                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452432.734050                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4450                       # number of writebacks
system.l27.writebacks::total                     4450                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8422                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8463                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8422                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8463                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8422                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8463                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     32335664                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3188444559                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3220780223                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     32335664                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3188444559                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3220780223                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     32335664                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3188444559                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3220780223                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206715                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207503                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205942                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206727                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205942                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206727                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 788674.731707                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 378585.200546                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380571.927567                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 788674.731707                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 378585.200546                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380571.927567                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 788674.731707                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 378585.200546                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380571.927567                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.945293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012193473                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1961615.257752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.945293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825233                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12185377                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12185377                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12185377                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12185377                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12185377                       # number of overall hits
system.cpu0.icache.overall_hits::total       12185377                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     44448437                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44448437                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     44448437                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44448437                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     44448437                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44448437                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 854777.634615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 854777.634615                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 854777.634615                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 854777.634615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 854777.634615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 854777.634615                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35946601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35946601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35946601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35946601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35946601                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35946601                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 876746.365854                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 876746.365854                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 876746.365854                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 876746.365854                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 876746.365854                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 876746.365854                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568646                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.202937                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.149221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.850779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910739                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089261                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382705                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438749                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438749                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438749                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130792                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130792                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131710                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131710                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24356512606                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24356512606                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77431033                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77431033                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24433943639                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24433943639                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24433943639                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24433943639                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186223.259878                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186223.259878                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84347.530501                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84347.530501                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185513.200509                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185513.200509                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185513.200509                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185513.200509                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu0.dcache.writebacks::total            10010                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90840                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90840                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5997764711                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5997764711                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6007756374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6007756374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6007756374                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6007756374                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147310.934815                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147310.934815                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146996.730462                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146996.730462                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146996.730462                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146996.730462                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               516.947088                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012173065                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1954002.055985                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.947088                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067223                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828441                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12164969                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12164969                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12164969                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12164969                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12164969                       # number of overall hits
system.cpu1.icache.overall_hits::total       12164969                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42934226                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42934226                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42934226                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42934226                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42934226                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42934226                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12165023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12165023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12165023                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12165023                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12165023                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12165023                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 795078.259259                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 795078.259259                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 795078.259259                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 795078.259259                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 795078.259259                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 795078.259259                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     34890227                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     34890227                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     34890227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     34890227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     34890227                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     34890227                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 811400.627907                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 811400.627907                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 811400.627907                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 811400.627907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 811400.627907                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 811400.627907                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40804                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166541983                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41060                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4056.063882                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.150456                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.849544                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910744                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089256                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8367581                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8367581                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7044465                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7044465                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18582                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18582                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16962                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16962                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15412046                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15412046                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15412046                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15412046                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130636                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130636                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       131554                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        131554                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       131554                       # number of overall misses
system.cpu1.dcache.overall_misses::total       131554                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24764570506                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24764570506                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     77418713                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     77418713                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24841989219                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24841989219                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24841989219                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24841989219                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8498217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8498217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7045383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7045383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15543600                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15543600                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15543600                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15543600                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015372                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015372                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008464                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008464                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008464                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008464                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 189569.265026                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 189569.265026                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84334.110022                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84334.110022                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 188834.921165                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 188834.921165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 188834.921165                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 188834.921165                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9988                       # number of writebacks
system.cpu1.dcache.writebacks::total             9988                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        89987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        89987                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          763                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        90750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        90750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        90750                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        90750                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40649                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          155                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40804                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40804                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40804                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40804                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6178192740                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6178192740                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9994560                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9994560                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6188187300                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6188187300                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6188187300                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6188187300                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151988.800216                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 151988.800216                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64481.032258                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64481.032258                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 151656.389080                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 151656.389080                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 151656.389080                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 151656.389080                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.985630                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012197008                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1954048.277992                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.985630                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.067285                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.828503                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12188912                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12188912                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12188912                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12188912                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12188912                       # number of overall hits
system.cpu2.icache.overall_hits::total       12188912                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     41061395                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     41061395                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     41061395                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     41061395                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     41061395                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     41061395                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12188966                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12188966                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12188966                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12188966                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12188966                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12188966                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 760396.203704                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 760396.203704                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 760396.203704                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 760396.203704                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 760396.203704                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 760396.203704                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     33602807                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     33602807                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     33602807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     33602807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     33602807                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     33602807                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 781460.627907                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 781460.627907                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 781460.627907                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 781460.627907                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 781460.627907                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 781460.627907                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40901                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166578099                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41157                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4047.381952                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.151908                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.848092                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910750                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089250                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8388182                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8388182                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7059977                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7059977                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18547                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18547                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17000                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17000                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15448159                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15448159                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15448159                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15448159                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       130914                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       130914                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          910                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          910                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       131824                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        131824                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       131824                       # number of overall misses
system.cpu2.dcache.overall_misses::total       131824                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  24108231252                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  24108231252                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     76920328                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     76920328                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  24185151580                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  24185151580                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  24185151580                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  24185151580                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8519096                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8519096                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7060887                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7060887                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17000                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17000                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15579983                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15579983                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15579983                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15579983                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015367                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015367                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008461                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008461                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008461                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008461                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184153.194097                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184153.194097                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84527.832967                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84527.832967                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 183465.465924                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 183465.465924                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 183465.465924                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 183465.465924                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10015                       # number of writebacks
system.cpu2.dcache.writebacks::total            10015                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        90167                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        90167                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          756                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          756                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        90923                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        90923                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        90923                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        90923                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40747                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40747                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          154                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40901                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40901                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40901                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40901                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5966275707                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5966275707                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9916381                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9916381                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5976192088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5976192088                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5976192088                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5976192088                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002625                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002625                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146422.453359                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 146422.453359                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64392.084416                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64392.084416                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 146113.593506                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 146113.593506                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 146113.593506                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 146113.593506                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.125733                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013114240                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1948296.615385                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.125733                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059496                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831932                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11790089                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11790089                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11790089                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11790089                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11790089                       # number of overall hits
system.cpu3.icache.overall_hits::total       11790089                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     54936359                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54936359                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     54936359                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54936359                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     54936359                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54936359                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11790141                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11790141                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11790141                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11790141                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11790141                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11790141                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1056468.442308                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1056468.442308                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1056468.442308                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1056468.442308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1056468.442308                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1056468.442308                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36232483                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36232483                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36232483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36232483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36232483                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36232483                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 953486.394737                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 953486.394737                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 953486.394737                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 953486.394737                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 953486.394737                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 953486.394737                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 54323                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172369273                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54579                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3158.161069                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.956544                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.043456                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913893                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086107                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8316110                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8316110                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7031592                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7031592                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17349                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17349                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16182                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16182                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15347702                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15347702                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15347702                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15347702                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       185914                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       185914                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5493                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5493                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       191407                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        191407                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       191407                       # number of overall misses
system.cpu3.dcache.overall_misses::total       191407                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  43767544745                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  43767544745                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2136721730                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2136721730                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  45904266475                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  45904266475                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  45904266475                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  45904266475                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8502024                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8502024                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7037085                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7037085                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16182                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15539109                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15539109                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15539109                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15539109                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021867                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021867                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000781                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000781                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012318                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012318                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012318                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012318                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 235418.229638                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 235418.229638                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 388989.938103                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 388989.938103                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 239825.432064                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 239825.432064                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 239825.432064                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 239825.432064                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     16272114                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 187035.793103                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22993                       # number of writebacks
system.cpu3.dcache.writebacks::total            22993                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       131747                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       131747                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5337                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5337                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       137084                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       137084                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       137084                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       137084                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        54167                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        54167                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          156                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        54323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        54323                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54323                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9622241709                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9622241709                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     13504081                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     13504081                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9635745790                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9635745790                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9635745790                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9635745790                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003496                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003496                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003496                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003496                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 177640.292226                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 177640.292226                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 86564.621795                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86564.621795                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 177378.749149                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 177378.749149                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 177378.749149                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 177378.749149                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               578.803243                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1042447826                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1791147.467354                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.790629                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.012615                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060562                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867007                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.927569                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11491061                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11491061                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11491061                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11491061                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11491061                       # number of overall hits
system.cpu4.icache.overall_hits::total       11491061                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     51012683                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     51012683                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     51012683                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     51012683                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     51012683                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     51012683                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11491117                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11491117                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11491117                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11491117                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11491117                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11491117                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 910940.767857                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 910940.767857                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 910940.767857                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 910940.767857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 910940.767857                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 910940.767857                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     35244559                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     35244559                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     35244559                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     35244559                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     35244559                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     35244559                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 903706.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 903706.641026                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 903706.641026                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 903706.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 903706.641026                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 903706.641026                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 77844                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               448766256                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 78100                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5746.046812                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.896452                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.103548                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437096                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562904                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     30117570                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       30117570                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     16494102                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      16494102                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8060                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8060                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8048                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8048                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     46611672                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        46611672                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     46611672                       # number of overall hits
system.cpu4.dcache.overall_hits::total       46611672                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       280620                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       280620                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          265                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          265                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       280885                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        280885                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       280885                       # number of overall misses
system.cpu4.dcache.overall_misses::total       280885                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  71115236932                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  71115236932                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     23580918                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     23580918                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  71138817850                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  71138817850                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  71138817850                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  71138817850                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     30398190                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     30398190                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     16494367                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     16494367                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8048                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8048                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     46892557                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     46892557                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     46892557                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     46892557                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009231                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009231                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005990                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005990                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005990                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005990                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 253421.840681                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 253421.840681                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 88984.596226                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 88984.596226                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 253266.702921                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 253266.702921                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 253266.702921                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 253266.702921                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        20502                       # number of writebacks
system.cpu4.dcache.writebacks::total            20502                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       202851                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       202851                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          190                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          190                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       203041                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       203041                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       203041                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       203041                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        77769                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        77769                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        77844                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        77844                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        77844                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        77844                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  18293072052                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  18293072052                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5087102                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5087102                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  18298159154                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  18298159154                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  18298159154                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  18298159154                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001660                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001660                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001660                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001660                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 235223.187285                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 235223.187285                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67828.026667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67828.026667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 235061.907841                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 235061.907841                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 235061.907841                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 235061.907841                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               528.163198                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1017546704                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1923528.741021                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.163198                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061159                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.846415                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11771379                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11771379                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11771379                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11771379                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11771379                       # number of overall hits
system.cpu5.icache.overall_hits::total       11771379                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           58                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           58                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           58                       # number of overall misses
system.cpu5.icache.overall_misses::total           58                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     44371183                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     44371183                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     44371183                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     44371183                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     44371183                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     44371183                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11771437                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11771437                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11771437                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11771437                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11771437                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11771437                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 765020.396552                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 765020.396552                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 765020.396552                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 765020.396552                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 765020.396552                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 765020.396552                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           19                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           19                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28744639                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28744639                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28744639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28744639                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28744639                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28744639                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 737042.025641                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 737042.025641                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 737042.025641                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 737042.025641                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 737042.025641                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 737042.025641                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 69391                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               180815463                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 69647                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2596.170158                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.118525                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.881475                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914525                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085475                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8160088                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8160088                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6758641                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6758641                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18734                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18734                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15768                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15768                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     14918729                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14918729                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     14918729                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14918729                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       177299                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       177299                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          789                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          789                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       178088                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        178088                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       178088                       # number of overall misses
system.cpu5.dcache.overall_misses::total       178088                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  40200513829                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  40200513829                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     71084969                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     71084969                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  40271598798                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  40271598798                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  40271598798                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  40271598798                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8337387                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8337387                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6759430                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6759430                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15768                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15768                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15096817                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15096817                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15096817                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15096817                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021266                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021266                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000117                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011796                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011796                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011796                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011796                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 226738.525480                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 226738.525480                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 90095.017744                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 90095.017744                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226133.140908                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226133.140908                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226133.140908                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226133.140908                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13974                       # number of writebacks
system.cpu5.dcache.writebacks::total            13974                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       108038                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       108038                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          659                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          659                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       108697                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       108697                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       108697                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       108697                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        69261                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        69261                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          130                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        69391                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        69391                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        69391                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        69391                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  15002923949                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  15002923949                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9010010                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9010010                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  15011933959                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  15011933959                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  15011933959                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  15011933959                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008307                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008307                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004596                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004596                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004596                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004596                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 216614.313235                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 216614.313235                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69307.769231                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69307.769231                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 216338.342998                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 216338.342998                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 216338.342998                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 216338.342998                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               515.443104                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1012188330                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1957811.083172                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    40.443104                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.064813                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.826031                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12180234                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12180234                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12180234                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12180234                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12180234                       # number of overall hits
system.cpu6.icache.overall_hits::total       12180234                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     41823947                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     41823947                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     41823947                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     41823947                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     41823947                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     41823947                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12180288                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12180288                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12180288                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12180288                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12180288                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12180288                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 774517.537037                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 774517.537037                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 774517.537037                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 774517.537037                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 774517.537037                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 774517.537037                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     33746964                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     33746964                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     33746964                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     33746964                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     33746964                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     33746964                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 803499.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 803499.142857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 803499.142857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 803499.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 803499.142857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 803499.142857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 40868                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166566786                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 41124                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4050.354683                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.151629                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.848371                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.910749                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.089251                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8381862                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8381862                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7054966                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7054966                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18577                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18577                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16988                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16988                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15436828                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15436828                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15436828                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15436828                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       130983                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       130983                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          894                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          894                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       131877                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        131877                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       131877                       # number of overall misses
system.cpu6.dcache.overall_misses::total       131877                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  24340800237                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  24340800237                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     75013713                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     75013713                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  24415813950                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  24415813950                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  24415813950                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  24415813950                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8512845                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8512845                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7055860                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7055860                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16988                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16988                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15568705                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15568705                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15568705                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15568705                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015387                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015387                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000127                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008471                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008471                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008471                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008471                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 185831.750968                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 185831.750968                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83907.956376                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83907.956376                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 185140.805068                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 185140.805068                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 185140.805068                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 185140.805068                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        10008                       # number of writebacks
system.cpu6.dcache.writebacks::total            10008                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        90267                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        90267                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          742                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          742                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        91009                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        91009                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        91009                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        91009                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        40716                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        40716                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        40868                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        40868                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        40868                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        40868                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6036127331                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6036127331                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      9804014                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      9804014                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   6045931345                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   6045931345                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   6045931345                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   6045931345                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002625                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002625                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 148249.516922                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 148249.516922                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64500.092105                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64500.092105                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 147938.028409                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 147938.028409                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 147938.028409                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 147938.028409                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.948017                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1012197387                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1954049.009653                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.948017                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067224                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828442                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12189291                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12189291                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12189291                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12189291                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12189291                       # number of overall hits
system.cpu7.icache.overall_hits::total       12189291                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     44673442                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     44673442                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     44673442                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     44673442                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     44673442                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     44673442                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12189345                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12189345                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12189345                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12189345                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12189345                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12189345                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 827285.962963                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 827285.962963                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 827285.962963                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 827285.962963                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 827285.962963                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 827285.962963                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     35755003                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     35755003                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     35755003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     35755003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     35755003                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     35755003                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 831511.697674                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 831511.697674                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 831511.697674                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 831511.697674                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 831511.697674                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 831511.697674                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 40895                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166573720                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41151                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4047.865665                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.152344                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.847656                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.910751                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.089249                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8384739                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8384739                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7058978                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7058978                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18612                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18612                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16998                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16998                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15443717                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15443717                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15443717                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15443717                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       130909                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       130909                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          902                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          902                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       131811                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        131811                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       131811                       # number of overall misses
system.cpu7.dcache.overall_misses::total       131811                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  24249210315                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  24249210315                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     75994203                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     75994203                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  24325204518                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  24325204518                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  24325204518                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  24325204518                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8515648                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8515648                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7059880                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7059880                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16998                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16998                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15575528                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15575528                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15575528                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15575528                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015373                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015373                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008463                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008463                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008463                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008463                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 185237.151876                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 185237.151876                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84250.779379                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84250.779379                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 184546.088854                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 184546.088854                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 184546.088854                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 184546.088854                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10012                       # number of writebacks
system.cpu7.dcache.writebacks::total            10012                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        90167                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        90167                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          749                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          749                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        90916                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        90916                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        90916                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        90916                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        40742                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        40742                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          153                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        40895                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        40895                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        40895                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        40895                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5970368714                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5970368714                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9868431                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9868431                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5980237145                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5980237145                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5980237145                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5980237145                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002626                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002626                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146540.884444                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146540.884444                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64499.549020                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64499.549020                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 146233.944125                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 146233.944125                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 146233.944125                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 146233.944125                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
