
*** Running vivado
    with args -log meisha_system_ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source meisha_system_ila_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source meisha_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.676 ; gain = 336.961 ; free physical = 1786487 ; free virtual = 2006513
INFO: [Synth 8-638] synthesizing module 'meisha_system_ila_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/synth/meisha_system_ila_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_e2c2' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/hdl/bd_e2c2.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_e2c2_g_inst_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_1/synth/bd_e2c2_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_e2c2_g_inst_0_gigantic_mux' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_1/bd_e2c2_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_e2c2_g_inst_0_gigantic_mux' (1#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_1/bd_e2c2_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_e2c2_g_inst_0' (2#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_1/synth/bd_e2c2_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_e2c2_ila_lib_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_0/synth/bd_e2c2_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_e2c2_ila_lib_0' (50#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_0/synth/bd_e2c2_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_e2c2_slot_0_ar_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_5/synth/bd_e2c2_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (51#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_e2c2_slot_0_ar_0' (52#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_5/synth/bd_e2c2_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_e2c2_slot_0_aw_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_2/synth/bd_e2c2_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_e2c2_slot_0_aw_0' (53#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_2/synth/bd_e2c2_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_e2c2_slot_0_b_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_4/synth/bd_e2c2_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_e2c2_slot_0_b_0' (54#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_4/synth/bd_e2c2_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_e2c2_slot_0_r_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_6/synth/bd_e2c2_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (54#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_e2c2_slot_0_r_0' (55#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_6/synth/bd_e2c2_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_e2c2_slot_0_w_0' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_3/synth/bd_e2c2_slot_0_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (55#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_e2c2_slot_0_w_0' (56#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/ip/ip_3/synth/bd_e2c2_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_e2c2' (57#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/bd_0/hdl/bd_e2c2.v:13]
INFO: [Synth 8-256] done synthesizing module 'meisha_system_ila_0' (58#1) [/home/test/vivado_prj/9.13/meisha_ok/meisha.srcs/sources_1/bd/meisha/ip/meisha_system_ila_0/synth/meisha_system_ila_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:04:17 ; elapsed = 00:04:19 . Memory (MB): peak = 2098.961 ; gain = 1078.246 ; free physical = 1784266 ; free virtual = 2004300
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:19 ; elapsed = 00:04:21 . Memory (MB): peak = 2098.961 ; gain = 1078.246 ; free physical = 1784131 ; free virtual = 2004173
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2373.988 ; gain = 4.004 ; free physical = 1783043 ; free virtual = 2003085
Finished Constraint Validation : Time (s): cpu = 00:05:04 ; elapsed = 00:05:04 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1783035 ; free virtual = 2003077
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:13 ; elapsed = 00:05:13 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1781888 ; free virtual = 2001930
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:21 ; elapsed = 00:05:33 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779071 ; free virtual = 1999113
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:28 ; elapsed = 00:05:40 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779065 ; free virtual = 1999108
Finished Timing Optimization : Time (s): cpu = 00:05:28 ; elapsed = 00:05:40 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779065 ; free virtual = 1999108
Finished Technology Mapping : Time (s): cpu = 00:05:31 ; elapsed = 00:05:43 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779063 ; free virtual = 1999106
Finished IO Insertion : Time (s): cpu = 00:05:37 ; elapsed = 00:05:49 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779059 ; free virtual = 1999102
Finished Renaming Generated Instances : Time (s): cpu = 00:05:37 ; elapsed = 00:05:49 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779059 ; free virtual = 1999102
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:39 ; elapsed = 00:05:51 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779058 ; free virtual = 1999101
Finished Renaming Generated Ports : Time (s): cpu = 00:05:39 ; elapsed = 00:05:51 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779058 ; free virtual = 1999101
Finished Handling Custom Attributes : Time (s): cpu = 00:05:39 ; elapsed = 00:05:51 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779058 ; free virtual = 1999101
Finished Renaming Generated Nets : Time (s): cpu = 00:05:39 ; elapsed = 00:05:51 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779058 ; free virtual = 1999101

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    92|
|2     |CFGLUT5    |   237|
|3     |LUT1       |    80|
|4     |LUT2       |    76|
|5     |LUT3       |   275|
|6     |LUT4       |   256|
|7     |LUT5       |   132|
|8     |LUT6       |  2989|
|9     |MUXF7      |  1054|
|10    |MUXF8      |    32|
|11    |RAMB36E1   |   864|
|12    |RAMB36E1_1 |    16|
|13    |RAMB36E1_2 |    16|
|14    |SRL16E     |   255|
|15    |SRLC16E    |     2|
|16    |SRLC32E    |    17|
|17    |FDRE       |  2982|
|18    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:39 ; elapsed = 00:05:51 . Memory (MB): peak = 2373.988 ; gain = 1353.273 ; free physical = 1779058 ; free virtual = 1999101
synth_design: Time (s): cpu = 00:05:50 ; elapsed = 00:06:05 . Memory (MB): peak = 2381.992 ; gain = 1190.246 ; free physical = 1783048 ; free virtual = 2003091
