# TCL File Generated by Component Editor 24.1
# Mon Oct 27 19:31:04 UTC 2025
# DO NOT MODIFY


# 
# systolic_batch_block "systolic_batch_block" v1.0
# notforest 2025.10.27.19:31:04
# Memory mapped batch block. Systolic array adapter.
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module systolic_batch_block
# 
set_module_property DESCRIPTION "Memory mapped batch block. Systolic array adapter."
set_module_property NAME systolic_batch_block
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Bridges and Adapters/Memory Mapped"
set_module_property AUTHOR notforest
set_module_property DISPLAY_NAME systolic_batch_block
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL avalon_batch_block
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_batch_block.vhd VHDL PATH ../avalon_batch_block.vhd TOP_LEVEL_FILE
add_fileset_file types.vhd VHDL PATH ../intrinsics/types.vhd
add_fileset_file batch_block.vhd VHDL PATH ../intrinsics/batch_block.vhd


# 
# parameters
# 
add_parameter g_PORTA_ADDR_SIZE NATURAL 6
set_parameter_property g_PORTA_ADDR_SIZE DEFAULT_VALUE 6
set_parameter_property g_PORTA_ADDR_SIZE DISPLAY_NAME g_PORTA_ADDR_SIZE
set_parameter_property g_PORTA_ADDR_SIZE TYPE NATURAL
set_parameter_property g_PORTA_ADDR_SIZE UNITS None
set_parameter_property g_PORTA_ADDR_SIZE HDL_PARAMETER true
add_parameter g_PORTB_ADDR_SIZE NATURAL 3
set_parameter_property g_PORTB_ADDR_SIZE DEFAULT_VALUE 3
set_parameter_property g_PORTB_ADDR_SIZE DISPLAY_NAME g_PORTB_ADDR_SIZE
set_parameter_property g_PORTB_ADDR_SIZE TYPE NATURAL
set_parameter_property g_PORTB_ADDR_SIZE UNITS None
set_parameter_property g_PORTB_ADDR_SIZE HDL_PARAMETER true
add_parameter g_BATCH_SIZE NATURAL 8
set_parameter_property g_BATCH_SIZE DEFAULT_VALUE 8
set_parameter_property g_BATCH_SIZE DISPLAY_NAME g_BATCH_SIZE
set_parameter_property g_BATCH_SIZE TYPE NATURAL
set_parameter_property g_BATCH_SIZE UNITS None
set_parameter_property g_BATCH_SIZE HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avalon
# 
add_interface avalon avalon end
set_interface_property avalon addressUnits WORDS
set_interface_property avalon associatedClock clock
set_interface_property avalon associatedReset reset_n
set_interface_property avalon bitsPerSymbol 8
set_interface_property avalon burstOnBurstBoundariesOnly false
set_interface_property avalon burstcountUnits WORDS
set_interface_property avalon explicitAddressSpan 0
set_interface_property avalon holdTime 0
set_interface_property avalon linewrapBursts false
set_interface_property avalon maximumPendingReadTransactions 0
set_interface_property avalon maximumPendingWriteTransactions 0
set_interface_property avalon readLatency 0
set_interface_property avalon readWaitTime 1
set_interface_property avalon setupTime 0
set_interface_property avalon timingUnits Cycles
set_interface_property avalon writeWaitTime 0
set_interface_property avalon ENABLED true
set_interface_property avalon EXPORT_OF ""
set_interface_property avalon PORT_NAME_MAP ""
set_interface_property avalon CMSIS_SVD_VARIABLES ""
set_interface_property avalon SVD_ADDRESS_GROUP ""

add_interface_port avalon av_address address Input "((g_porta_addr_size-1)) - (0) + 1"
add_interface_port avalon av_write write Input 1
add_interface_port avalon av_read read Input 1
add_interface_port avalon av_writedata writedata Input 8
add_interface_port avalon av_readdata readdata Output 8
add_interface_port avalon av_waitrequest waitrequest Output 1
set_interface_assignment avalon embeddedsw.configuration.isFlash 0
set_interface_assignment avalon embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon embeddedsw.configuration.isPrintableDevice 0


# 
# connection point conduit
# 
add_interface conduit conduit end
set_interface_property conduit associatedClock clock
set_interface_property conduit associatedReset ""
set_interface_property conduit ENABLED true
set_interface_property conduit EXPORT_OF ""
set_interface_property conduit PORT_NAME_MAP ""
set_interface_property conduit CMSIS_SVD_VARIABLES ""
set_interface_property conduit SVD_ADDRESS_GROUP ""

add_interface_port conduit i_rd_clk conduit_i_rd_clk Input 1
add_interface_port conduit i_rd_row conduit_i_rd_row Input "((g_portb_addr_size-1)) - (0) + 1"
add_interface_port conduit o_data conduit_o_data Output -1
add_interface_port conduit o_rd_ready conduit_o_rd_ready Output 1


# 
# connection point reset_n
# 
add_interface reset_n reset end
set_interface_property reset_n associatedClock clock
set_interface_property reset_n synchronousEdges DEASSERT
set_interface_property reset_n ENABLED true
set_interface_property reset_n EXPORT_OF ""
set_interface_property reset_n PORT_NAME_MAP ""
set_interface_property reset_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_n SVD_ADDRESS_GROUP ""

add_interface_port reset_n ni_clr reset_n Input 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock i_clk clk Input 1

