{
  "module_name": "ov2740.c",
  "hash_id": "ecd62ae9056dd6725db5ac4bcc9e1dd434a2413497943540dd7adbb602eea9ee",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov2740.c",
  "human_readable_source": "\n\n\n#include <asm/unaligned.h>\n#include <linux/acpi.h>\n#include <linux/delay.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <linux/nvmem-provider.h>\n#include <linux/regmap.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-fwnode.h>\n\n#define OV2740_LINK_FREQ_360MHZ\t\t360000000ULL\n#define OV2740_SCLK\t\t\t72000000LL\n#define OV2740_MCLK\t\t\t19200000\n#define OV2740_DATA_LANES\t\t2\n#define OV2740_RGB_DEPTH\t\t10\n\n#define OV2740_REG_CHIP_ID\t\t0x300a\n#define OV2740_CHIP_ID\t\t\t0x2740\n\n#define OV2740_REG_MODE_SELECT\t\t0x0100\n#define OV2740_MODE_STANDBY\t\t0x00\n#define OV2740_MODE_STREAMING\t\t0x01\n\n \n#define OV2740_REG_VTS\t\t\t0x380e\n#define OV2740_VTS_DEF\t\t\t0x088a\n#define OV2740_VTS_MIN\t\t\t0x0460\n#define OV2740_VTS_MAX\t\t\t0x7fff\n\n \n#define OV2740_REG_HTS\t\t\t0x380c\n\n \n#define OV2740_REG_EXPOSURE\t\t0x3500\n#define OV2740_EXPOSURE_MIN\t\t4\n#define OV2740_EXPOSURE_MAX_MARGIN\t8\n#define OV2740_EXPOSURE_STEP\t\t1\n\n \n#define OV2740_REG_ANALOG_GAIN\t\t0x3508\n#define OV2740_ANAL_GAIN_MIN\t\t128\n#define OV2740_ANAL_GAIN_MAX\t\t1983\n#define OV2740_ANAL_GAIN_STEP\t\t1\n\n \n#define OV2740_REG_MWB_R_GAIN\t\t0x500a\n#define OV2740_REG_MWB_G_GAIN\t\t0x500c\n#define OV2740_REG_MWB_B_GAIN\t\t0x500e\n#define OV2740_DGTL_GAIN_MIN\t\t1024\n#define OV2740_DGTL_GAIN_MAX\t\t4095\n#define OV2740_DGTL_GAIN_STEP\t\t1\n#define OV2740_DGTL_GAIN_DEFAULT\t1024\n\n \n#define OV2740_REG_TEST_PATTERN\t\t0x5040\n#define OV2740_TEST_PATTERN_ENABLE\tBIT(7)\n#define OV2740_TEST_PATTERN_BAR_SHIFT\t2\n\n \n#define OV2740_REG_GROUP_ACCESS\t\t0x3208\n#define OV2740_GROUP_HOLD_START\t\t0x0\n#define OV2740_GROUP_HOLD_END\t\t0x10\n#define OV2740_GROUP_HOLD_LAUNCH\t0xa0\n\n \n#define OV2740_REG_ISP_CTRL00\t\t0x5000\n \n#define OV2740_REG_ISP_CTRL01\t\t0x5001\n \n#define CUSTOMER_USE_OTP_SIZE\t\t0x100\n \n#define OV2740_REG_OTP_CUSTOMER\t\t0x7010\n\nstruct nvm_data {\n\tstruct nvmem_device *nvmem;\n\tstruct regmap *regmap;\n\tchar *nvm_buffer;\n};\n\nenum {\n\tOV2740_LINK_FREQ_360MHZ_INDEX,\n};\n\nstruct ov2740_reg {\n\tu16 address;\n\tu8 val;\n};\n\nstruct ov2740_reg_list {\n\tu32 num_of_regs;\n\tconst struct ov2740_reg *regs;\n};\n\nstruct ov2740_link_freq_config {\n\tconst struct ov2740_reg_list reg_list;\n};\n\nstruct ov2740_mode {\n\t \n\tu32 width;\n\n\t \n\tu32 height;\n\n\t \n\tu32 hts;\n\n\t \n\tu32 vts_def;\n\n\t \n\tu32 vts_min;\n\n\t \n\tu32 link_freq_index;\n\n\t \n\tconst struct ov2740_reg_list reg_list;\n};\n\nstatic const struct ov2740_reg mipi_data_rate_720mbps[] = {\n\t{0x0103, 0x01},\n\t{0x0302, 0x4b},\n\t{0x030d, 0x4b},\n\t{0x030e, 0x02},\n\t{0x030a, 0x01},\n\t{0x0312, 0x11},\n};\n\nstatic const struct ov2740_reg mode_1932x1092_regs[] = {\n\t{0x3000, 0x00},\n\t{0x3018, 0x32},\n\t{0x3031, 0x0a},\n\t{0x3080, 0x08},\n\t{0x3083, 0xB4},\n\t{0x3103, 0x00},\n\t{0x3104, 0x01},\n\t{0x3106, 0x01},\n\t{0x3500, 0x00},\n\t{0x3501, 0x44},\n\t{0x3502, 0x40},\n\t{0x3503, 0x88},\n\t{0x3507, 0x00},\n\t{0x3508, 0x00},\n\t{0x3509, 0x80},\n\t{0x350c, 0x00},\n\t{0x350d, 0x80},\n\t{0x3510, 0x00},\n\t{0x3511, 0x00},\n\t{0x3512, 0x20},\n\t{0x3632, 0x00},\n\t{0x3633, 0x10},\n\t{0x3634, 0x10},\n\t{0x3635, 0x10},\n\t{0x3645, 0x13},\n\t{0x3646, 0x81},\n\t{0x3636, 0x10},\n\t{0x3651, 0x0a},\n\t{0x3656, 0x02},\n\t{0x3659, 0x04},\n\t{0x365a, 0xda},\n\t{0x365b, 0xa2},\n\t{0x365c, 0x04},\n\t{0x365d, 0x1d},\n\t{0x365e, 0x1a},\n\t{0x3662, 0xd7},\n\t{0x3667, 0x78},\n\t{0x3669, 0x0a},\n\t{0x366a, 0x92},\n\t{0x3700, 0x54},\n\t{0x3702, 0x10},\n\t{0x3706, 0x42},\n\t{0x3709, 0x30},\n\t{0x370b, 0xc2},\n\t{0x3714, 0x63},\n\t{0x3715, 0x01},\n\t{0x3716, 0x00},\n\t{0x371a, 0x3e},\n\t{0x3732, 0x0e},\n\t{0x3733, 0x10},\n\t{0x375f, 0x0e},\n\t{0x3768, 0x30},\n\t{0x3769, 0x44},\n\t{0x376a, 0x22},\n\t{0x377b, 0x20},\n\t{0x377c, 0x00},\n\t{0x377d, 0x0c},\n\t{0x3798, 0x00},\n\t{0x37a1, 0x55},\n\t{0x37a8, 0x6d},\n\t{0x37c2, 0x04},\n\t{0x37c5, 0x00},\n\t{0x37c8, 0x00},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x07},\n\t{0x3805, 0x8f},\n\t{0x3806, 0x04},\n\t{0x3807, 0x47},\n\t{0x3808, 0x07},\n\t{0x3809, 0x88},\n\t{0x380a, 0x04},\n\t{0x380b, 0x40},\n\t{0x380c, 0x04},\n\t{0x380d, 0x38},\n\t{0x380e, 0x04},\n\t{0x380f, 0x60},\n\t{0x3810, 0x00},\n\t{0x3811, 0x04},\n\t{0x3812, 0x00},\n\t{0x3813, 0x04},\n\t{0x3814, 0x01},\n\t{0x3815, 0x01},\n\t{0x3820, 0x80},\n\t{0x3821, 0x46},\n\t{0x3822, 0x84},\n\t{0x3829, 0x00},\n\t{0x382a, 0x01},\n\t{0x382b, 0x01},\n\t{0x3830, 0x04},\n\t{0x3836, 0x01},\n\t{0x3837, 0x08},\n\t{0x3839, 0x01},\n\t{0x383a, 0x00},\n\t{0x383b, 0x08},\n\t{0x383c, 0x00},\n\t{0x3f0b, 0x00},\n\t{0x4001, 0x20},\n\t{0x4009, 0x07},\n\t{0x4003, 0x10},\n\t{0x4010, 0xe0},\n\t{0x4016, 0x00},\n\t{0x4017, 0x10},\n\t{0x4044, 0x02},\n\t{0x4304, 0x08},\n\t{0x4307, 0x30},\n\t{0x4320, 0x80},\n\t{0x4322, 0x00},\n\t{0x4323, 0x00},\n\t{0x4324, 0x00},\n\t{0x4325, 0x00},\n\t{0x4326, 0x00},\n\t{0x4327, 0x00},\n\t{0x4328, 0x00},\n\t{0x4329, 0x00},\n\t{0x432c, 0x03},\n\t{0x432d, 0x81},\n\t{0x4501, 0x84},\n\t{0x4502, 0x40},\n\t{0x4503, 0x18},\n\t{0x4504, 0x04},\n\t{0x4508, 0x02},\n\t{0x4601, 0x10},\n\t{0x4800, 0x00},\n\t{0x4816, 0x52},\n\t{0x4837, 0x16},\n\t{0x5000, 0x7f},\n\t{0x5001, 0x00},\n\t{0x5005, 0x38},\n\t{0x501e, 0x0d},\n\t{0x5040, 0x00},\n\t{0x5901, 0x00},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x07},\n\t{0x3805, 0x8f},\n\t{0x3806, 0x04},\n\t{0x3807, 0x47},\n\t{0x3808, 0x07},\n\t{0x3809, 0x8c},\n\t{0x380a, 0x04},\n\t{0x380b, 0x44},\n\t{0x3810, 0x00},\n\t{0x3811, 0x00},\n\t{0x3812, 0x00},\n\t{0x3813, 0x01},\n};\n\nstatic const char * const ov2740_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Color Bar\",\n\t\"Top-Bottom Darker Color Bar\",\n\t\"Right-Left Darker Color Bar\",\n\t\"Bottom-Top Darker Color Bar\",\n};\n\nstatic const s64 link_freq_menu_items[] = {\n\tOV2740_LINK_FREQ_360MHZ,\n};\n\nstatic const struct ov2740_link_freq_config link_freq_configs[] = {\n\t[OV2740_LINK_FREQ_360MHZ_INDEX] = {\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mipi_data_rate_720mbps),\n\t\t\t.regs = mipi_data_rate_720mbps,\n\t\t}\n\t},\n};\n\nstatic const struct ov2740_mode supported_modes[] = {\n\t{\n\t\t.width = 1932,\n\t\t.height = 1092,\n\t\t.hts = 1080,\n\t\t.vts_def = OV2740_VTS_DEF,\n\t\t.vts_min = OV2740_VTS_MIN,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1932x1092_regs),\n\t\t\t.regs = mode_1932x1092_regs,\n\t\t},\n\t\t.link_freq_index = OV2740_LINK_FREQ_360MHZ_INDEX,\n\t},\n};\n\nstruct ov2740 {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *exposure;\n\n\t \n\tconst struct ov2740_mode *cur_mode;\n\n\t \n\tstruct mutex mutex;\n\n\t \n\tbool streaming;\n\n\t \n\tstruct nvm_data *nvm;\n\n\t \n\tbool identified;\n};\n\nstatic inline struct ov2740 *to_ov2740(struct v4l2_subdev *subdev)\n{\n\treturn container_of(subdev, struct ov2740, sd);\n}\n\nstatic u64 to_pixel_rate(u32 f_index)\n{\n\tu64 pixel_rate = link_freq_menu_items[f_index] * 2 * OV2740_DATA_LANES;\n\n\tdo_div(pixel_rate, OV2740_RGB_DEPTH);\n\n\treturn pixel_rate;\n}\n\nstatic u64 to_pixels_per_line(u32 hts, u32 f_index)\n{\n\tu64 ppl = hts * to_pixel_rate(f_index);\n\n\tdo_div(ppl, OV2740_SCLK);\n\n\treturn ppl;\n}\n\nstatic int ov2740_read_reg(struct ov2740 *ov2740, u16 reg, u16 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov2740->sd);\n\tstruct i2c_msg msgs[2];\n\tu8 addr_buf[2];\n\tu8 data_buf[4] = {0};\n\tint ret;\n\n\tif (len > sizeof(data_buf))\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, addr_buf);\n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = sizeof(addr_buf);\n\tmsgs[0].buf = addr_buf;\n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_buf[sizeof(data_buf) - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn ret < 0 ? ret : -EIO;\n\n\t*val = get_unaligned_be32(data_buf);\n\n\treturn 0;\n}\n\nstatic int ov2740_write_reg(struct ov2740 *ov2740, u16 reg, u16 len, u32 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov2740->sd);\n\tu8 buf[6];\n\tint ret;\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, buf);\n\tput_unaligned_be32(val << 8 * (4 - len), buf + 2);\n\n\tret = i2c_master_send(client, buf, len + 2);\n\tif (ret != len + 2)\n\t\treturn ret < 0 ? ret : -EIO;\n\n\treturn 0;\n}\n\nstatic int ov2740_write_reg_list(struct ov2740 *ov2740,\n\t\t\t\t const struct ov2740_reg_list *r_list)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov2740->sd);\n\tunsigned int i;\n\tint ret;\n\n\tfor (i = 0; i < r_list->num_of_regs; i++) {\n\t\tret = ov2740_write_reg(ov2740, r_list->regs[i].address, 1,\n\t\t\t\t       r_list->regs[i].val);\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(&client->dev,\n\t\t\t\t\t    \"write reg 0x%4.4x return err = %d\\n\",\n\t\t\t\t\t    r_list->regs[i].address, ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int ov2740_identify_module(struct ov2740 *ov2740)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov2740->sd);\n\tint ret;\n\tu32 val;\n\n\tif (ov2740->identified)\n\t\treturn 0;\n\n\tret = ov2740_read_reg(ov2740, OV2740_REG_CHIP_ID, 3, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != OV2740_CHIP_ID) {\n\t\tdev_err(&client->dev, \"chip id mismatch: %x != %x\\n\",\n\t\t\tOV2740_CHIP_ID, val);\n\t\treturn -ENXIO;\n\t}\n\n\tov2740->identified = true;\n\n\treturn 0;\n}\n\nstatic int ov2740_update_digital_gain(struct ov2740 *ov2740, u32 d_gain)\n{\n\tint ret;\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_GROUP_ACCESS, 1,\n\t\t\t       OV2740_GROUP_HOLD_START);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_MWB_R_GAIN, 2, d_gain);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_MWB_G_GAIN, 2, d_gain);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_MWB_B_GAIN, 2, d_gain);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_GROUP_ACCESS, 1,\n\t\t\t       OV2740_GROUP_HOLD_END);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_GROUP_ACCESS, 1,\n\t\t\t       OV2740_GROUP_HOLD_LAUNCH);\n\treturn ret;\n}\n\nstatic int ov2740_test_pattern(struct ov2740 *ov2740, u32 pattern)\n{\n\tif (pattern)\n\t\tpattern = (pattern - 1) << OV2740_TEST_PATTERN_BAR_SHIFT |\n\t\t\t  OV2740_TEST_PATTERN_ENABLE;\n\n\treturn ov2740_write_reg(ov2740, OV2740_REG_TEST_PATTERN, 1, pattern);\n}\n\nstatic int ov2740_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct ov2740 *ov2740 = container_of(ctrl->handler,\n\t\t\t\t\t     struct ov2740, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov2740->sd);\n\ts64 exposure_max;\n\tint ret;\n\n\t \n\tif (ctrl->id == V4L2_CID_VBLANK) {\n\t\t \n\t\texposure_max = ov2740->cur_mode->height + ctrl->val -\n\t\t\t       OV2740_EXPOSURE_MAX_MARGIN;\n\t\t__v4l2_ctrl_modify_range(ov2740->exposure,\n\t\t\t\t\t ov2740->exposure->minimum,\n\t\t\t\t\t exposure_max, ov2740->exposure->step,\n\t\t\t\t\t exposure_max);\n\t}\n\n\t \n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = ov2740_write_reg(ov2740, OV2740_REG_ANALOG_GAIN, 2,\n\t\t\t\t       ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = ov2740_update_digital_gain(ov2740, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_EXPOSURE:\n\t\t \n\t\tret = ov2740_write_reg(ov2740, OV2740_REG_EXPOSURE, 3,\n\t\t\t\t       ctrl->val << 4);\n\t\tbreak;\n\n\tcase V4L2_CID_VBLANK:\n\t\tret = ov2740_write_reg(ov2740, OV2740_REG_VTS, 2,\n\t\t\t\t       ov2740->cur_mode->height + ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = ov2740_test_pattern(ov2740, ctrl->val);\n\t\tbreak;\n\n\tdefault:\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops ov2740_ctrl_ops = {\n\t.s_ctrl = ov2740_set_ctrl,\n};\n\nstatic int ov2740_init_controls(struct ov2740 *ov2740)\n{\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\tconst struct ov2740_mode *cur_mode;\n\ts64 exposure_max, h_blank, pixel_rate;\n\tu32 vblank_min, vblank_max, vblank_default;\n\tint size;\n\tint ret;\n\n\tctrl_hdlr = &ov2740->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 8);\n\tif (ret)\n\t\treturn ret;\n\n\tctrl_hdlr->lock = &ov2740->mutex;\n\tcur_mode = ov2740->cur_mode;\n\tsize = ARRAY_SIZE(link_freq_menu_items);\n\n\tov2740->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr, &ov2740_ctrl_ops,\n\t\t\t\t\t\t   V4L2_CID_LINK_FREQ,\n\t\t\t\t\t\t   size - 1, 0,\n\t\t\t\t\t\t   link_freq_menu_items);\n\tif (ov2740->link_freq)\n\t\tov2740->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tpixel_rate = to_pixel_rate(OV2740_LINK_FREQ_360MHZ_INDEX);\n\tov2740->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &ov2740_ctrl_ops,\n\t\t\t\t\t       V4L2_CID_PIXEL_RATE, 0,\n\t\t\t\t\t       pixel_rate, 1, pixel_rate);\n\n\tvblank_min = cur_mode->vts_min - cur_mode->height;\n\tvblank_max = OV2740_VTS_MAX - cur_mode->height;\n\tvblank_default = cur_mode->vts_def - cur_mode->height;\n\tov2740->vblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov2740_ctrl_ops,\n\t\t\t\t\t   V4L2_CID_VBLANK, vblank_min,\n\t\t\t\t\t   vblank_max, 1, vblank_default);\n\n\th_blank = to_pixels_per_line(cur_mode->hts, cur_mode->link_freq_index);\n\th_blank -= cur_mode->width;\n\tov2740->hblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov2740_ctrl_ops,\n\t\t\t\t\t   V4L2_CID_HBLANK, h_blank, h_blank, 1,\n\t\t\t\t\t   h_blank);\n\tif (ov2740->hblank)\n\t\tov2740->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov2740_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  OV2740_ANAL_GAIN_MIN, OV2740_ANAL_GAIN_MAX,\n\t\t\t  OV2740_ANAL_GAIN_STEP, OV2740_ANAL_GAIN_MIN);\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov2740_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t  OV2740_DGTL_GAIN_MIN, OV2740_DGTL_GAIN_MAX,\n\t\t\t  OV2740_DGTL_GAIN_STEP, OV2740_DGTL_GAIN_DEFAULT);\n\texposure_max = cur_mode->vts_def - OV2740_EXPOSURE_MAX_MARGIN;\n\tov2740->exposure = v4l2_ctrl_new_std(ctrl_hdlr, &ov2740_ctrl_ops,\n\t\t\t\t\t     V4L2_CID_EXPOSURE,\n\t\t\t\t\t     OV2740_EXPOSURE_MIN, exposure_max,\n\t\t\t\t\t     OV2740_EXPOSURE_STEP,\n\t\t\t\t\t     exposure_max);\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &ov2740_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(ov2740_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, ov2740_test_pattern_menu);\n\tif (ctrl_hdlr->error) {\n\t\tv4l2_ctrl_handler_free(ctrl_hdlr);\n\t\treturn ctrl_hdlr->error;\n\t}\n\n\tov2740->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n}\n\nstatic void ov2740_update_pad_format(const struct ov2740_mode *mode,\n\t\t\t\t     struct v4l2_mbus_framefmt *fmt)\n{\n\tfmt->width = mode->width;\n\tfmt->height = mode->height;\n\tfmt->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\tfmt->field = V4L2_FIELD_NONE;\n}\n\nstatic int ov2740_load_otp_data(struct nvm_data *nvm)\n{\n\tstruct device *dev = regmap_get_device(nvm->regmap);\n\tstruct ov2740 *ov2740 = to_ov2740(dev_get_drvdata(dev));\n\tu32 isp_ctrl00 = 0;\n\tu32 isp_ctrl01 = 0;\n\tint ret;\n\n\tif (nvm->nvm_buffer)\n\t\treturn 0;\n\n\tnvm->nvm_buffer = kzalloc(CUSTOMER_USE_OTP_SIZE, GFP_KERNEL);\n\tif (!nvm->nvm_buffer)\n\t\treturn -ENOMEM;\n\n\tret = ov2740_read_reg(ov2740, OV2740_REG_ISP_CTRL00, 1, &isp_ctrl00);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to read ISP CTRL00\\n\");\n\t\tgoto err;\n\t}\n\n\tret = ov2740_read_reg(ov2740, OV2740_REG_ISP_CTRL01, 1, &isp_ctrl01);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to read ISP CTRL01\\n\");\n\t\tgoto err;\n\t}\n\n\t \n\tret = ov2740_write_reg(ov2740, OV2740_REG_ISP_CTRL00, 1,\n\t\t\t       isp_ctrl00 & ~BIT(5));\n\tif (ret) {\n\t\tdev_err(dev, \"failed to set ISP CTRL00\\n\");\n\t\tgoto err;\n\t}\n\n\t \n\tret = ov2740_write_reg(ov2740, OV2740_REG_ISP_CTRL01, 1,\n\t\t\t       isp_ctrl01 & ~BIT(7));\n\tif (ret) {\n\t\tdev_err(dev, \"failed to set ISP CTRL01\\n\");\n\t\tgoto err;\n\t}\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_MODE_SELECT, 1,\n\t\t\t       OV2740_MODE_STREAMING);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to set streaming mode\\n\");\n\t\tgoto err;\n\t}\n\n\t \n\tmsleep(20);\n\n\tret = regmap_bulk_read(nvm->regmap, OV2740_REG_OTP_CUSTOMER,\n\t\t\t       nvm->nvm_buffer, CUSTOMER_USE_OTP_SIZE);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to read OTP data, ret %d\\n\", ret);\n\t\tgoto err;\n\t}\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_MODE_SELECT, 1,\n\t\t\t       OV2740_MODE_STANDBY);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to set streaming mode\\n\");\n\t\tgoto err;\n\t}\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_ISP_CTRL01, 1, isp_ctrl01);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to set ISP CTRL01\\n\");\n\t\tgoto err;\n\t}\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_ISP_CTRL00, 1, isp_ctrl00);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to set ISP CTRL00\\n\");\n\t\tgoto err;\n\t}\n\n\treturn 0;\nerr:\n\tkfree(nvm->nvm_buffer);\n\tnvm->nvm_buffer = NULL;\n\n\treturn ret;\n}\n\nstatic int ov2740_start_streaming(struct ov2740 *ov2740)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov2740->sd);\n\tconst struct ov2740_reg_list *reg_list;\n\tint link_freq_index;\n\tint ret;\n\n\tret = ov2740_identify_module(ov2740);\n\tif (ret)\n\t\treturn ret;\n\n\tif (ov2740->nvm)\n\t\tov2740_load_otp_data(ov2740->nvm);\n\n\tlink_freq_index = ov2740->cur_mode->link_freq_index;\n\treg_list = &link_freq_configs[link_freq_index].reg_list;\n\tret = ov2740_write_reg_list(ov2740, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set plls\\n\");\n\t\treturn ret;\n\t}\n\n\treg_list = &ov2740->cur_mode->reg_list;\n\tret = ov2740_write_reg_list(ov2740, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set mode\\n\");\n\t\treturn ret;\n\t}\n\n\tret = __v4l2_ctrl_handler_setup(ov2740->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov2740_write_reg(ov2740, OV2740_REG_MODE_SELECT, 1,\n\t\t\t       OV2740_MODE_STREAMING);\n\tif (ret)\n\t\tdev_err(&client->dev, \"failed to start streaming\\n\");\n\n\treturn ret;\n}\n\nstatic void ov2740_stop_streaming(struct ov2740 *ov2740)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov2740->sd);\n\n\tif (ov2740_write_reg(ov2740, OV2740_REG_MODE_SELECT, 1,\n\t\t\t     OV2740_MODE_STANDBY))\n\t\tdev_err(&client->dev, \"failed to stop streaming\\n\");\n}\n\nstatic int ov2740_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct ov2740 *ov2740 = to_ov2740(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tint ret = 0;\n\n\tif (ov2740->streaming == enable)\n\t\treturn 0;\n\n\tmutex_lock(&ov2740->mutex);\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0) {\n\t\t\tmutex_unlock(&ov2740->mutex);\n\t\t\treturn ret;\n\t\t}\n\n\t\tret = ov2740_start_streaming(ov2740);\n\t\tif (ret) {\n\t\t\tenable = 0;\n\t\t\tov2740_stop_streaming(ov2740);\n\t\t\tpm_runtime_put(&client->dev);\n\t\t}\n\t} else {\n\t\tov2740_stop_streaming(ov2740);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\tov2740->streaming = enable;\n\tmutex_unlock(&ov2740->mutex);\n\n\treturn ret;\n}\n\nstatic int ov2740_suspend(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov2740 *ov2740 = to_ov2740(sd);\n\n\tmutex_lock(&ov2740->mutex);\n\tif (ov2740->streaming)\n\t\tov2740_stop_streaming(ov2740);\n\n\tmutex_unlock(&ov2740->mutex);\n\n\treturn 0;\n}\n\nstatic int ov2740_resume(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov2740 *ov2740 = to_ov2740(sd);\n\tint ret = 0;\n\n\tmutex_lock(&ov2740->mutex);\n\tif (!ov2740->streaming)\n\t\tgoto exit;\n\n\tret = ov2740_start_streaming(ov2740);\n\tif (ret) {\n\t\tov2740->streaming = false;\n\t\tov2740_stop_streaming(ov2740);\n\t}\n\nexit:\n\tmutex_unlock(&ov2740->mutex);\n\treturn ret;\n}\n\nstatic int ov2740_set_format(struct v4l2_subdev *sd,\n\t\t\t     struct v4l2_subdev_state *sd_state,\n\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tstruct ov2740 *ov2740 = to_ov2740(sd);\n\tconst struct ov2740_mode *mode;\n\ts32 vblank_def, h_blank;\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\t\t\t      ARRAY_SIZE(supported_modes), width,\n\t\t\t\t      height, fmt->format.width,\n\t\t\t\t      fmt->format.height);\n\n\tmutex_lock(&ov2740->mutex);\n\tov2740_update_pad_format(mode, &fmt->format);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\t*v4l2_subdev_get_try_format(sd, sd_state, fmt->pad) = fmt->format;\n\t} else {\n\t\tov2740->cur_mode = mode;\n\t\t__v4l2_ctrl_s_ctrl(ov2740->link_freq, mode->link_freq_index);\n\t\t__v4l2_ctrl_s_ctrl_int64(ov2740->pixel_rate,\n\t\t\t\t\t to_pixel_rate(mode->link_freq_index));\n\n\t\t \n\t\tvblank_def = mode->vts_def - mode->height;\n\t\t__v4l2_ctrl_modify_range(ov2740->vblank,\n\t\t\t\t\t mode->vts_min - mode->height,\n\t\t\t\t\t OV2740_VTS_MAX - mode->height, 1,\n\t\t\t\t\t vblank_def);\n\t\t__v4l2_ctrl_s_ctrl(ov2740->vblank, vblank_def);\n\t\th_blank = to_pixels_per_line(mode->hts, mode->link_freq_index) -\n\t\t\t  mode->width;\n\t\t__v4l2_ctrl_modify_range(ov2740->hblank, h_blank, h_blank, 1,\n\t\t\t\t\t h_blank);\n\t}\n\tmutex_unlock(&ov2740->mutex);\n\n\treturn 0;\n}\n\nstatic int ov2740_get_format(struct v4l2_subdev *sd,\n\t\t\t     struct v4l2_subdev_state *sd_state,\n\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tstruct ov2740 *ov2740 = to_ov2740(sd);\n\n\tmutex_lock(&ov2740->mutex);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY)\n\t\tfmt->format = *v4l2_subdev_get_try_format(&ov2740->sd,\n\t\t\t\t\t\t\t  sd_state,\n\t\t\t\t\t\t\t  fmt->pad);\n\telse\n\t\tov2740_update_pad_format(ov2740->cur_mode, &fmt->format);\n\n\tmutex_unlock(&ov2740->mutex);\n\n\treturn 0;\n}\n\nstatic int ov2740_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_mbus_code_enum *code)\n{\n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tcode->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\treturn 0;\n}\n\nstatic int ov2740_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_frame_size_enum *fse)\n{\n\tif (fse->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tif (fse->code != MEDIA_BUS_FMT_SGRBG10_1X10)\n\t\treturn -EINVAL;\n\n\tfse->min_width = supported_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = supported_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic int ov2740_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tstruct ov2740 *ov2740 = to_ov2740(sd);\n\n\tmutex_lock(&ov2740->mutex);\n\tov2740_update_pad_format(&supported_modes[0],\n\t\t\t\t v4l2_subdev_get_try_format(sd, fh->state, 0));\n\tmutex_unlock(&ov2740->mutex);\n\n\treturn 0;\n}\n\nstatic const struct v4l2_subdev_video_ops ov2740_video_ops = {\n\t.s_stream = ov2740_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops ov2740_pad_ops = {\n\t.set_fmt = ov2740_set_format,\n\t.get_fmt = ov2740_get_format,\n\t.enum_mbus_code = ov2740_enum_mbus_code,\n\t.enum_frame_size = ov2740_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_ops ov2740_subdev_ops = {\n\t.video = &ov2740_video_ops,\n\t.pad = &ov2740_pad_ops,\n};\n\nstatic const struct media_entity_operations ov2740_subdev_entity_ops = {\n\t.link_validate = v4l2_subdev_link_validate,\n};\n\nstatic const struct v4l2_subdev_internal_ops ov2740_internal_ops = {\n\t.open = ov2740_open,\n};\n\nstatic int ov2740_check_hwcfg(struct device *dev)\n{\n\tstruct fwnode_handle *ep;\n\tstruct fwnode_handle *fwnode = dev_fwnode(dev);\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tu32 mclk;\n\tint ret;\n\tunsigned int i, j;\n\n\tret = fwnode_property_read_u32(fwnode, \"clock-frequency\", &mclk);\n\tif (ret)\n\t\treturn ret;\n\n\tif (mclk != OV2740_MCLK)\n\t\treturn dev_err_probe(dev, -EINVAL,\n\t\t\t\t     \"external clock %d is not supported\\n\",\n\t\t\t\t     mclk);\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn -ENXIO;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tfwnode_handle_put(ep);\n\tif (ret)\n\t\treturn ret;\n\n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes != OV2740_DATA_LANES) {\n\t\tret = dev_err_probe(dev, -EINVAL,\n\t\t\t\t    \"number of CSI2 data lanes %d is not supported\\n\",\n\t\t\t\t    bus_cfg.bus.mipi_csi2.num_data_lanes);\n\t\tgoto check_hwcfg_error;\n\t}\n\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tret = dev_err_probe(dev, -EINVAL, \"no link frequencies defined\\n\");\n\t\tgoto check_hwcfg_error;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(link_freq_menu_items); i++) {\n\t\tfor (j = 0; j < bus_cfg.nr_of_link_frequencies; j++) {\n\t\t\tif (link_freq_menu_items[i] ==\n\t\t\t\tbus_cfg.link_frequencies[j])\n\t\t\t\tbreak;\n\t\t}\n\n\t\tif (j == bus_cfg.nr_of_link_frequencies) {\n\t\t\tret = dev_err_probe(dev, -EINVAL,\n\t\t\t\t\t    \"no link frequency %lld supported\\n\",\n\t\t\t\t\t    link_freq_menu_items[i]);\n\t\t\tgoto check_hwcfg_error;\n\t\t}\n\t}\n\ncheck_hwcfg_error:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\nstatic void ov2740_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov2740 *ov2740 = to_ov2740(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tv4l2_ctrl_handler_free(sd->ctrl_handler);\n\tpm_runtime_disable(&client->dev);\n\tmutex_destroy(&ov2740->mutex);\n}\n\nstatic int ov2740_nvmem_read(void *priv, unsigned int off, void *val,\n\t\t\t     size_t count)\n{\n\tstruct nvm_data *nvm = priv;\n\tstruct device *dev = regmap_get_device(nvm->regmap);\n\tstruct ov2740 *ov2740 = to_ov2740(dev_get_drvdata(dev));\n\tint ret = 0;\n\n\tmutex_lock(&ov2740->mutex);\n\n\tif (nvm->nvm_buffer) {\n\t\tmemcpy(val, nvm->nvm_buffer + off, count);\n\t\tgoto exit;\n\t}\n\n\tret = pm_runtime_resume_and_get(dev);\n\tif (ret < 0) {\n\t\tgoto exit;\n\t}\n\n\tret = ov2740_load_otp_data(nvm);\n\tif (!ret)\n\t\tmemcpy(val, nvm->nvm_buffer + off, count);\n\n\tpm_runtime_put(dev);\nexit:\n\tmutex_unlock(&ov2740->mutex);\n\treturn ret;\n}\n\nstatic int ov2740_register_nvmem(struct i2c_client *client,\n\t\t\t\t struct ov2740 *ov2740)\n{\n\tstruct nvm_data *nvm;\n\tstruct regmap_config regmap_config = { };\n\tstruct nvmem_config nvmem_config = { };\n\tstruct regmap *regmap;\n\tstruct device *dev = &client->dev;\n\n\tnvm = devm_kzalloc(dev, sizeof(*nvm), GFP_KERNEL);\n\tif (!nvm)\n\t\treturn -ENOMEM;\n\n\tregmap_config.val_bits = 8;\n\tregmap_config.reg_bits = 16;\n\tregmap_config.disable_locking = true;\n\tregmap = devm_regmap_init_i2c(client, &regmap_config);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tnvm->regmap = regmap;\n\n\tnvmem_config.name = dev_name(dev);\n\tnvmem_config.dev = dev;\n\tnvmem_config.read_only = true;\n\tnvmem_config.root_only = true;\n\tnvmem_config.owner = THIS_MODULE;\n\tnvmem_config.compat = true;\n\tnvmem_config.base_dev = dev;\n\tnvmem_config.reg_read = ov2740_nvmem_read;\n\tnvmem_config.reg_write = NULL;\n\tnvmem_config.priv = nvm;\n\tnvmem_config.stride = 1;\n\tnvmem_config.word_size = 1;\n\tnvmem_config.size = CUSTOMER_USE_OTP_SIZE;\n\n\tnvm->nvmem = devm_nvmem_register(dev, &nvmem_config);\n\tif (IS_ERR(nvm->nvmem))\n\t\treturn PTR_ERR(nvm->nvmem);\n\n\tov2740->nvm = nvm;\n\treturn 0;\n}\n\nstatic int ov2740_probe(struct i2c_client *client)\n{\n\tstruct device *dev = &client->dev;\n\tstruct ov2740 *ov2740;\n\tbool full_power;\n\tint ret;\n\n\tret = ov2740_check_hwcfg(&client->dev);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"failed to check HW configuration\\n\");\n\n\tov2740 = devm_kzalloc(&client->dev, sizeof(*ov2740), GFP_KERNEL);\n\tif (!ov2740)\n\t\treturn -ENOMEM;\n\n\tv4l2_i2c_subdev_init(&ov2740->sd, client, &ov2740_subdev_ops);\n\tfull_power = acpi_dev_state_d0(&client->dev);\n\tif (full_power) {\n\t\tret = ov2740_identify_module(ov2740);\n\t\tif (ret)\n\t\t\treturn dev_err_probe(dev, ret, \"failed to find sensor\\n\");\n\t}\n\n\tmutex_init(&ov2740->mutex);\n\tov2740->cur_mode = &supported_modes[0];\n\tret = ov2740_init_controls(ov2740);\n\tif (ret) {\n\t\tdev_err_probe(dev, ret, \"failed to init controls\\n\");\n\t\tgoto probe_error_v4l2_ctrl_handler_free;\n\t}\n\n\tov2740->sd.internal_ops = &ov2740_internal_ops;\n\tov2740->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\tov2740->sd.entity.ops = &ov2740_subdev_entity_ops;\n\tov2740->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\tov2740->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&ov2740->sd.entity, 1, &ov2740->pad);\n\tif (ret) {\n\t\tdev_err_probe(dev, ret, \"failed to init entity pads\\n\");\n\t\tgoto probe_error_v4l2_ctrl_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&ov2740->sd);\n\tif (ret < 0) {\n\t\tdev_err_probe(dev, ret, \"failed to register V4L2 subdev\\n\");\n\t\tgoto probe_error_media_entity_cleanup;\n\t}\n\n\tret = ov2740_register_nvmem(client, ov2740);\n\tif (ret)\n\t\tdev_warn(&client->dev, \"register nvmem failed, ret %d\\n\", ret);\n\n\t \n\tif (full_power)\n\t\tpm_runtime_set_active(&client->dev);\n\tpm_runtime_enable(&client->dev);\n\tpm_runtime_idle(&client->dev);\n\n\treturn 0;\n\nprobe_error_media_entity_cleanup:\n\tmedia_entity_cleanup(&ov2740->sd.entity);\n\nprobe_error_v4l2_ctrl_handler_free:\n\tv4l2_ctrl_handler_free(ov2740->sd.ctrl_handler);\n\tmutex_destroy(&ov2740->mutex);\n\n\treturn ret;\n}\n\nstatic DEFINE_SIMPLE_DEV_PM_OPS(ov2740_pm_ops, ov2740_suspend, ov2740_resume);\n\nstatic const struct acpi_device_id ov2740_acpi_ids[] = {\n\t{\"INT3474\"},\n\t{}\n};\n\nMODULE_DEVICE_TABLE(acpi, ov2740_acpi_ids);\n\nstatic struct i2c_driver ov2740_i2c_driver = {\n\t.driver = {\n\t\t.name = \"ov2740\",\n\t\t.pm = pm_sleep_ptr(&ov2740_pm_ops),\n\t\t.acpi_match_table = ov2740_acpi_ids,\n\t},\n\t.probe = ov2740_probe,\n\t.remove = ov2740_remove,\n\t.flags = I2C_DRV_ACPI_WAIVE_D0_PROBE,\n};\n\nmodule_i2c_driver(ov2740_i2c_driver);\n\nMODULE_AUTHOR(\"Qiu, Tianshu <tian.shu.qiu@intel.com>\");\nMODULE_AUTHOR(\"Shawn Tu\");\nMODULE_AUTHOR(\"Bingbu Cao <bingbu.cao@intel.com>\");\nMODULE_DESCRIPTION(\"OmniVision OV2740 sensor driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}