Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 15 02:23:43 2023
| Host         : DESKTOP-UB104BU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                23          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  2040        
TIMING-18  Warning           Missing input or output delay                              25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.880      -63.205                    105                78304        0.033        0.000                      0                78304        3.750        0.000                       0                  9695  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.880      -63.205                    105                78304        0.033        0.000                      0                78304        3.750        0.000                       0                  9695  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          105  Failing Endpoints,  Worst Slack       -0.880ns,  Total Violation      -63.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.880ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[5]_rep__5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 8.315ns (78.501%)  route 2.277ns (21.499%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.553     5.105    clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.631     6.191    vs0/pixel_addr_pika4_8
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.315 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.315    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.865    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.979    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.662     7.955    vs0_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.173 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    pixel_addr_pika4_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.693 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.171    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.295 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.295    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.193 r  vs0/pixel_addr_pika_reg[7]_i_1/O[1]
                         net (fo=13, routed)          0.504    15.697    pixel_addr_pika0__0[5]
    SLICE_X10Y24         FDRE                                         r  pixel_addr_pika_reg[5]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.437    14.809    clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  pixel_addr_pika_reg[5]_rep__5/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.215    14.817    pixel_addr_pika_reg[5]_rep__5
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 -0.880    

Slack (VIOLATED) :        -0.857ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 8.315ns (78.501%)  route 2.277ns (21.499%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.553     5.105    clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.631     6.191    vs0/pixel_addr_pika4_8
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.315 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.315    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.865    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.979    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.662     7.955    vs0_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.173 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    pixel_addr_pika4_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.693 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.171    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.295 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.295    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.193 r  vs0/pixel_addr_pika_reg[7]_i_1/O[1]
                         net (fo=13, routed)          0.504    15.697    pixel_addr_pika0__0[5]
    SLICE_X10Y24         FDRE                                         r  pixel_addr_pika_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.437    14.809    clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  pixel_addr_pika_reg[5]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.192    14.840    pixel_addr_pika_reg[5]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 -0.857    

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[7]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.530ns  (logic 8.296ns (78.786%)  route 2.234ns (21.214%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.553     5.105    clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.631     6.191    vs0/pixel_addr_pika4_8
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.315 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.315    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.865    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.979    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.662     7.955    vs0_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.173 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    pixel_addr_pika4_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.693 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.171    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.295 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.295    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    15.174 r  vs0/pixel_addr_pika_reg[7]_i_1/O[3]
                         net (fo=13, routed)          0.461    15.635    pixel_addr_pika0__0[7]
    SLICE_X11Y24         FDRE                                         r  pixel_addr_pika_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.437    14.809    clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  pixel_addr_pika_reg[7]_rep__0/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)       -0.244    14.788    pixel_addr_pika_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                 -0.846    

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[5]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 8.315ns (79.172%)  route 2.187ns (20.828%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.553     5.105    clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.631     6.191    vs0/pixel_addr_pika4_8
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.315 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.315    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.865    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.979    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.662     7.955    vs0_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.173 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    pixel_addr_pika4_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.693 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.171    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.295 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.295    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.193 r  vs0/pixel_addr_pika_reg[7]_i_1/O[1]
                         net (fo=13, routed)          0.414    15.607    pixel_addr_pika0__0[5]
    SLICE_X9Y26          FDRE                                         r  pixel_addr_pika_reg[5]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.438    14.810    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  pixel_addr_pika_reg[5]_rep__10/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.272    14.761    pixel_addr_pika_reg[5]_rep__10
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -15.607    
  -------------------------------------------------------------------
                         slack                                 -0.846    

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[7]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 8.296ns (78.905%)  route 2.218ns (21.095%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.553     5.105    clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.631     6.191    vs0/pixel_addr_pika4_8
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.315 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.315    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.865    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.979    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.662     7.955    vs0_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.173 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    pixel_addr_pika4_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.693 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.171    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.295 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.295    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    15.174 r  vs0/pixel_addr_pika_reg[7]_i_1/O[3]
                         net (fo=13, routed)          0.445    15.619    pixel_addr_pika0__0[7]
    SLICE_X9Y26          FDRE                                         r  pixel_addr_pika_reg[7]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.438    14.810    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  pixel_addr_pika_reg[7]_rep__6/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.257    14.776    pixel_addr_pika_reg[7]_rep__6
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (VIOLATED) :        -0.837ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[7]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 8.296ns (78.903%)  route 2.218ns (21.097%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.553     5.105    clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.631     6.191    vs0/pixel_addr_pika4_8
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.315 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.315    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.865    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.979    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.662     7.955    vs0_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.173 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    pixel_addr_pika4_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.693 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.171    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.295 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.295    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    15.174 r  vs0/pixel_addr_pika_reg[7]_i_1/O[3]
                         net (fo=13, routed)          0.445    15.619    pixel_addr_pika0__0[7]
    SLICE_X9Y26          FDRE                                         r  pixel_addr_pika_reg[7]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.438    14.810    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  pixel_addr_pika_reg[7]_rep__8/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.251    14.782    pixel_addr_pika_reg[7]_rep__8
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                 -0.837    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[5]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 8.315ns (78.881%)  route 2.226ns (21.119%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.553     5.105    clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.631     6.191    vs0/pixel_addr_pika4_8
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.315 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.315    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.865    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.979    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.662     7.955    vs0_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.173 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    pixel_addr_pika4_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.693 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.171    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.295 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.295    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.193 r  vs0/pixel_addr_pika_reg[7]_i_1/O[1]
                         net (fo=13, routed)          0.453    15.646    pixel_addr_pika0__0[5]
    SLICE_X9Y26          FDRE                                         r  pixel_addr_pika_reg[5]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.438    14.810    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  pixel_addr_pika_reg[5]_rep__4/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.219    14.814    pixel_addr_pika_reg[5]_rep__4
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -15.646    
  -------------------------------------------------------------------
                         slack                                 -0.832    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 8.296ns (78.905%)  route 2.218ns (21.095%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.553     5.105    clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.631     6.191    vs0/pixel_addr_pika4_8
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.315 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.315    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.865    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.979    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.662     7.955    vs0_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.173 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    pixel_addr_pika4_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.693 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.171    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.295 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.295    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    15.174 r  vs0/pixel_addr_pika_reg[7]_i_1/O[3]
                         net (fo=13, routed)          0.445    15.619    pixel_addr_pika0__0[7]
    SLICE_X9Y25          FDRE                                         r  pixel_addr_pika_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.436    14.808    clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  pixel_addr_pika_reg[7]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.244    14.787    pixel_addr_pika_reg[7]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.830ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[7]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 8.296ns (78.905%)  route 2.218ns (21.095%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.553     5.105    clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.631     6.191    vs0/pixel_addr_pika4_8
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.315 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.315    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.865    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.979    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.662     7.955    vs0_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.173 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    pixel_addr_pika4_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.693 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.171    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.295 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.295    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    15.174 r  vs0/pixel_addr_pika_reg[7]_i_1/O[3]
                         net (fo=13, routed)          0.445    15.619    pixel_addr_pika0__0[7]
    SLICE_X9Y26          FDRE                                         r  pixel_addr_pika_reg[7]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.438    14.810    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  pixel_addr_pika_reg[7]_rep__10/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.245    14.788    pixel_addr_pika_reg[7]_rep__10
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -15.619    
  -------------------------------------------------------------------
                         slack                                 -0.830    

Slack (VIOLATED) :        -0.830ns  (required time - arrival time)
  Source:                 jumping_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg[5]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.542ns  (logic 8.315ns (78.878%)  route 2.227ns (21.122%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.553     5.105    clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  jumping_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  jumping_reg[1]/Q
                         net (fo=39, routed)          0.631     6.191    vs0/pixel_addr_pika4_8
    SLICE_X13Y26         LUT4 (Prop_lut4_I3_O)        0.124     6.315 r  vs0/pixel_addr_pika4_i_23/O
                         net (fo=1, routed)           0.000     6.315    vs0/pixel_addr_pika4_i_23_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.865 r  vs0/pixel_addr_pika4_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.865    vs0/pixel_addr_pika4_i_3_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.979 r  vs0/pixel_addr_pika4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.979    vs0/pixel_addr_pika4_i_2_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.292 r  vs0/pixel_addr_pika4_i_1/O[3]
                         net (fo=6, routed)           0.662     7.955    vs0_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.173 r  pixel_addr_pika4/PCOUT[47]
                         net (fo=1, routed)           0.002    12.175    pixel_addr_pika4_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.693 r  pixel_addr_pika0/P[1]
                         net (fo=1, routed)           0.478    14.171    vs0/pixel_addr_pika_reg[13][1]
    SLICE_X11Y25         LUT2 (Prop_lut2_I1_O)        0.124    14.295 r  vs0/pixel_addr_pika[3]_i_5/O
                         net (fo=1, routed)           0.000    14.295    vs0/pixel_addr_pika[3]_i_5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.845 r  vs0/pixel_addr_pika_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.845    vs0/pixel_addr_pika_reg[3]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.193 r  vs0/pixel_addr_pika_reg[7]_i_1/O[1]
                         net (fo=13, routed)          0.453    15.646    pixel_addr_pika0__0[5]
    SLICE_X11Y27         FDRE                                         r  pixel_addr_pika_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.440    14.812    clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  pixel_addr_pika_reg[5]_rep__2/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.219    14.816    pixel_addr_pika_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -15.646    
  -------------------------------------------------------------------
                         slack                                 -0.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3328_3583_3_3/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.642     1.556    clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  pixel_addr_score_reg[3]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  pixel_addr_score_reg[3]_rep__18/Q
                         net (fo=128, routed)         0.145     1.842    ram6/RAM_reg_3328_3583_3_3/A3
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.915     2.073    ram6/RAM_reg_3328_3583_3_3/WCLK
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.505     1.569    
    SLICE_X30Y101        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.809    ram6/RAM_reg_3328_3583_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3328_3583_3_3/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.642     1.556    clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  pixel_addr_score_reg[3]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  pixel_addr_score_reg[3]_rep__18/Q
                         net (fo=128, routed)         0.145     1.842    ram6/RAM_reg_3328_3583_3_3/A3
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.915     2.073    ram6/RAM_reg_3328_3583_3_3/WCLK
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.505     1.569    
    SLICE_X30Y101        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.809    ram6/RAM_reg_3328_3583_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3328_3583_3_3/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.642     1.556    clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  pixel_addr_score_reg[3]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  pixel_addr_score_reg[3]_rep__18/Q
                         net (fo=128, routed)         0.145     1.842    ram6/RAM_reg_3328_3583_3_3/A3
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.915     2.073    ram6/RAM_reg_3328_3583_3_3/WCLK
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.505     1.569    
    SLICE_X30Y101        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.809    ram6/RAM_reg_3328_3583_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[3]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3328_3583_3_3/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.642     1.556    clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  pixel_addr_score_reg[3]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  pixel_addr_score_reg[3]_rep__18/Q
                         net (fo=128, routed)         0.145     1.842    ram6/RAM_reg_3328_3583_3_3/A3
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.915     2.073    ram6/RAM_reg_3328_3583_3_3/WCLK
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.505     1.569    
    SLICE_X30Y101        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.809    ram6/RAM_reg_3328_3583_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3328_3583_3_3/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.642     1.556    clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  pixel_addr_score_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  pixel_addr_score_reg[0]_rep__18/Q
                         net (fo=128, routed)         0.217     1.914    ram6/RAM_reg_3328_3583_3_3/A0
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.915     2.073    ram6/RAM_reg_3328_3583_3_3/WCLK
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.505     1.569    
    SLICE_X30Y101        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.879    ram6/RAM_reg_3328_3583_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3328_3583_3_3/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.642     1.556    clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  pixel_addr_score_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  pixel_addr_score_reg[0]_rep__18/Q
                         net (fo=128, routed)         0.217     1.914    ram6/RAM_reg_3328_3583_3_3/A0
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.915     2.073    ram6/RAM_reg_3328_3583_3_3/WCLK
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.505     1.569    
    SLICE_X30Y101        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.879    ram6/RAM_reg_3328_3583_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3328_3583_3_3/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.642     1.556    clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  pixel_addr_score_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  pixel_addr_score_reg[0]_rep__18/Q
                         net (fo=128, routed)         0.217     1.914    ram6/RAM_reg_3328_3583_3_3/A0
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.915     2.073    ram6/RAM_reg_3328_3583_3_3/WCLK
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.505     1.569    
    SLICE_X30Y101        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.879    ram6/RAM_reg_3328_3583_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[0]_rep__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3328_3583_3_3/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.642     1.556    clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  pixel_addr_score_reg[0]_rep__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  pixel_addr_score_reg[0]_rep__18/Q
                         net (fo=128, routed)         0.217     1.914    ram6/RAM_reg_3328_3583_3_3/A0
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.915     2.073    ram6/RAM_reg_3328_3583_3_3/WCLK
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.505     1.569    
    SLICE_X30Y101        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.879    ram6/RAM_reg_3328_3583_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[4]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3328_3583_3_3/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.642     1.556    clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  pixel_addr_score_reg[4]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  pixel_addr_score_reg[4]_rep__14/Q
                         net (fo=128, routed)         0.118     1.815    ram6/RAM_reg_3328_3583_3_3/A4
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.915     2.073    ram6/RAM_reg_3328_3583_3_3/WCLK
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.505     1.569    
    SLICE_X30Y101        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.769    ram6/RAM_reg_3328_3583_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_score_reg[4]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram6/RAM_reg_3328_3583_3_3/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.642     1.556    clk_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  pixel_addr_score_reg[4]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  pixel_addr_score_reg[4]_rep__14/Q
                         net (fo=128, routed)         0.118     1.815    ram6/RAM_reg_3328_3583_3_3/A4
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.915     2.073    ram6/RAM_reg_3328_3583_3_3/WCLK
    SLICE_X30Y101        RAMS64E                                      r  ram6/RAM_reg_3328_3583_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.505     1.569    
    SLICE_X30Y101        RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.769    ram6/RAM_reg_3328_3583_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y28  ram1/RAM_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y28  ram1/RAM_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y33  ram1/RAM_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y28  ram1/RAM_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y28  ram1/RAM_reg_0_127_0_0__1/HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 1.668ns (18.326%)  route 7.432ns (81.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          5.981     7.494    vs0/reset_n_IBUF
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.154     7.648 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.451     9.099    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 1.668ns (18.326%)  route 7.432ns (81.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          5.981     7.494    vs0/reset_n_IBUF
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.154     7.648 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.451     9.099    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  vs0/h_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 1.668ns (18.326%)  route 7.432ns (81.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          5.981     7.494    vs0/reset_n_IBUF
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.154     7.648 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.451     9.099    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  vs0/h_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 1.668ns (18.326%)  route 7.432ns (81.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          5.981     7.494    vs0/reset_n_IBUF
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.154     7.648 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.451     9.099    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  vs0/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.754ns  (logic 1.668ns (19.049%)  route 7.087ns (80.951%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          5.981     7.494    vs0/reset_n_IBUF
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.154     7.648 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.106     8.754    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/h_count_reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.754ns  (logic 1.668ns (19.049%)  route 7.087ns (80.951%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          5.981     7.494    vs0/reset_n_IBUF
    SLICE_X3Y34          LUT2 (Prop_lut2_I1_O)        0.154     7.648 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.106     8.754    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  vs0/h_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_count_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 1.638ns (18.817%)  route 7.065ns (81.183%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          5.841     7.355    vs0/reset_n_IBUF
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.479 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.224     8.702    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  vs0/v_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_count_reg_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 1.638ns (18.817%)  route 7.065ns (81.183%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          5.841     7.355    vs0/reset_n_IBUF
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.479 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.224     8.702    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  vs0/v_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_count_reg_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 1.638ns (18.817%)  route 7.065ns (81.183%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          5.841     7.355    vs0/reset_n_IBUF
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.479 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.224     8.702    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  vs0/v_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vs0/v_count_reg_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 1.638ns (18.817%)  route 7.065ns (81.183%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=25, routed)          5.841     7.355    vs0/reset_n_IBUF
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.479 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.224     8.702    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  vs0/v_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.265%)  route 0.171ns (54.735%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.171     0.312    vs0/pixel_tick
    SLICE_X3Y35          FDRE                                         r  vs0/h_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.265%)  route 0.171ns (54.735%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.171     0.312    vs0/pixel_tick
    SLICE_X3Y35          FDRE                                         r  vs0/h_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.265%)  route 0.171ns (54.735%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.171     0.312    vs0/pixel_tick
    SLICE_X3Y35          FDRE                                         r  vs0/h_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/h_count_reg_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.265%)  route 0.171ns (54.735%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.171     0.312    vs0/pixel_tick
    SLICE_X3Y35          FDRE                                         r  vs0/h_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.494%)  route 0.138ns (42.506%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[7]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=30, routed)          0.138     0.279    vs0/v_count_reg_reg[9]_0[6]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.045     0.324 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     0.324    vs0/p_0_in__0_0[9]
    SLICE_X3Y32          FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.948%)  route 0.153ns (45.052%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=35, routed)          0.153     0.294    vs0/v_count_reg_reg[9]_0[4]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.339 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.339    vs0/p_0_in__0_0[5]
    SLICE_X3Y30          FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[1]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=34, routed)          0.180     0.321    vs0/v_count_reg_reg[9]_0[0]
    SLICE_X3Y31          LUT4 (Prop_lut4_I2_O)        0.042     0.363 r  vs0/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    vs0/p_0_in__0_0[3]
    SLICE_X3Y31          FDRE                                         r  vs0/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/mod2_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.179     0.320    vs0/pixel_tick
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.045     0.365 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     0.365    vs0/mod2_reg_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.832%)  route 0.180ns (49.168%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[5]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=35, routed)          0.180     0.321    vs0/v_count_reg_reg[9]_0[4]
    SLICE_X3Y31          LUT4 (Prop_lut4_I0_O)        0.045     0.366 r  vs0/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.366    vs0/p_0_in__0_0[7]
    SLICE_X3Y31          FDRE                                         r  vs0/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs0/v_count_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[1]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=34, routed)          0.180     0.321    vs0/v_count_reg_reg[9]_0[0]
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  vs0/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    vs0/p_0_in__0_0[1]
    SLICE_X3Y31          FDRE                                         r  vs0/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 is_smashing_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.504ns  (logic 3.995ns (53.246%)  route 3.508ns (46.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.628     5.180    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  is_smashing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  is_smashing_reg/Q
                         net (fo=35, routed)          3.508     9.144    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539    12.684 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.684    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.774ns  (logic 3.987ns (58.856%)  route 2.787ns (41.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.787     8.364    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.531    11.895 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.895    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 3.996ns (59.979%)  route 2.666ns (40.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.666     8.243    VGA_BLUE_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         3.540    11.783 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.783    VGA_BLUE[3]
    U17                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.514ns  (logic 3.987ns (61.203%)  route 2.527ns (38.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.527     8.103    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         3.531    11.634 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.634    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 3.987ns (61.721%)  route 2.473ns (38.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.568     5.120    clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.473     8.049    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         3.531    11.580 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.580    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.409ns  (logic 3.980ns (62.092%)  route 2.430ns (37.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.430     8.004    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         3.524    11.528 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.528    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.397ns  (logic 3.974ns (62.116%)  route 2.424ns (37.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.567     5.119    clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.424     7.998    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.518    11.516 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.516    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 3.999ns (63.148%)  route 2.334ns (36.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           2.334     7.911    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         3.543    11.454 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.454    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.313ns  (logic 4.002ns (63.392%)  route 2.311ns (36.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.311     7.888    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         3.546    11.434 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.434    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.303ns  (logic 3.982ns (63.177%)  route 2.321ns (36.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.569     5.121    clk_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.321     7.898    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.526    11.424 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.424    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.382ns (70.814%)  route 0.570ns (29.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.570     2.190    VGA_GREEN_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         1.241     3.431 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.431    VGA_GREEN[1]
    R13                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.386ns (70.078%)  route 0.592ns (29.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.592     2.212    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.245     3.457 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.457    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.368ns (67.789%)  route 0.650ns (32.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.650     2.272    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.499 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.499    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.367ns (67.696%)  route 0.652ns (32.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.652     2.273    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         1.226     3.499 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.499    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.388ns (68.334%)  route 0.643ns (31.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.643     2.264    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.247     3.511 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.511    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.385ns (68.064%)  route 0.650ns (31.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.567     1.480    clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.650     2.271    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         1.244     3.515 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.515    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.373ns (66.236%)  route 0.700ns (33.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.700     2.320    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         1.232     3.553 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.553    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.360ns (65.331%)  route 0.722ns (34.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.722     2.341    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.560 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.560    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.365ns (65.208%)  route 0.729ns (34.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.729     2.348    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         1.224     3.572 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.572    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.373ns (65.305%)  route 0.729ns (34.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X15Y38         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.729     2.350    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         1.232     3.581 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.581    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         10594 Endpoints
Min Delay         10594 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram2/RAM_reg_256_511_3_3/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.808ns  (logic 1.664ns (6.988%)  route 22.145ns (93.012%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        18.718    20.258    ram2/usr_sw_IBUF[0]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    20.382 r  ram2/RAM_reg_256_511_0_0_i_1__0/O
                         net (fo=48, routed)          3.427    23.808    ram2/RAM_reg_256_511_3_3/WE
    SLICE_X56Y98         RAMS64E                                      r  ram2/RAM_reg_256_511_3_3/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.441     4.812    ram2/RAM_reg_256_511_3_3/WCLK
    SLICE_X56Y98         RAMS64E                                      r  ram2/RAM_reg_256_511_3_3/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram2/RAM_reg_256_511_3_3/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.808ns  (logic 1.664ns (6.988%)  route 22.145ns (93.012%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        18.718    20.258    ram2/usr_sw_IBUF[0]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    20.382 r  ram2/RAM_reg_256_511_0_0_i_1__0/O
                         net (fo=48, routed)          3.427    23.808    ram2/RAM_reg_256_511_3_3/WE
    SLICE_X56Y98         RAMS64E                                      r  ram2/RAM_reg_256_511_3_3/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.441     4.812    ram2/RAM_reg_256_511_3_3/WCLK
    SLICE_X56Y98         RAMS64E                                      r  ram2/RAM_reg_256_511_3_3/RAMS64E_B/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram2/RAM_reg_256_511_3_3/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.808ns  (logic 1.664ns (6.988%)  route 22.145ns (93.012%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        18.718    20.258    ram2/usr_sw_IBUF[0]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    20.382 r  ram2/RAM_reg_256_511_0_0_i_1__0/O
                         net (fo=48, routed)          3.427    23.808    ram2/RAM_reg_256_511_3_3/WE
    SLICE_X56Y98         RAMS64E                                      r  ram2/RAM_reg_256_511_3_3/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.441     4.812    ram2/RAM_reg_256_511_3_3/WCLK
    SLICE_X56Y98         RAMS64E                                      r  ram2/RAM_reg_256_511_3_3/RAMS64E_C/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram2/RAM_reg_256_511_3_3/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.808ns  (logic 1.664ns (6.988%)  route 22.145ns (93.012%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        18.718    20.258    ram2/usr_sw_IBUF[0]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    20.382 r  ram2/RAM_reg_256_511_0_0_i_1__0/O
                         net (fo=48, routed)          3.427    23.808    ram2/RAM_reg_256_511_3_3/WE
    SLICE_X56Y98         RAMS64E                                      r  ram2/RAM_reg_256_511_3_3/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.441     4.812    ram2/RAM_reg_256_511_3_3/WCLK
    SLICE_X56Y98         RAMS64E                                      r  ram2/RAM_reg_256_511_3_3/RAMS64E_D/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram2/RAM_reg_7168_7423_4_4/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.796ns  (logic 2.016ns (8.470%)  route 21.781ns (91.530%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        17.312    18.852    ram2/usr_sw_IBUF[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.150    19.002 f  ram2/RAM_reg_4864_5119_0_0_i_2__0/O
                         net (fo=7, routed)           0.330    19.332    ram2/RAM_reg_4864_5119_0_0_i_2__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.658 r  ram2/RAM_reg_7168_7423_0_0_i_1__0/O
                         net (fo=48, routed)          4.138    23.796    ram2/RAM_reg_7168_7423_4_4/WE
    SLICE_X52Y94         RAMS64E                                      r  ram2/RAM_reg_7168_7423_4_4/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.439     4.810    ram2/RAM_reg_7168_7423_4_4/WCLK
    SLICE_X52Y94         RAMS64E                                      r  ram2/RAM_reg_7168_7423_4_4/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram2/RAM_reg_7168_7423_4_4/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.796ns  (logic 2.016ns (8.470%)  route 21.781ns (91.530%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        17.312    18.852    ram2/usr_sw_IBUF[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.150    19.002 f  ram2/RAM_reg_4864_5119_0_0_i_2__0/O
                         net (fo=7, routed)           0.330    19.332    ram2/RAM_reg_4864_5119_0_0_i_2__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.658 r  ram2/RAM_reg_7168_7423_0_0_i_1__0/O
                         net (fo=48, routed)          4.138    23.796    ram2/RAM_reg_7168_7423_4_4/WE
    SLICE_X52Y94         RAMS64E                                      r  ram2/RAM_reg_7168_7423_4_4/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.439     4.810    ram2/RAM_reg_7168_7423_4_4/WCLK
    SLICE_X52Y94         RAMS64E                                      r  ram2/RAM_reg_7168_7423_4_4/RAMS64E_B/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram2/RAM_reg_7168_7423_4_4/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.796ns  (logic 2.016ns (8.470%)  route 21.781ns (91.530%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        17.312    18.852    ram2/usr_sw_IBUF[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.150    19.002 f  ram2/RAM_reg_4864_5119_0_0_i_2__0/O
                         net (fo=7, routed)           0.330    19.332    ram2/RAM_reg_4864_5119_0_0_i_2__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.658 r  ram2/RAM_reg_7168_7423_0_0_i_1__0/O
                         net (fo=48, routed)          4.138    23.796    ram2/RAM_reg_7168_7423_4_4/WE
    SLICE_X52Y94         RAMS64E                                      r  ram2/RAM_reg_7168_7423_4_4/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.439     4.810    ram2/RAM_reg_7168_7423_4_4/WCLK
    SLICE_X52Y94         RAMS64E                                      r  ram2/RAM_reg_7168_7423_4_4/RAMS64E_C/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram2/RAM_reg_7168_7423_4_4/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.796ns  (logic 2.016ns (8.470%)  route 21.781ns (91.530%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        17.312    18.852    ram2/usr_sw_IBUF[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.150    19.002 f  ram2/RAM_reg_4864_5119_0_0_i_2__0/O
                         net (fo=7, routed)           0.330    19.332    ram2/RAM_reg_4864_5119_0_0_i_2__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.326    19.658 r  ram2/RAM_reg_7168_7423_0_0_i_1__0/O
                         net (fo=48, routed)          4.138    23.796    ram2/RAM_reg_7168_7423_4_4/WE
    SLICE_X52Y94         RAMS64E                                      r  ram2/RAM_reg_7168_7423_4_4/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.439     4.810    ram2/RAM_reg_7168_7423_4_4/WCLK
    SLICE_X52Y94         RAMS64E                                      r  ram2/RAM_reg_7168_7423_4_4/RAMS64E_D/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram2/RAM_reg_5632_5887_10_10/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.703ns  (logic 2.016ns (8.504%)  route 21.687ns (91.496%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        17.312    18.852    ram2/usr_sw_IBUF[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.150    19.002 f  ram2/RAM_reg_4864_5119_0_0_i_2__0/O
                         net (fo=7, routed)           1.216    20.218    ram2/RAM_reg_4864_5119_0_0_i_2__0_n_0
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.326    20.544 r  ram2/RAM_reg_5632_5887_0_0_i_1__0/O
                         net (fo=48, routed)          3.159    23.703    ram2/RAM_reg_5632_5887_10_10/WE
    SLICE_X30Y59         RAMS64E                                      r  ram2/RAM_reg_5632_5887_10_10/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.430     4.801    ram2/RAM_reg_5632_5887_10_10/WCLK
    SLICE_X30Y59         RAMS64E                                      r  ram2/RAM_reg_5632_5887_10_10/RAMS64E_A/CLK

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            ram2/RAM_reg_5632_5887_10_10/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.703ns  (logic 2.016ns (8.504%)  route 21.687ns (91.496%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  usr_sw_IBUF[3]_inst/O
                         net (fo=251, routed)        17.312    18.852    ram2/usr_sw_IBUF[0]
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.150    19.002 f  ram2/RAM_reg_4864_5119_0_0_i_2__0/O
                         net (fo=7, routed)           1.216    20.218    ram2/RAM_reg_4864_5119_0_0_i_2__0_n_0
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.326    20.544 r  ram2/RAM_reg_5632_5887_0_0_i_1__0/O
                         net (fo=48, routed)          3.159    23.703    ram2/RAM_reg_5632_5887_10_10/WE
    SLICE_X30Y59         RAMS64E                                      r  ram2/RAM_reg_5632_5887_10_10/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        1.430     4.801    ram2/RAM_reg_5632_5887_10_10/WCLK
    SLICE_X30Y59         RAMS64E                                      r  ram2/RAM_reg_5632_5887_10_10/RAMS64E_B/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.252%)  route 0.493ns (77.748%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[3]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=70, routed)          0.493     0.634    pixel_x[3]
    SLICE_X9Y29          FDRE                                         r  pixel_addr_bg_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.827     1.985    clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  pixel_addr_bg_reg[2]_rep/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.486%)  route 0.547ns (79.514%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.547     0.688    pixel_tick
    SLICE_X13Y38         FDRE                                         r  rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.836     1.994    clk_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.486%)  route 0.547ns (79.514%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.547     0.688    pixel_tick
    SLICE_X13Y38         FDRE                                         r  rgb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.836     1.994    clk_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cloud2_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.227ns (32.049%)  route 0.481ns (67.951%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[3]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=36, routed)          0.175     0.303    vs0/v_count_reg_reg[9]_0[2]
    SLICE_X5Y32          LUT6 (Prop_lut6_I4_O)        0.099     0.402 r  vs0/pixel_addr_cloud2_reg_i_1/O
                         net (fo=2, routed)           0.306     0.708    p_76_in
    DSP48_X0Y12          DSP48E1                                      r  pixel_addr_cloud2_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.918     2.076    clk_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  pixel_addr_cloud2_reg/CLK

Slack:                    inf
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.256ns (35.295%)  route 0.469ns (64.705%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  vs0/h_count_reg_reg[7]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=61, routed)          0.469     0.610    vs0/pixel_x[7]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.045     0.655 r  vs0/pixel_addr_bg[9]_i_4/O
                         net (fo=1, routed)           0.000     0.655    vs0/pixel_addr_bg[9]_i_4_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.725 r  vs0/pixel_addr_bg_reg[9]_i_1/O[0]
                         net (fo=2, routed)           0.000     0.725    pixel_addr_bg0[6]
    SLICE_X5Y25          FDRE                                         r  pixel_addr_bg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.850     2.008    clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  pixel_addr_bg_reg[6]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_bg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.265ns (36.289%)  route 0.465ns (63.711%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[1]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=34, routed)          0.465     0.606    vs0/v_count_reg_reg[9]_0[0]
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.730 r  vs0/pixel_addr_bg_reg[9]_i_1/O[1]
                         net (fo=2, routed)           0.000     0.730    pixel_addr_bg0[7]
    SLICE_X5Y25          FDRE                                         r  pixel_addr_bg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.850     2.008    clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  pixel_addr_bg_reg[7]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.028%)  route 0.600ns (80.972%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.600     0.741    pixel_tick
    SLICE_X13Y37         FDRE                                         r  rgb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.141ns (19.028%)  route 0.600ns (80.972%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.600     0.741    pixel_tick
    SLICE_X13Y37         FDRE                                         r  rgb_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.834     1.992    clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_addr_cloud2_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.906%)  route 0.605ns (81.094%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  vs0/v_count_reg_reg[4]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=32, routed)          0.605     0.746    pixel_y[4]
    DSP48_X0Y12          DSP48E1                                      r  pixel_addr_cloud2_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.918     2.076    clk_IBUF_BUFG
    DSP48_X0Y12          DSP48E1                                      r  pixel_addr_cloud2_reg/CLK

Slack:                    inf
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.616%)  route 0.616ns (81.384%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  vs0/mod2_reg_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.616     0.757    pixel_tick
    SLICE_X13Y40         FDRE                                         r  rgb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9694, routed)        0.837     1.995    clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  rgb_reg_reg[4]/C





