# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {F:/Verilog Projects/DLD-CA/CA 1 & 2/Q4-NAND-Test.v} 
