{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602561395127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602561395127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 12 22:56:34 2020 " "Processing started: Mon Oct 12 22:56:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602561395127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602561395127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rom_ext -c rom_ext " "Command: quartus_map --read_settings_files=on --write_settings_files=off rom_ext -c rom_ext" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602561395137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602561396347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602561396347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_ext-arqrom " "Found design unit 1: rom_ext-arqrom" {  } { { "rom_ext.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/rom_ext.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602561442644 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_ext " "Found entity 1: rom_ext" {  } { { "rom_ext.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/rom_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602561442644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602561442644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta-arqcont " "Found design unit 1: conta-arqcont" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/conta.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602561442654 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta " "Found entity 1: conta" {  } { { "conta.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/conta.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602561442654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602561442654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/relojlento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602561442664 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/relojlento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602561442664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602561442664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crom-arqcrom " "Found design unit 1: crom-arqcrom" {  } { { "crom.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/crom.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602561442664 ""} { "Info" "ISGN_ENTITY_NAME" "1 crom " "Found entity 1: crom" {  } { { "crom.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/crom.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602561442664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602561442664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "crom " "Elaborating entity \"crom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602561442777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u1 A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:u1\"" {  } { { "crom.vhd" "u1" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/crom.vhd" 13 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602561442785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "conta conta:u2 A:arqcont " "Elaborating entity \"conta\" using architecture \"A:arqcont\" for hierarchy \"conta:u2\"" {  } { { "crom.vhd" "u2" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/crom.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602561442787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rom_ext rom_ext:u3 A:arqrom " "Elaborating entity \"rom_ext\" using architecture \"A:arqrom\" for hierarchy \"rom_ext:u3\"" {  } { { "crom.vhd" "u3" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/crom.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602561442795 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom rom_ext.vhd(14) " "VHDL Signal Declaration warning at rom_ext.vhd(14): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom_ext.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/rom_ext.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602561442797 "|crom|rom_ext:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom rom_ext.vhd(23) " "VHDL Process Statement warning at rom_ext.vhd(23): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_ext.vhd" "" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/rom_ext.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1602561442797 "|crom|rom_ext:u3"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "rom_ext:u3\|mem_rom " "RAM logic \"rom_ext:u3\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "rom_ext.vhd" "mem_rom" { Text "C:/Users/Sergio/Desktop/VLSI/Proyectos/Proyecto3/ROM_EXT/rom_ext.vhd" 14 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1602561443733 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1602561443733 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602561445285 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602561447425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602561447425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602561447635 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602561447635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602561447635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602561447635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602561447736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 22:57:27 2020 " "Processing ended: Mon Oct 12 22:57:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602561447736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602561447736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602561447736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602561447736 ""}
