module simple_arbiter (
  input r_0,
  input r_1,
  output reg g_0,
  output reg g_1
);
  reg l0;
  initial begin
    l0 = 0;
  end
  assign g_0 = !l0;
  assign g_1 = l0;
  always @(posedge $global_clock) begin
    l0 <= !l0;
  end
endmodule