
Projeto 2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  000009d8  00000a6c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000009d8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000025  00800102  00800102  00000a6e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a6e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000aa0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c0  00000000  00000000  00000ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001969  00000000  00000000  00000ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b77  00000000  00000000  00002609  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000fdf  00000000  00000000  00003180  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003cc  00000000  00000000  00004160  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000082c  00000000  00000000  0000452c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000dbd  00000000  00000000  00004d58  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000180  00000000  00000000  00005b15  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 43 00 	jmp	0x86	; 0x86 <__ctors_end>
   4:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
   8:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
   c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  10:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  14:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  18:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  1c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  20:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  24:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  28:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  2c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  30:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  34:	0c 94 c0 03 	jmp	0x780	; 0x780 <__vector_13>
  38:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  3c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  40:	0c 94 db 03 	jmp	0x7b6	; 0x7b6 <__vector_16>
  44:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  48:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  4c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  50:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  54:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  58:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  5c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  60:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  64:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__bad_interrupt>
  68:	36 03       	mulsu	r19, r22
  6a:	39 03       	fmul	r19, r17
  6c:	42 03       	mulsu	r20, r18
  6e:	4b 03       	fmul	r20, r19
  70:	54 03       	mulsu	r21, r20
  72:	5d 03       	fmul	r21, r21
  74:	66 03       	mulsu	r22, r22
  76:	70 03       	mulsu	r23, r16
  78:	7a 03       	fmul	r23, r18
  7a:	84 03       	fmuls	r16, r20
  7c:	8e 03       	fmulsu	r16, r22
  7e:	98 03       	fmulsu	r17, r16
  80:	a2 03       	fmuls	r18, r18
  82:	ac 03       	fmulsu	r18, r20
  84:	b6 03       	fmuls	r19, r22

00000086 <__ctors_end>:
  86:	11 24       	eor	r1, r1
  88:	1f be       	out	0x3f, r1	; 63
  8a:	cf ef       	ldi	r28, 0xFF	; 255
  8c:	d8 e0       	ldi	r29, 0x08	; 8
  8e:	de bf       	out	0x3e, r29	; 62
  90:	cd bf       	out	0x3d, r28	; 61

00000092 <__do_copy_data>:
  92:	11 e0       	ldi	r17, 0x01	; 1
  94:	a0 e0       	ldi	r26, 0x00	; 0
  96:	b1 e0       	ldi	r27, 0x01	; 1
  98:	e8 ed       	ldi	r30, 0xD8	; 216
  9a:	f9 e0       	ldi	r31, 0x09	; 9
  9c:	02 c0       	rjmp	.+4      	; 0xa2 <__do_copy_data+0x10>
  9e:	05 90       	lpm	r0, Z+
  a0:	0d 92       	st	X+, r0
  a2:	a2 30       	cpi	r26, 0x02	; 2
  a4:	b1 07       	cpc	r27, r17
  a6:	d9 f7       	brne	.-10     	; 0x9e <__do_copy_data+0xc>

000000a8 <__do_clear_bss>:
  a8:	21 e0       	ldi	r18, 0x01	; 1
  aa:	a2 e0       	ldi	r26, 0x02	; 2
  ac:	b1 e0       	ldi	r27, 0x01	; 1
  ae:	01 c0       	rjmp	.+2      	; 0xb2 <.do_clear_bss_start>

000000b0 <.do_clear_bss_loop>:
  b0:	1d 92       	st	X+, r1

000000b2 <.do_clear_bss_start>:
  b2:	a7 32       	cpi	r26, 0x27	; 39
  b4:	b2 07       	cpc	r27, r18
  b6:	e1 f7       	brne	.-8      	; 0xb0 <.do_clear_bss_loop>
  b8:	0e 94 0b 03 	call	0x616	; 0x616 <main>
  bc:	0c 94 ea 04 	jmp	0x9d4	; 0x9d4 <_exit>

000000c0 <__bad_interrupt>:
  c0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000c4 <ads1115_write_register>:
/*!
    @brief  write register of ADC
*/
/**************************************************************************/
uint8_t ads1115_write_register(uint8_t addr, uint8_t reg, uint16_t data)
{
  c4:	1f 93       	push	r17
  c6:	cf 93       	push	r28
  c8:	df 93       	push	r29
  ca:	16 2f       	mov	r17, r22
  cc:	c4 2f       	mov	r28, r20
  ce:	d5 2f       	mov	r29, r21
	i2c_start_wait((addr << 1) + I2C_WRITE);
  d0:	88 0f       	add	r24, r24
  d2:	0e 94 28 04 	call	0x850	; 0x850 <i2c_start_wait>
	i2c_write((uint8_t)reg);
  d6:	81 2f       	mov	r24, r17
  d8:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <i2c_write>
	i2c_write((uint8_t)(data >> 8));
  dc:	8d 2f       	mov	r24, r29
  de:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <i2c_write>
	i2c_write((uint8_t)(data & 0xFF));
  e2:	8c 2f       	mov	r24, r28
  e4:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <i2c_write>
	i2c_stop();
  e8:	0e 94 52 04 	call	0x8a4	; 0x8a4 <i2c_stop>
	
	return 0;
}
  ec:	80 e0       	ldi	r24, 0x00	; 0
  ee:	df 91       	pop	r29
  f0:	cf 91       	pop	r28
  f2:	1f 91       	pop	r17
  f4:	08 95       	ret

000000f6 <ads1115_read_register>:
/*!
    @brief  read register from ADC
*/
/**************************************************************************/
uint16_t ads1115_read_register(uint8_t addr, uint8_t reg)
{
  f6:	cf 93       	push	r28
  f8:	df 93       	push	r29
  fa:	d6 2f       	mov	r29, r22
	i2c_start_wait((addr << 1) + I2C_WRITE);
  fc:	c8 2f       	mov	r28, r24
  fe:	cc 0f       	add	r28, r28
 100:	8c 2f       	mov	r24, r28
 102:	0e 94 28 04 	call	0x850	; 0x850 <i2c_start_wait>
	i2c_write(reg);
 106:	8d 2f       	mov	r24, r29
 108:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <i2c_write>
	i2c_stop();
 10c:	0e 94 52 04 	call	0x8a4	; 0x8a4 <i2c_stop>
	
	i2c_rep_start((addr << 1) + I2C_READ);
 110:	81 e0       	ldi	r24, 0x01	; 1
 112:	8c 0f       	add	r24, r28
 114:	0e 94 4f 04 	call	0x89e	; 0x89e <i2c_rep_start>
	uint8_t msb = i2c_readAck();
 118:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <i2c_readAck>
 11c:	c8 2f       	mov	r28, r24
	uint8_t lsb = i2c_readNak();
 11e:	0e 94 76 04 	call	0x8ec	; 0x8ec <i2c_readNak>
 122:	d8 2f       	mov	r29, r24
	i2c_stop();
 124:	0e 94 52 04 	call	0x8a4	; 0x8a4 <i2c_stop>
	
	uint16_t data = (msb << 8 | lsb);
 128:	8c 2f       	mov	r24, r28
 12a:	90 e0       	ldi	r25, 0x00	; 0
 12c:	98 2f       	mov	r25, r24
 12e:	88 27       	eor	r24, r24
	return data;
}
 130:	8d 2b       	or	r24, r29
 132:	df 91       	pop	r29
 134:	cf 91       	pop	r28
 136:	08 95       	ret

00000138 <ads1115_readADC_SingleEnded>:
/*!
    @brief  read raw data from one channel of ADC
*/
/**************************************************************************/
uint16_t ads1115_readADC_SingleEnded(uint8_t addr, uint8_t channel, ads1115_datarate dr, ads1115_fsr_gain gain)
{
 138:	cf 93       	push	r28
	// Check channel number
	if(channel > 3)
 13a:	64 30       	cpi	r22, 0x04	; 4
 13c:	38 f5       	brcc	.+78     	; 0x18c <ads1115_readADC_SingleEnded+0x54>
				 ADS1115_COMP_LAT_NonLatching |
				 ADS1115_COMP_POL_3_ACTIVELOW |	
				 ADS1115_COMP_MODE_TRADITIONAL | 
				 dr |
				 //DR_128SPS |
				 ADS1115_MODE_SINGLE | 
 13e:	43 60       	ori	r20, 0x03	; 3
 140:	24 2b       	or	r18, r20
	if(channel > 3)
	{
		return 0;
	}
	
	uint16_t adc_config = ADS1115_COMP_QUE_DIS	|
 142:	a9 01       	movw	r20, r18
 144:	51 60       	ori	r21, 0x01	; 1
				 //DR_128SPS |
				 ADS1115_MODE_SINGLE | 
				 gain;
				 //FSR_6_144;
	
	if(channel == 0)
 146:	61 11       	cpse	r22, r1
 148:	03 c0       	rjmp	.+6      	; 0x150 <ads1115_readADC_SingleEnded+0x18>
	{
		adc_config |= ADS1115_MUX_AIN0_GND;
 14a:	a9 01       	movw	r20, r18
 14c:	51 64       	ori	r21, 0x41	; 65
 14e:	0e c0       	rjmp	.+28     	; 0x16c <ads1115_readADC_SingleEnded+0x34>
	} 
	else if(channel == 1)
 150:	61 30       	cpi	r22, 0x01	; 1
 152:	19 f4       	brne	.+6      	; 0x15a <ads1115_readADC_SingleEnded+0x22>
	{
		adc_config |= ADS1115_MUX_AIN1_GND;
 154:	a9 01       	movw	r20, r18
 156:	51 65       	ori	r21, 0x51	; 81
 158:	09 c0       	rjmp	.+18     	; 0x16c <ads1115_readADC_SingleEnded+0x34>
	} 
	else if(channel == 2)
 15a:	62 30       	cpi	r22, 0x02	; 2
 15c:	19 f4       	brne	.+6      	; 0x164 <ads1115_readADC_SingleEnded+0x2c>
	{
		adc_config |= ADS1115_MUX_AIN2_GND;
 15e:	a9 01       	movw	r20, r18
 160:	51 66       	ori	r21, 0x61	; 97
 162:	04 c0       	rjmp	.+8      	; 0x16c <ads1115_readADC_SingleEnded+0x34>
	} 
	else if(channel == 3)
 164:	63 30       	cpi	r22, 0x03	; 3
 166:	11 f4       	brne	.+4      	; 0x16c <ads1115_readADC_SingleEnded+0x34>
	{
		adc_config |= ADS1115_MUX_AIN3_GND;
 168:	a9 01       	movw	r20, r18
 16a:	51 67       	ori	r21, 0x71	; 113
 16c:	c8 2f       	mov	r28, r24
	}
	
	adc_config |= ADS1115_OS_SINGLE;	
 16e:	50 68       	ori	r21, 0x80	; 128
	
	ads1115_write_register(addr, ADS1115_REG_CONFIG, adc_config);
 170:	61 e0       	ldi	r22, 0x01	; 1
 172:	0e 94 62 00 	call	0xc4	; 0xc4 <ads1115_write_register>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 176:	8f ec       	ldi	r24, 0xCF	; 207
 178:	97 e0       	ldi	r25, 0x07	; 7
 17a:	01 97       	sbiw	r24, 0x01	; 1
 17c:	f1 f7       	brne	.-4      	; 0x17a <ads1115_readADC_SingleEnded+0x42>
 17e:	00 c0       	rjmp	.+0      	; 0x180 <ads1115_readADC_SingleEnded+0x48>
 180:	00 00       	nop
	_delay_ms(8);
	
	return ads1115_read_register(addr, ADS1115_REG_CONVERSION) >> 0;
 182:	60 e0       	ldi	r22, 0x00	; 0
 184:	8c 2f       	mov	r24, r28
 186:	0e 94 7b 00 	call	0xf6	; 0xf6 <ads1115_read_register>
 18a:	02 c0       	rjmp	.+4      	; 0x190 <ads1115_readADC_SingleEnded+0x58>
uint16_t ads1115_readADC_SingleEnded(uint8_t addr, uint8_t channel, ads1115_datarate dr, ads1115_fsr_gain gain)
{
	// Check channel number
	if(channel > 3)
	{
		return 0;
 18c:	80 e0       	ldi	r24, 0x00	; 0
 18e:	90 e0       	ldi	r25, 0x00	; 0
	
	ads1115_write_register(addr, ADS1115_REG_CONFIG, adc_config);
	_delay_ms(8);
	
	return ads1115_read_register(addr, ADS1115_REG_CONVERSION) >> 0;
}
 190:	cf 91       	pop	r28
 192:	08 95       	ret

00000194 <set_pwm_pb3>:
}
// Função para receber um caractere pela porta serial
unsigned char serialReceive() {
	while (!(UCSR0A & (1 << RXC0)));
	return UDR0;
}
 194:	e0 eb       	ldi	r30, 0xB0	; 176
 196:	f0 e0       	ldi	r31, 0x00	; 0
 198:	90 81       	ld	r25, Z
 19a:	93 68       	ori	r25, 0x83	; 131
 19c:	90 83       	st	Z, r25
 19e:	97 e2       	ldi	r25, 0x27	; 39
 1a0:	90 93 b1 00 	sts	0x00B1, r25	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
 1a4:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
 1a8:	08 95       	ret

000001aa <clr_pwm_pb3>:
 1aa:	83 e0       	ldi	r24, 0x03	; 3
 1ac:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
 1b0:	87 e2       	ldi	r24, 0x27	; 39
 1b2:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
 1b6:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
 1ba:	08 95       	ret

000001bc <inicio>:
 1bc:	85 b1       	in	r24, 0x05	; 5
 1be:	80 62       	ori	r24, 0x20	; 32
 1c0:	85 b9       	out	0x05, r24	; 5
 1c2:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 1c6:	83 35       	cpi	r24, 0x53	; 83
 1c8:	51 f4       	brne	.+20     	; 0x1de <inicio+0x22>
 1ca:	85 b1       	in	r24, 0x05	; 5
 1cc:	8f 7d       	andi	r24, 0xDF	; 223
 1ce:	85 b9       	out	0x05, r24	; 5
 1d0:	85 b1       	in	r24, 0x05	; 5
 1d2:	81 60       	ori	r24, 0x01	; 1
 1d4:	85 b9       	out	0x05, r24	; 5
 1d6:	81 e0       	ldi	r24, 0x01	; 1
 1d8:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 1dc:	08 95       	ret
 1de:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <estado>
 1e2:	08 95       	ret

000001e4 <produto>:
 1e4:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 1e8:	80 35       	cpi	r24, 0x50	; 80
 1ea:	09 f0       	breq	.+2      	; 0x1ee <produto+0xa>
 1ec:	49 c0       	rjmp	.+146    	; 0x280 <produto+0x9c>
 1ee:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 1f2:	81 33       	cpi	r24, 0x31	; 49
 1f4:	81 f4       	brne	.+32     	; 0x216 <produto+0x32>
 1f6:	82 e0       	ldi	r24, 0x02	; 2
 1f8:	90 e0       	ldi	r25, 0x00	; 0
 1fa:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 1fe:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 202:	8a e0       	ldi	r24, 0x0A	; 10
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <c+0x1>
 20a:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <c>
 20e:	82 e0       	ldi	r24, 0x02	; 2
 210:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 214:	08 95       	ret
 216:	82 33       	cpi	r24, 0x32	; 50
 218:	81 f4       	brne	.+32     	; 0x23a <produto+0x56>
 21a:	83 e0       	ldi	r24, 0x03	; 3
 21c:	90 e0       	ldi	r25, 0x00	; 0
 21e:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 222:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 226:	84 e6       	ldi	r24, 0x64	; 100
 228:	90 e0       	ldi	r25, 0x00	; 0
 22a:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <c+0x1>
 22e:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <c>
 232:	82 e0       	ldi	r24, 0x02	; 2
 234:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 238:	08 95       	ret
 23a:	83 33       	cpi	r24, 0x33	; 51
 23c:	81 f4       	brne	.+32     	; 0x25e <produto+0x7a>
 23e:	84 e0       	ldi	r24, 0x04	; 4
 240:	90 e0       	ldi	r25, 0x00	; 0
 242:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 246:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 24a:	88 ec       	ldi	r24, 0xC8	; 200
 24c:	90 e0       	ldi	r25, 0x00	; 0
 24e:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <c+0x1>
 252:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <c>
 256:	82 e0       	ldi	r24, 0x02	; 2
 258:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 25c:	08 95       	ret
 25e:	84 33       	cpi	r24, 0x34	; 52
 260:	79 f4       	brne	.+30     	; 0x280 <produto+0x9c>
 262:	85 e0       	ldi	r24, 0x05	; 5
 264:	90 e0       	ldi	r25, 0x00	; 0
 266:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 26a:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
 26e:	88 e2       	ldi	r24, 0x28	; 40
 270:	90 e0       	ldi	r25, 0x00	; 0
 272:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <c+0x1>
 276:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <c>
 27a:	82 e0       	ldi	r24, 0x02	; 2
 27c:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 280:	08 95       	ret

00000282 <padrao>:
 282:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 286:	8e 34       	cpi	r24, 0x4E	; 78
 288:	41 f4       	brne	.+16     	; 0x29a <padrao+0x18>
 28a:	83 e0       	ldi	r24, 0x03	; 3
 28c:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 290:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <teste+0x1>
 294:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <teste>
 298:	08 95       	ret
 29a:	89 35       	cpi	r24, 0x59	; 89
 29c:	89 f5       	brne	.+98     	; 0x300 <padrao+0x7e>
 29e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 2a2:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 2a6:	03 97       	sbiw	r24, 0x03	; 3
 2a8:	b1 f4       	brne	.+44     	; 0x2d6 <padrao+0x54>
 2aa:	84 e6       	ldi	r24, 0x64	; 100
 2ac:	90 e0       	ldi	r25, 0x00	; 0
 2ae:	90 93 26 01 	sts	0x0126, r25	; 0x800126 <temperatura+0x1>
 2b2:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <temperatura>
 2b6:	88 ec       	ldi	r24, 0xC8	; 200
 2b8:	90 e0       	ldi	r25, 0x00	; 0
 2ba:	90 93 24 01 	sts	0x0124, r25	; 0x800124 <Rotacao+0x1>
 2be:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <Rotacao>
 2c2:	83 e0       	ldi	r24, 0x03	; 3
 2c4:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 2c8:	81 e0       	ldi	r24, 0x01	; 1
 2ca:	90 e0       	ldi	r25, 0x00	; 0
 2cc:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <teste+0x1>
 2d0:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <teste>
 2d4:	08 95       	ret
 2d6:	82 e3       	ldi	r24, 0x32	; 50
 2d8:	90 e0       	ldi	r25, 0x00	; 0
 2da:	90 93 26 01 	sts	0x0126, r25	; 0x800126 <temperatura+0x1>
 2de:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <temperatura>
 2e2:	84 e6       	ldi	r24, 0x64	; 100
 2e4:	90 e0       	ldi	r25, 0x00	; 0
 2e6:	90 93 24 01 	sts	0x0124, r25	; 0x800124 <Rotacao+0x1>
 2ea:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <Rotacao>
 2ee:	83 e0       	ldi	r24, 0x03	; 3
 2f0:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 2f4:	81 e0       	ldi	r24, 0x01	; 1
 2f6:	90 e0       	ldi	r25, 0x00	; 0
 2f8:	90 93 0c 01 	sts	0x010C, r25	; 0x80010c <teste+0x1>
 2fc:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <teste>
 300:	08 95       	ret

00000302 <enchendo>:
 302:	85 b1       	in	r24, 0x05	; 5
 304:	82 60       	ori	r24, 0x02	; 2
 306:	85 b9       	out	0x05, r24	; 5
 308:	87 e0       	ldi	r24, 0x07	; 7
 30a:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 30e:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <nivel>
 312:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <tempo>
 316:	08 95       	ret

00000318 <cheio>:
 318:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <tempo>
 31c:	81 11       	cpse	r24, r1
 31e:	1b c0       	rjmp	.+54     	; 0x356 <cheio+0x3e>
 320:	85 b1       	in	r24, 0x05	; 5
 322:	8d 7f       	andi	r24, 0xFD	; 253
 324:	85 b9       	out	0x05, r24	; 5
 326:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_end>
 32a:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <__data_end+0x1>
 32e:	a0 91 04 01 	lds	r26, 0x0104	; 0x800104 <__data_end+0x2>
 332:	b0 91 05 01 	lds	r27, 0x0105	; 0x800105 <__data_end+0x3>
 336:	18 16       	cp	r1, r24
 338:	19 06       	cpc	r1, r25
 33a:	1a 06       	cpc	r1, r26
 33c:	1b 06       	cpc	r1, r27
 33e:	44 f4       	brge	.+16     	; 0x350 <cheio+0x38>
 340:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__data_end>
 344:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <__data_end+0x1>
 348:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <__data_end+0x2>
 34c:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <__data_end+0x3>
 350:	88 e0       	ldi	r24, 0x08	; 8
 352:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 356:	08 95       	ret

00000358 <aquecimento>:
 358:	20 e0       	ldi	r18, 0x00	; 0
 35a:	32 e0       	ldi	r19, 0x02	; 2
 35c:	40 e8       	ldi	r20, 0x80	; 128
 35e:	60 e0       	ldi	r22, 0x00	; 0
 360:	88 e4       	ldi	r24, 0x48	; 72
 362:	0e 94 9c 00 	call	0x138	; 0x138 <ads1115_readADC_SingleEnded>
 366:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <valorbinario+0x1>
 36a:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <valorbinario>
 36e:	9c 01       	movw	r18, r24
 370:	aa ef       	ldi	r26, 0xFA	; 250
 372:	b0 e0       	ldi	r27, 0x00	; 0
 374:	0e 94 b9 04 	call	0x972	; 0x972 <__umulhisi3>
 378:	2f ef       	ldi	r18, 0xFF	; 255
 37a:	3f e7       	ldi	r19, 0x7F	; 127
 37c:	40 e0       	ldi	r20, 0x00	; 0
 37e:	50 e0       	ldi	r21, 0x00	; 0
 380:	0e 94 94 04 	call	0x928	; 0x928 <__divmodsi4>
 384:	82 2f       	mov	r24, r18
 386:	93 2f       	mov	r25, r19
 388:	a4 2f       	mov	r26, r20
 38a:	b5 2f       	mov	r27, r21
 38c:	20 93 02 01 	sts	0x0102, r18	; 0x800102 <__data_end>
 390:	30 93 03 01 	sts	0x0103, r19	; 0x800103 <__data_end+0x1>
 394:	40 93 04 01 	sts	0x0104, r20	; 0x800104 <__data_end+0x2>
 398:	50 93 05 01 	sts	0x0105, r21	; 0x800105 <__data_end+0x3>
 39c:	40 91 25 01 	lds	r20, 0x0125	; 0x800125 <temperatura>
 3a0:	50 91 26 01 	lds	r21, 0x0126	; 0x800126 <temperatura+0x1>
 3a4:	60 e0       	ldi	r22, 0x00	; 0
 3a6:	70 e0       	ldi	r23, 0x00	; 0
 3a8:	84 17       	cp	r24, r20
 3aa:	95 07       	cpc	r25, r21
 3ac:	a6 07       	cpc	r26, r22
 3ae:	b7 07       	cpc	r27, r23
 3b0:	1c f4       	brge	.+6      	; 0x3b8 <aquecimento+0x60>
 3b2:	28 e0       	ldi	r18, 0x08	; 8
 3b4:	20 93 0d 01 	sts	0x010D, r18	; 0x80010d <estado>
 3b8:	48 17       	cp	r20, r24
 3ba:	59 07       	cpc	r21, r25
 3bc:	6a 07       	cpc	r22, r26
 3be:	7b 07       	cpc	r23, r27
 3c0:	a4 f4       	brge	.+40     	; 0x3ea <aquecimento+0x92>
 3c2:	88 b1       	in	r24, 0x08	; 8
 3c4:	82 60       	ori	r24, 0x02	; 2
 3c6:	88 b9       	out	0x08, r24	; 8
 3c8:	89 e0       	ldi	r24, 0x09	; 9
 3ca:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 3ce:	20 91 23 01 	lds	r18, 0x0123	; 0x800123 <Rotacao>
 3d2:	30 91 24 01 	lds	r19, 0x0124	; 0x800124 <Rotacao+0x1>
 3d6:	36 95       	lsr	r19
 3d8:	27 95       	ror	r18
 3da:	ab e7       	ldi	r26, 0x7B	; 123
 3dc:	b4 e1       	ldi	r27, 0x14	; 20
 3de:	0e 94 b9 04 	call	0x972	; 0x972 <__umulhisi3>
 3e2:	96 95       	lsr	r25
 3e4:	87 95       	ror	r24
 3e6:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <tempo>
 3ea:	2f ef       	ldi	r18, 0xFF	; 255
 3ec:	83 ec       	ldi	r24, 0xC3	; 195
 3ee:	99 e0       	ldi	r25, 0x09	; 9
 3f0:	21 50       	subi	r18, 0x01	; 1
 3f2:	80 40       	sbci	r24, 0x00	; 0
 3f4:	90 40       	sbci	r25, 0x00	; 0
 3f6:	e1 f7       	brne	.-8      	; 0x3f0 <aquecimento+0x98>
 3f8:	00 c0       	rjmp	.+0      	; 0x3fa <aquecimento+0xa2>
 3fa:	00 00       	nop
 3fc:	08 95       	ret

000003fe <aciona_motor>:
 3fe:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <tempo>
 402:	81 11       	cpse	r24, r1
 404:	06 c0       	rjmp	.+12     	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
 406:	85 b1       	in	r24, 0x05	; 5
 408:	84 60       	ori	r24, 0x04	; 4
 40a:	85 b9       	out	0x05, r24	; 5
 40c:	8a e0       	ldi	r24, 0x0A	; 10
 40e:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 412:	08 95       	ret

00000414 <desliga_motor>:
 414:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 418:	84 34       	cpi	r24, 0x44	; 68
 41a:	c1 f4       	brne	.+48     	; 0x44c <desliga_motor+0x38>
 41c:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 420:	8d 34       	cpi	r24, 0x4D	; 77
 422:	a1 f4       	brne	.+40     	; 0x44c <desliga_motor+0x38>
 424:	85 b1       	in	r24, 0x05	; 5
 426:	8b 7f       	andi	r24, 0xFB	; 251
 428:	85 b9       	out	0x05, r24	; 5
 42a:	8b e0       	ldi	r24, 0x0B	; 11
 42c:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 430:	20 91 23 01 	lds	r18, 0x0123	; 0x800123 <Rotacao>
 434:	30 91 24 01 	lds	r19, 0x0124	; 0x800124 <Rotacao+0x1>
 438:	36 95       	lsr	r19
 43a:	27 95       	ror	r18
 43c:	ab e7       	ldi	r26, 0x7B	; 123
 43e:	b4 e1       	ldi	r27, 0x14	; 20
 440:	0e 94 b9 04 	call	0x972	; 0x972 <__umulhisi3>
 444:	96 95       	lsr	r25
 446:	87 95       	ror	r24
 448:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <tempo>
 44c:	08 95       	ret

0000044e <queda_rot>:
 44e:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <tempo>
 452:	81 11       	cpse	r24, r1
 454:	06 c0       	rjmp	.+12     	; 0x462 <queda_rot+0x14>
 456:	8c e0       	ldi	r24, 0x0C	; 12
 458:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 45c:	82 e0       	ldi	r24, 0x02	; 2
 45e:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <tempo>
 462:	08 95       	ret

00000464 <desliga_ventilacao>:
 464:	88 b1       	in	r24, 0x08	; 8
 466:	8d 7f       	andi	r24, 0xFD	; 253
 468:	88 b9       	out	0x08, r24	; 8
 46a:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <tempo>
 46e:	81 11       	cpse	r24, r1
 470:	03 c0       	rjmp	.+6      	; 0x478 <desliga_ventilacao+0x14>
 472:	8d e0       	ldi	r24, 0x0D	; 13
 474:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 478:	08 95       	ret

0000047a <produto_final>:
 47a:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <c>
 47e:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <c+0x1>
 482:	0e 94 ca 00 	call	0x194	; 0x194 <set_pwm_pb3>
 486:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 48a:	80 35       	cpi	r24, 0x50	; 80
 48c:	51 f4       	brne	.+20     	; 0x4a2 <produto_final+0x28>
 48e:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 492:	86 34       	cpi	r24, 0x46	; 70
 494:	31 f4       	brne	.+12     	; 0x4a2 <produto_final+0x28>
 496:	8e e0       	ldi	r24, 0x0E	; 14
 498:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 49c:	82 e0       	ldi	r24, 0x02	; 2
 49e:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <tempo>
 4a2:	08 95       	ret

000004a4 <reiniciar>:
 4a4:	80 e0       	ldi	r24, 0x00	; 0
 4a6:	90 e0       	ldi	r25, 0x00	; 0
 4a8:	0e 94 d5 00 	call	0x1aa	; 0x1aa <clr_pwm_pb3>
 4ac:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <tempo>
 4b0:	81 11       	cpse	r24, r1
 4b2:	14 c0       	rjmp	.+40     	; 0x4dc <reiniciar+0x38>
 4b4:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <estado>
 4b8:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <teste+0x1>
 4bc:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <teste>
 4c0:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__data_end>
 4c4:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <__data_end+0x1>
 4c8:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <__data_end+0x2>
 4cc:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <__data_end+0x3>
 4d0:	85 b1       	in	r24, 0x05	; 5
 4d2:	8e 7f       	andi	r24, 0xFE	; 254
 4d4:	85 b9       	out	0x05, r24	; 5
 4d6:	85 b1       	in	r24, 0x05	; 5
 4d8:	80 62       	ori	r24, 0x20	; 32
 4da:	85 b9       	out	0x05, r24	; 5
 4dc:	08 95       	ret

000004de <convert>:
 4de:	cf 93       	push	r28
 4e0:	df 93       	push	r29
 4e2:	dc 01       	movw	r26, r24
 4e4:	8c 91       	ld	r24, X
 4e6:	8d 32       	cpi	r24, 0x2D	; 45
 4e8:	29 f0       	breq	.+10     	; 0x4f4 <convert+0x16>
 4ea:	60 e0       	ldi	r22, 0x00	; 0
 4ec:	70 e0       	ldi	r23, 0x00	; 0
 4ee:	c1 e0       	ldi	r28, 0x01	; 1
 4f0:	d0 e0       	ldi	r29, 0x00	; 0
 4f2:	04 c0       	rjmp	.+8      	; 0x4fc <convert+0x1e>
 4f4:	61 e0       	ldi	r22, 0x01	; 1
 4f6:	70 e0       	ldi	r23, 0x00	; 0
 4f8:	cf ef       	ldi	r28, 0xFF	; 255
 4fa:	df ef       	ldi	r29, 0xFF	; 255
 4fc:	20 e0       	ldi	r18, 0x00	; 0
 4fe:	30 e0       	ldi	r19, 0x00	; 0
 500:	13 c0       	rjmp	.+38     	; 0x528 <convert+0x4a>
 502:	a9 01       	movw	r20, r18
 504:	44 0f       	add	r20, r20
 506:	55 1f       	adc	r21, r21
 508:	22 0f       	add	r18, r18
 50a:	33 1f       	adc	r19, r19
 50c:	22 0f       	add	r18, r18
 50e:	33 1f       	adc	r19, r19
 510:	22 0f       	add	r18, r18
 512:	33 1f       	adc	r19, r19
 514:	42 0f       	add	r20, r18
 516:	53 1f       	adc	r21, r19
 518:	29 2f       	mov	r18, r25
 51a:	30 e0       	ldi	r19, 0x00	; 0
 51c:	20 53       	subi	r18, 0x30	; 48
 51e:	31 09       	sbc	r19, r1
 520:	24 0f       	add	r18, r20
 522:	35 1f       	adc	r19, r21
 524:	6f 5f       	subi	r22, 0xFF	; 255
 526:	7f 4f       	sbci	r23, 0xFF	; 255
 528:	fd 01       	movw	r30, r26
 52a:	e6 0f       	add	r30, r22
 52c:	f7 1f       	adc	r31, r23
 52e:	90 81       	ld	r25, Z
 530:	91 11       	cpse	r25, r1
 532:	e7 cf       	rjmp	.-50     	; 0x502 <convert+0x24>
 534:	2c 9f       	mul	r18, r28
 536:	c0 01       	movw	r24, r0
 538:	2d 9f       	mul	r18, r29
 53a:	90 0d       	add	r25, r0
 53c:	3c 9f       	mul	r19, r28
 53e:	90 0d       	add	r25, r0
 540:	11 24       	eor	r1, r1
 542:	df 91       	pop	r29
 544:	cf 91       	pop	r28
 546:	08 95       	ret

00000548 <nivel_produto>:
 548:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 54c:	8e 34       	cpi	r24, 0x4E	; 78
 54e:	f1 f4       	brne	.+60     	; 0x58c <nivel_produto+0x44>
 550:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 554:	89 34       	cpi	r24, 0x49	; 73
 556:	d1 f4       	brne	.+52     	; 0x58c <nivel_produto+0x44>
 558:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 55c:	ee e1       	ldi	r30, 0x1E	; 30
 55e:	f1 e0       	ldi	r31, 0x01	; 1
 560:	80 83       	st	Z, r24
 562:	11 82       	std	Z+1, r1	; 0x01
 564:	cf 01       	movw	r24, r30
 566:	0e 94 6f 02 	call	0x4de	; 0x4de <convert>
 56a:	90 93 22 01 	sts	0x0122, r25	; 0x800122 <nivel+0x1>
 56e:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <nivel>
 572:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <teste>
 576:	90 91 0c 01 	lds	r25, 0x010C	; 0x80010c <teste+0x1>
 57a:	89 2b       	or	r24, r25
 57c:	21 f4       	brne	.+8      	; 0x586 <nivel_produto+0x3e>
 57e:	84 e0       	ldi	r24, 0x04	; 4
 580:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 584:	08 95       	ret
 586:	86 e0       	ldi	r24, 0x06	; 6
 588:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 58c:	08 95       	ret

0000058e <temp_produto>:
 58e:	cf 93       	push	r28
 590:	df 93       	push	r29
 592:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 596:	84 35       	cpi	r24, 0x54	; 84
 598:	c1 f4       	brne	.+48     	; 0x5ca <temp_produto+0x3c>
 59a:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 59e:	c4 e1       	ldi	r28, 0x14	; 20
 5a0:	d1 e0       	ldi	r29, 0x01	; 1
 5a2:	88 83       	st	Y, r24
 5a4:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 5a8:	89 83       	std	Y+1, r24	; 0x01
 5aa:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 5ae:	8a 83       	std	Y+2, r24	; 0x02
 5b0:	1b 82       	std	Y+3, r1	; 0x03
 5b2:	ce 01       	movw	r24, r28
 5b4:	0e 94 6f 02 	call	0x4de	; 0x4de <convert>
 5b8:	90 93 26 01 	sts	0x0126, r25	; 0x800126 <temperatura+0x1>
 5bc:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <temperatura>
 5c0:	89 2b       	or	r24, r25
 5c2:	19 f0       	breq	.+6      	; 0x5ca <temp_produto+0x3c>
 5c4:	85 e0       	ldi	r24, 0x05	; 5
 5c6:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 5ca:	df 91       	pop	r29
 5cc:	cf 91       	pop	r28
 5ce:	08 95       	ret

000005d0 <rot_produto>:
 5d0:	cf 93       	push	r28
 5d2:	df 93       	push	r29
 5d4:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 5d8:	82 35       	cpi	r24, 0x52	; 82
 5da:	d1 f4       	brne	.+52     	; 0x610 <rot_produto+0x40>
 5dc:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 5e0:	ce e0       	ldi	r28, 0x0E	; 14
 5e2:	d1 e0       	ldi	r29, 0x01	; 1
 5e4:	88 83       	st	Y, r24
 5e6:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 5ea:	89 83       	std	Y+1, r24	; 0x01
 5ec:	0e 94 8d 04 	call	0x91a	; 0x91a <USART_Recebe>
 5f0:	8a 83       	std	Y+2, r24	; 0x02
 5f2:	1b 82       	std	Y+3, r1	; 0x03
 5f4:	ce 01       	movw	r24, r28
 5f6:	0e 94 6f 02 	call	0x4de	; 0x4de <convert>
 5fa:	90 93 24 01 	sts	0x0124, r25	; 0x800124 <Rotacao+0x1>
 5fe:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <Rotacao>
 602:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <var_2>
 606:	89 2b       	or	r24, r25
 608:	19 f0       	breq	.+6      	; 0x610 <rot_produto+0x40>
 60a:	86 e0       	ldi	r24, 0x06	; 6
 60c:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <estado>
 610:	df 91       	pop	r29
 612:	cf 91       	pop	r28
 614:	08 95       	ret

00000616 <main>:
int main()
{
	
	UCSR0B = 0x00;	                    //PD0 e PD1 como I/O genérico, para uso no Arduino
 616:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
	DDRB = 0b11111111;                  // declara as saidas
 61a:	8f ef       	ldi	r24, 0xFF	; 255
 61c:	84 b9       	out	0x04, r24	; 4
	PORTB = 0;                         // inicia a siadas desligadas
 61e:	15 b8       	out	0x05, r1	; 5
	DDRC = 0b00001010;                // declara as entradas
 620:	9a e0       	ldi	r25, 0x0A	; 10
 622:	97 b9       	out	0x07, r25	; 7
	PORTC =0b11110001;                       // ativa o pull up
 624:	91 ef       	ldi	r25, 0xF1	; 241
 626:	98 b9       	out	0x08, r25	; 8
	DDRD = 0b11111111;					   //PORTD como saída (display)
 628:	8a b9       	out	0x0a, r24	; 10
	PORTD= 0b11111111;				      //desliga o display e ativa o pull up dos dois botões
 62a:	8b b9       	out	0x0b, r24	; 11
	TCCR1B = (1<<CS12) | (1<<CS10);		//  carrega um prescaler de 1024
 62c:	95 e0       	ldi	r25, 0x05	; 5
 62e:	90 93 81 00 	sts	0x0081, r25	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
	TIMSK1 = 1<<TOIE1;					//habilita a interrupção do TC1
 632:	81 e0       	ldi	r24, 0x01	; 1
 634:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
	TCNT1 = 49910;
 638:	26 ef       	ldi	r18, 0xF6	; 246
 63a:	32 ec       	ldi	r19, 0xC2	; 194
 63c:	30 93 85 00 	sts	0x0085, r19	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
 640:	20 93 84 00 	sts	0x0084, r18	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
	TCCR0B = (1<<CS02) | (1<<CS00);		// carrega um prescaler de 1024
 644:	95 bd       	out	0x25, r25	; 37
	TIMSK0 = 1<<TOIE0;					//habilita a interrupção do TC0
 646:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
	sei();							//habilita interrupções globais, ativando o bit I do SREG
 64a:	78 94       	sei
	USART_Inic(MYUBRR);
 64c:	87 e6       	ldi	r24, 0x67	; 103
 64e:	90 e0       	ldi	r25, 0x00	; 0
 650:	0e 94 80 04 	call	0x900	; 0x900 <USART_Inic>
    i2c_init(); 
 654:	0e 94 fc 03 	call	0x7f8	; 0x7f8 <i2c_init>
	  
	while(1)
	{
		switch(estado)
 658:	e0 91 0d 01 	lds	r30, 0x010D	; 0x80010d <estado>
 65c:	f0 e0       	ldi	r31, 0x00	; 0
 65e:	ef 30       	cpi	r30, 0x0F	; 15
 660:	f1 05       	cpc	r31, r1
 662:	d0 f7       	brcc	.-12     	; 0x658 <main+0x42>
 664:	ec 5c       	subi	r30, 0xCC	; 204
 666:	ff 4f       	sbci	r31, 0xFF	; 255
 668:	0c 94 b3 04 	jmp	0x966	; 0x966 <__tablejump2__>
		{
			
			case 0:
			inicio();
 66c:	0e 94 de 00 	call	0x1bc	; 0x1bc <inicio>
			break;
 670:	f3 cf       	rjmp	.-26     	; 0x658 <main+0x42>
			case 1:
			if(!pausa){produto();}
 672:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 676:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 67a:	89 2b       	or	r24, r25
 67c:	69 f7       	brne	.-38     	; 0x658 <main+0x42>
 67e:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <produto>
 682:	ea cf       	rjmp	.-44     	; 0x658 <main+0x42>
			break;
			case 2:
			if(!pausa){padrao();}
 684:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 688:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 68c:	89 2b       	or	r24, r25
 68e:	21 f7       	brne	.-56     	; 0x658 <main+0x42>
 690:	0e 94 41 01 	call	0x282	; 0x282 <padrao>
 694:	e1 cf       	rjmp	.-62     	; 0x658 <main+0x42>
			break;
			case 3:
			if(!pausa){nivel_produto();}
 696:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 69a:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 69e:	89 2b       	or	r24, r25
 6a0:	d9 f6       	brne	.-74     	; 0x658 <main+0x42>
 6a2:	0e 94 a4 02 	call	0x548	; 0x548 <nivel_produto>
 6a6:	d8 cf       	rjmp	.-80     	; 0x658 <main+0x42>
			break;
			case 4:
			if(!pausa){temp_produto();}
 6a8:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 6ac:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 6b0:	89 2b       	or	r24, r25
 6b2:	91 f6       	brne	.-92     	; 0x658 <main+0x42>
 6b4:	0e 94 c7 02 	call	0x58e	; 0x58e <temp_produto>
 6b8:	cf cf       	rjmp	.-98     	; 0x658 <main+0x42>
			break;
			case 5:
			if(!pausa){rot_produto();}
 6ba:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 6be:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 6c2:	89 2b       	or	r24, r25
 6c4:	49 f6       	brne	.-110    	; 0x658 <main+0x42>
 6c6:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <rot_produto>
 6ca:	c6 cf       	rjmp	.-116    	; 0x658 <main+0x42>
			break;
			case 6:
			if(!pausa){enchendo();}
 6cc:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 6d0:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 6d4:	89 2b       	or	r24, r25
 6d6:	09 f0       	breq	.+2      	; 0x6da <main+0xc4>
 6d8:	bf cf       	rjmp	.-130    	; 0x658 <main+0x42>
 6da:	0e 94 81 01 	call	0x302	; 0x302 <enchendo>
 6de:	bc cf       	rjmp	.-136    	; 0x658 <main+0x42>
			break;
			case 7:
			if(!pausa){cheio();}
 6e0:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 6e4:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 6e8:	89 2b       	or	r24, r25
 6ea:	09 f0       	breq	.+2      	; 0x6ee <main+0xd8>
 6ec:	b5 cf       	rjmp	.-150    	; 0x658 <main+0x42>
 6ee:	0e 94 8c 01 	call	0x318	; 0x318 <cheio>
 6f2:	b2 cf       	rjmp	.-156    	; 0x658 <main+0x42>
			break;
			case 8:
			if(!pausa){aquecimento();}
 6f4:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 6f8:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 6fc:	89 2b       	or	r24, r25
 6fe:	09 f0       	breq	.+2      	; 0x702 <main+0xec>
 700:	ab cf       	rjmp	.-170    	; 0x658 <main+0x42>
 702:	0e 94 ac 01 	call	0x358	; 0x358 <aquecimento>
 706:	a8 cf       	rjmp	.-176    	; 0x658 <main+0x42>
			break;
			case 9:
			if(!pausa){aciona_motor();}
 708:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 70c:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 710:	89 2b       	or	r24, r25
 712:	09 f0       	breq	.+2      	; 0x716 <main+0x100>
 714:	a1 cf       	rjmp	.-190    	; 0x658 <main+0x42>
 716:	0e 94 ff 01 	call	0x3fe	; 0x3fe <aciona_motor>
 71a:	9e cf       	rjmp	.-196    	; 0x658 <main+0x42>
			break;
			case 10:
			if(!pausa){desliga_motor();}
 71c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 720:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 724:	89 2b       	or	r24, r25
 726:	09 f0       	breq	.+2      	; 0x72a <main+0x114>
 728:	97 cf       	rjmp	.-210    	; 0x658 <main+0x42>
 72a:	0e 94 0a 02 	call	0x414	; 0x414 <desliga_motor>
 72e:	94 cf       	rjmp	.-216    	; 0x658 <main+0x42>
			break;
			case 11:
			if(!pausa){queda_rot();}
 730:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 734:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 738:	89 2b       	or	r24, r25
 73a:	09 f0       	breq	.+2      	; 0x73e <main+0x128>
 73c:	8d cf       	rjmp	.-230    	; 0x658 <main+0x42>
 73e:	0e 94 27 02 	call	0x44e	; 0x44e <queda_rot>
 742:	8a cf       	rjmp	.-236    	; 0x658 <main+0x42>
			break;
			case 12:
			if(!pausa){desliga_ventilacao();}
 744:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 748:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 74c:	89 2b       	or	r24, r25
 74e:	09 f0       	breq	.+2      	; 0x752 <main+0x13c>
 750:	83 cf       	rjmp	.-250    	; 0x658 <main+0x42>
 752:	0e 94 32 02 	call	0x464	; 0x464 <desliga_ventilacao>
 756:	80 cf       	rjmp	.-256    	; 0x658 <main+0x42>
			break;
			case 13:
			if(!pausa){produto_final();}
 758:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 75c:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 760:	89 2b       	or	r24, r25
 762:	09 f0       	breq	.+2      	; 0x766 <main+0x150>
 764:	79 cf       	rjmp	.-270    	; 0x658 <main+0x42>
 766:	0e 94 3d 02 	call	0x47a	; 0x47a <produto_final>
 76a:	76 cf       	rjmp	.-276    	; 0x658 <main+0x42>
			break;
			case 14:
			if(!pausa){reiniciar();}
 76c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <pausa>
 770:	90 91 0a 01 	lds	r25, 0x010A	; 0x80010a <pausa+0x1>
 774:	89 2b       	or	r24, r25
 776:	09 f0       	breq	.+2      	; 0x77a <main+0x164>
 778:	6f cf       	rjmp	.-290    	; 0x658 <main+0x42>
 77a:	0e 94 52 02 	call	0x4a4	; 0x4a4 <reiniciar>
 77e:	6c cf       	rjmp	.-296    	; 0x658 <main+0x42>

00000780 <__vector_13>:
	}
	
}

ISR(TIMER1_OVF_vect) // verifica a cada 1 segundo
{
 780:	1f 92       	push	r1
 782:	0f 92       	push	r0
 784:	0f b6       	in	r0, 0x3f	; 63
 786:	0f 92       	push	r0
 788:	11 24       	eor	r1, r1
 78a:	8f 93       	push	r24
 78c:	9f 93       	push	r25
	TCNT1 = 49910;
 78e:	86 ef       	ldi	r24, 0xF6	; 246
 790:	92 ec       	ldi	r25, 0xC2	; 194
 792:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
 796:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
	if(tempo!=0)
 79a:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <tempo>
 79e:	88 23       	and	r24, r24
 7a0:	19 f0       	breq	.+6      	; 0x7a8 <__vector_13+0x28>
	{
		tempo--;
 7a2:	81 50       	subi	r24, 0x01	; 1
 7a4:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <tempo>
	}

}
 7a8:	9f 91       	pop	r25
 7aa:	8f 91       	pop	r24
 7ac:	0f 90       	pop	r0
 7ae:	0f be       	out	0x3f, r0	; 63
 7b0:	0f 90       	pop	r0
 7b2:	1f 90       	pop	r1
 7b4:	18 95       	reti

000007b6 <__vector_16>:
ISR(TIMER0_OVF_vect) // verifica a cada 16ms
{
 7b6:	1f 92       	push	r1
 7b8:	0f 92       	push	r0
 7ba:	0f b6       	in	r0, 0x3f	; 63
 7bc:	0f 92       	push	r0
 7be:	11 24       	eor	r1, r1
 7c0:	8f 93       	push	r24
 7c2:	9f 93       	push	r25
	if(!tst_bit(PINC,4)){set_bit(PORTC,emergencia);pausa=1;}
 7c4:	34 99       	sbic	0x06, 4	; 6
 7c6:	0a c0       	rjmp	.+20     	; 0x7dc <__vector_16+0x26>
 7c8:	88 b1       	in	r24, 0x08	; 8
 7ca:	88 60       	ori	r24, 0x08	; 8
 7cc:	88 b9       	out	0x08, r24	; 8
 7ce:	81 e0       	ldi	r24, 0x01	; 1
 7d0:	90 e0       	ldi	r25, 0x00	; 0
 7d2:	90 93 0a 01 	sts	0x010A, r25	; 0x80010a <pausa+0x1>
 7d6:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <pausa>
 7da:	07 c0       	rjmp	.+14     	; 0x7ea <__vector_16+0x34>
	else{pausa=0; clr_bit(PORTC,emergencia);}
 7dc:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <pausa+0x1>
 7e0:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <pausa>
 7e4:	88 b1       	in	r24, 0x08	; 8
 7e6:	87 7f       	andi	r24, 0xF7	; 247
 7e8:	88 b9       	out	0x08, r24	; 8

}
 7ea:	9f 91       	pop	r25
 7ec:	8f 91       	pop	r24
 7ee:	0f 90       	pop	r0
 7f0:	0f be       	out	0x3f, r0	; 63
 7f2:	0f 90       	pop	r0
 7f4:	1f 90       	pop	r1
 7f6:	18 95       	reti

000007f8 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
  TWSR = 0;                         /* no prescaler */
 7f8:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
 7fc:	88 e4       	ldi	r24, 0x48	; 72
 7fe:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
 802:	08 95       	ret

00000804 <i2c_start>:
unsigned char i2c_start(unsigned char address)
{
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
 804:	94 ea       	ldi	r25, 0xA4	; 164
 806:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
 80a:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 80e:	99 23       	and	r25, r25
 810:	e4 f7       	brge	.-8      	; 0x80a <i2c_start+0x6>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
 812:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 816:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) return 1;
 818:	98 30       	cpi	r25, 0x08	; 8
 81a:	11 f0       	breq	.+4      	; 0x820 <i2c_start+0x1c>
 81c:	90 31       	cpi	r25, 0x10	; 16
 81e:	91 f4       	brne	.+36     	; 0x844 <i2c_start+0x40>

	// send device address
	TWDR = address;
 820:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
 824:	84 e8       	ldi	r24, 0x84	; 132
 826:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
 82a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 82e:	88 23       	and	r24, r24
 830:	e4 f7       	brge	.-8      	; 0x82a <i2c_start+0x26>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
 832:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 836:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
 838:	88 31       	cpi	r24, 0x18	; 24
 83a:	31 f0       	breq	.+12     	; 0x848 <i2c_start+0x44>
 83c:	80 34       	cpi	r24, 0x40	; 64
 83e:	31 f4       	brne	.+12     	; 0x84c <i2c_start+0x48>

	return 0;
 840:	80 e0       	ldi	r24, 0x00	; 0
 842:	08 95       	ret
	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
	if ( (twst != TW_START) && (twst != TW_REP_START)) return 1;
 844:	81 e0       	ldi	r24, 0x01	; 1
 846:	08 95       	ret

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;

	return 0;
 848:	80 e0       	ldi	r24, 0x00	; 0
 84a:	08 95       	ret
	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
 84c:	81 e0       	ldi	r24, 0x01	; 1

	return 0;

}/* i2c_start */
 84e:	08 95       	ret

00000850 <i2c_start_wait>:


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
 850:	94 ea       	ldi	r25, 0xA4	; 164
 852:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
 856:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 85a:	99 23       	and	r25, r25
 85c:	e4 f7       	brge	.-8      	; 0x856 <i2c_start_wait+0x6>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
 85e:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 862:	98 7f       	andi	r25, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
 864:	98 30       	cpi	r25, 0x08	; 8
 866:	11 f0       	breq	.+4      	; 0x86c <i2c_start_wait+0x1c>
 868:	90 31       	cpi	r25, 0x10	; 16
 86a:	91 f7       	brne	.-28     	; 0x850 <i2c_start_wait>
    
    	// send device address
    	TWDR = address;
 86c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
    	TWCR = (1<<TWINT) | (1<<TWEN);
 870:	94 e8       	ldi	r25, 0x84	; 132
 872:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
 876:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 87a:	99 23       	and	r25, r25
 87c:	e4 f7       	brge	.-8      	; 0x876 <i2c_start_wait+0x26>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
 87e:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 882:	98 7f       	andi	r25, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
 884:	90 32       	cpi	r25, 0x20	; 32
 886:	11 f0       	breq	.+4      	; 0x88c <i2c_start_wait+0x3c>
 888:	98 35       	cpi	r25, 0x58	; 88
 88a:	41 f4       	brne	.+16     	; 0x89c <i2c_start_wait+0x4c>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 88c:	94 e9       	ldi	r25, 0x94	; 148
 88e:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
 892:	90 91 bc 00 	lds	r25, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 896:	94 fd       	sbrc	r25, 4
 898:	fc cf       	rjmp	.-8      	; 0x892 <i2c_start_wait+0x42>
 89a:	da cf       	rjmp	.-76     	; 0x850 <i2c_start_wait>
 89c:	08 95       	ret

0000089e <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
 89e:	0e 94 02 04 	call	0x804	; 0x804 <i2c_start>

}/* i2c_rep_start */
 8a2:	08 95       	ret

000008a4 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 8a4:	84 e9       	ldi	r24, 0x94	; 148
 8a6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
 8aa:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 8ae:	84 fd       	sbrc	r24, 4
 8b0:	fc cf       	rjmp	.-8      	; 0x8aa <i2c_stop+0x6>

}/* i2c_stop */
 8b2:	08 95       	ret

000008b4 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
 8b4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
 8b8:	84 e8       	ldi	r24, 0x84	; 132
 8ba:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
 8be:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 8c2:	88 23       	and	r24, r24
 8c4:	e4 f7       	brge	.-8      	; 0x8be <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
 8c6:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
 8ca:	88 7f       	andi	r24, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
 8cc:	88 32       	cpi	r24, 0x28	; 40
 8ce:	11 f0       	breq	.+4      	; 0x8d4 <i2c_write+0x20>
 8d0:	81 e0       	ldi	r24, 0x01	; 1
 8d2:	08 95       	ret
	return 0;
 8d4:	80 e0       	ldi	r24, 0x00	; 0

}/* i2c_write */
 8d6:	08 95       	ret

000008d8 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
 8d8:	84 ec       	ldi	r24, 0xC4	; 196
 8da:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while(!(TWCR & (1<<TWINT)));    
 8de:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 8e2:	88 23       	and	r24, r24
 8e4:	e4 f7       	brge	.-8      	; 0x8de <i2c_readAck+0x6>

    return TWDR;
 8e6:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>

}/* i2c_readAck */
 8ea:	08 95       	ret

000008ec <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
 8ec:	84 e8       	ldi	r24, 0x84	; 132
 8ee:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while(!(TWCR & (1<<TWINT)));
 8f2:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 8f6:	88 23       	and	r24, r24
 8f8:	e4 f7       	brge	.-8      	; 0x8f2 <i2c_readNak+0x6>
	
    return TWDR;
 8fa:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>

}/* i2c_readNak */
 8fe:	08 95       	ret

00000900 <USART_Inic>:
}
//---------------------------------------------------------------------------
void USART_Transmite(unsigned char dado)
{
	while (!( UCSR0A & (1<<UDRE0)) );	//espera o dado ser enviado
	UDR0 = dado; 					//envia o dado
 900:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 904:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 908:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 90c:	88 e1       	ldi	r24, 0x18	; 24
 90e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 912:	86 e0       	ldi	r24, 0x06	; 6
 914:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 918:	08 95       	ret

0000091a <USART_Recebe>:
}
//---------------------------------------------------------------------------
unsigned char USART_Recebe()
{
	while (!(UCSR0A & (1<<RXC0)));	//espera o dado ser recebido
 91a:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 91e:	88 23       	and	r24, r24
 920:	e4 f7       	brge	.-8      	; 0x91a <USART_Recebe>
	return UDR0; 				//retorna o dado recebido
 922:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
}
 926:	08 95       	ret

00000928 <__divmodsi4>:
 928:	05 2e       	mov	r0, r21
 92a:	97 fb       	bst	r25, 7
 92c:	1e f4       	brtc	.+6      	; 0x934 <__divmodsi4+0xc>
 92e:	00 94       	com	r0
 930:	0e 94 ab 04 	call	0x956	; 0x956 <__negsi2>
 934:	57 fd       	sbrc	r21, 7
 936:	07 d0       	rcall	.+14     	; 0x946 <__divmodsi4_neg2>
 938:	0e 94 c8 04 	call	0x990	; 0x990 <__udivmodsi4>
 93c:	07 fc       	sbrc	r0, 7
 93e:	03 d0       	rcall	.+6      	; 0x946 <__divmodsi4_neg2>
 940:	4e f4       	brtc	.+18     	; 0x954 <__divmodsi4_exit>
 942:	0c 94 ab 04 	jmp	0x956	; 0x956 <__negsi2>

00000946 <__divmodsi4_neg2>:
 946:	50 95       	com	r21
 948:	40 95       	com	r20
 94a:	30 95       	com	r19
 94c:	21 95       	neg	r18
 94e:	3f 4f       	sbci	r19, 0xFF	; 255
 950:	4f 4f       	sbci	r20, 0xFF	; 255
 952:	5f 4f       	sbci	r21, 0xFF	; 255

00000954 <__divmodsi4_exit>:
 954:	08 95       	ret

00000956 <__negsi2>:
 956:	90 95       	com	r25
 958:	80 95       	com	r24
 95a:	70 95       	com	r23
 95c:	61 95       	neg	r22
 95e:	7f 4f       	sbci	r23, 0xFF	; 255
 960:	8f 4f       	sbci	r24, 0xFF	; 255
 962:	9f 4f       	sbci	r25, 0xFF	; 255
 964:	08 95       	ret

00000966 <__tablejump2__>:
 966:	ee 0f       	add	r30, r30
 968:	ff 1f       	adc	r31, r31
 96a:	05 90       	lpm	r0, Z+
 96c:	f4 91       	lpm	r31, Z
 96e:	e0 2d       	mov	r30, r0
 970:	09 94       	ijmp

00000972 <__umulhisi3>:
 972:	a2 9f       	mul	r26, r18
 974:	b0 01       	movw	r22, r0
 976:	b3 9f       	mul	r27, r19
 978:	c0 01       	movw	r24, r0
 97a:	a3 9f       	mul	r26, r19
 97c:	70 0d       	add	r23, r0
 97e:	81 1d       	adc	r24, r1
 980:	11 24       	eor	r1, r1
 982:	91 1d       	adc	r25, r1
 984:	b2 9f       	mul	r27, r18
 986:	70 0d       	add	r23, r0
 988:	81 1d       	adc	r24, r1
 98a:	11 24       	eor	r1, r1
 98c:	91 1d       	adc	r25, r1
 98e:	08 95       	ret

00000990 <__udivmodsi4>:
 990:	a1 e2       	ldi	r26, 0x21	; 33
 992:	1a 2e       	mov	r1, r26
 994:	aa 1b       	sub	r26, r26
 996:	bb 1b       	sub	r27, r27
 998:	fd 01       	movw	r30, r26
 99a:	0d c0       	rjmp	.+26     	; 0x9b6 <__udivmodsi4_ep>

0000099c <__udivmodsi4_loop>:
 99c:	aa 1f       	adc	r26, r26
 99e:	bb 1f       	adc	r27, r27
 9a0:	ee 1f       	adc	r30, r30
 9a2:	ff 1f       	adc	r31, r31
 9a4:	a2 17       	cp	r26, r18
 9a6:	b3 07       	cpc	r27, r19
 9a8:	e4 07       	cpc	r30, r20
 9aa:	f5 07       	cpc	r31, r21
 9ac:	20 f0       	brcs	.+8      	; 0x9b6 <__udivmodsi4_ep>
 9ae:	a2 1b       	sub	r26, r18
 9b0:	b3 0b       	sbc	r27, r19
 9b2:	e4 0b       	sbc	r30, r20
 9b4:	f5 0b       	sbc	r31, r21

000009b6 <__udivmodsi4_ep>:
 9b6:	66 1f       	adc	r22, r22
 9b8:	77 1f       	adc	r23, r23
 9ba:	88 1f       	adc	r24, r24
 9bc:	99 1f       	adc	r25, r25
 9be:	1a 94       	dec	r1
 9c0:	69 f7       	brne	.-38     	; 0x99c <__udivmodsi4_loop>
 9c2:	60 95       	com	r22
 9c4:	70 95       	com	r23
 9c6:	80 95       	com	r24
 9c8:	90 95       	com	r25
 9ca:	9b 01       	movw	r18, r22
 9cc:	ac 01       	movw	r20, r24
 9ce:	bd 01       	movw	r22, r26
 9d0:	cf 01       	movw	r24, r30
 9d2:	08 95       	ret

000009d4 <_exit>:
 9d4:	f8 94       	cli

000009d6 <__stop_program>:
 9d6:	ff cf       	rjmp	.-2      	; 0x9d6 <__stop_program>
