0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab5/prelab/prelab.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sim_1/new/binary_down_2digit_counter_test.v,1648285077,verilog,,,,binary_down_2digit_counter_test,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sim_1/new/fsm_tb.v,1649234101,verilog,,,,fsm_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/binary_down_2digit_counter.v,1648285782,verilog,,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sim_1/new/binary_down_2digit_counter_test.v,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/global.v,binary_down_2digit_counter,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/debounce.v,1648129624,verilog,,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/fsm.v,,debounce,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/display_7seg.v,1648276555,verilog,,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/extract.v,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/global.v,display_7seg,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/extract.v,1648127960,verilog,,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/frequency_divider.v,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/global.v,extract,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/frequency_divider.v,1648127997,verilog,,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/fsm.v,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/global.v,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/fsm.v,1649234305,verilog,,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/onepulse.v,,fsm,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/global.v,1648283986,verilog,,,,,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/onepulse.v,1649234566,verilog,,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sim_1/new/fsm_tb.v,,onepulse,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/prelab.v,1648284089,verilog,,,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/global.v,prelab,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/segment7.v,1648127116,verilog,,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/segment7_frequency_divider.v,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/global.v,segment7,,,,,,,,
D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/segment7_frequency_divider.v,1648127837,verilog,,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/prelab.v,D:/data/logic_design_lab/labs/lab5/prelab/prelab.srcs/sources_1/new/global.v,segment7_frequency_divider,,,,,,,,
