/*
 * Copyright (C) 2014-2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/sound/fsl-imx-audmux.h>
#include "imx6sxea-com.dtsi"

/ {
	model = "Embedded Artists i.MX6 SoloX COM Kit";
	compatible = "fsl,imx6sxea-com", "fsl,imx6sx";

	/* Aliases to allow u-boot to modify the device tree */
	aliases {
		fb_rgb = &lcdif1;
		fb_lvds0 = &lcdif2;
		t_rgb = &t_lcd;
		t_lvds0 = &t_lvds;
		bl_rgb = &backlight_lcd;
		bl_lvds = &backlight_lvds;
		rgb = &display0;
		lvds0 = &display1;
		ldb = &ldb;
		ts_con_rgb = &i2c1;
		ts_con_lvds0 = &i2c1;
	};

	chosen {
		stdout-path = &uart1;
	};

	modem_reset: modem-reset {		/* Murata -- BT_REG_ON */
		compatible = "gpio-reset";
		reset-gpios = <&gpio_buff 0 GPIO_ACTIVE_LOW>;
		reset-delay-us = <1000>;
		initially-in-reset;
		#reset-cells = <0>;
	};

	sii902x_reset: sii902x-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio4 19 GPIO_ACTIVE_LOW>;
		reset-delay-us = <10000>;
		initially-in-reset;
		#reset-cells = <0>;
		status = "disabled";
	};

	backlight_lvds: backlight1 {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <6>;
		fb-names = "mxs-lcdif0";
		enable-gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>;
	};

	backlight_lcd: backlight2 {
		compatible = "pwm-backlight";
		pwms = <&pwm2 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <6>;
		fb-names = "mxs-lcdif1";
	};

	pxp_v4l2_out {
		compatible = "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_lcd_3v3: lcd-3v3 {
			compatible = "regulator-fixed";
			regulator-name = "lcd-3v3";
			gpio = <&gpio2 1 GPIO_ACTIVE_LOW>;
			enable-active-high;
			status = "okay";
		};

		/* For uSD/MMC socket on EA COM Base Board */
		vcc_sd4: regulator-vcc-sd4 {
			compatible = "regulator-fixed";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_vcc_sd4>;
			regulator-name = "VCC_SD4";
			regulator-min-microvolt = <3000000>;
			regulator-max-microvolt = <3000000>;
			gpio = <&gpio6 22 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_psu_5v: regulator-psu-5v {
			compatible = "regulator-fixed";
			regulator-name = "PSU-5V0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-boot-on;
		};


		reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
			compatible = "regulator-fixed";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_otg1>;
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 18 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
 
		reg_usb_otg2_vbus: regulator-usb-otg2-vbus {
			compatible = "regulator-fixed";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usb_otg2>;
			regulator-name = "usb_otg2_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_pcie_gpio: regulator-pcie-gpio {
			compatible = "regulator-fixed";
			regulator-name = "MPCIE_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;			
			regulator-always-on;
		};

		usdhc2_pwrseq: usdhc2_pwrseq {			/* add construct for "fmac" to control WL_REG_ON signal */
			compatible = "mmc-pwrseq-simple";
			reset-gpios = <&gpio_buff 1 GPIO_ACTIVE_LOW>; /* WL REG ON */
			post-power-on-delay-ms = <120>;
			status = "okay";
		};
	};
/*
	sound {
		compatible = "fsl,imx-audio-wm8731";
		model = "wm8731-audio";
		ssi-controller = <&ssi2>;
		src-port = <2>;
		ext-port = <6>;
		audio-codec = <&codec>;
		audio-routing = "LOUT", "ROUT", "LLINEIN", "RLINEIN";
	};
*/
	sound-wm8731 {
		compatible = "simple-audio-card";
		simple-audio-card,name = "wm8731-audio";
		simple-audio-card,format = "i2s";
		simple-audio-card,frame-master = <&cpudai>;
		simple-audio-card,bitclock-master = <&cpudai>;
		simple-audio-card,widgets =
			"Line", "Left Line Out Jack",
			"Line", "Right Line Out Jack";
		simple-audio-card,routing =
			"Left Line Out Jack", "LOUT",
			"Right Line Out Jack", "ROUT";

		cpudai: simple-audio-card,cpu {
			sound-dai = <&ssi2>;
		};

		simple-audio-card,codec {
			sound-dai = <&wm8731>;
			clocks = <&clks IMX6SX_CLK_SSI2>;
		};
	};

	gpio-keys {
		compatible = "gpio-keys";

		user_btn {
			label = "User Button";
			gpios = <&gpio_buff 13 GPIO_ACTIVE_LOW>;
			linux,code = <103>; /* 103 = numpad 7 */
		};
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";

        ssi2 {
                fsl,audmux-port = <1>;
                fsl,port-config = <
                        (IMX_AUDMUX_V2_PTCR_RCLKDIR |
                        IMX_AUDMUX_V2_PTCR_RCSEL(5 | 0x8) |
                        IMX_AUDMUX_V2_PTCR_TCLKDIR |
                        IMX_AUDMUX_V2_PTCR_TCSEL(5))
                        IMX_AUDMUX_V2_PDCR_RXDSEL(5)
                >;
        };

        audmux6 {
                fsl,audmux-port = <5>;
                fsl,port-config = <
                        (IMX_AUDMUX_V2_PTCR_TFSDIR |
                        IMX_AUDMUX_V2_PTCR_TFSEL(1) |
                        IMX_AUDMUX_V2_PTCR_RCLKDIR |
                        IMX_AUDMUX_V2_PTCR_RCSEL(1 | 0x8) |
                        IMX_AUDMUX_V2_PTCR_TCLKDIR |
                        IMX_AUDMUX_V2_PTCR_TCSEL(1))
                        IMX_AUDMUX_V2_PDCR_RXDSEL(1)
                >;
        };
};

&csi2 {
	status = "okay";
	port {
		csi2_ep: endpoint {
			remote-endpoint = <&vadc_ep>;
		};
	};
};


&lcdif1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat>;
	lcd-supply = <&reg_lcd_3v3>;
	display = <&display0>;
	status = "okay";

	display0: display@0 {
		bits-per-pixel = <32>;
		bus-width = <24>;

		display-timings {
			native-mode = <&t_lcd>;
			t_lcd: t_lcd_default {
				/* values may be changed in bootscript, default is for EA 7" display */
				clock-frequency = <33336667>;
				hactive = <1280>;
				vactive = <720>;
				hback-porch = <89>;
				hfront-porch = <164>;
				vback-porch = <75>;
				vfront-porch = <75>;
				hsync-len = <10>;
				vsync-len = <10>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};

&lcdif2 {
        lcd-supply = <&reg_lcd_3v3>;

	display = <&display1>;
	disp-dev = "ldb";
	status = "disabled";

	assigned-clocks = <&clks IMX6SX_CLK_LCDIF2_SEL>;
	assigned-clock-parents = <&clks IMX6SX_CLK_LDB_DI0>;
	assigned-clock-rates = <0>;

	display1: display@1 {
		bits-per-pixel = <16>;
		bus-width = <18>;
	};
};

&ldb {
	status = "disabled";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		crtc = "lcdif2";
		status = "okay";

		display-timings {
			native-mode = <&t_lvds>;
			t_lvds: t_lvds_default {
				/* values may be changed in bootscript, default is for Hannstar 10" display */
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};

&pwm1 {
	#pwm-cells = <2>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm2 {
	#pwm-cells = <2>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-lcdif1";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds";
	status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_psu_5v>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_psu_5v>;
	status = "okay";
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio_buff 7 GPIO_ACTIVE_LOW>; /* PCIE_PERST_L */
	disable-gpio = <&gpio_buff 1 GPIO_ACTIVE_LOW>; /* WL REG ON */
	clkreq-gpio = <&gpio2 12 GPIO_ACTIVE_LOW>; /* PCIe_CLKREQ */
	status = "disabled";
};

&pxp {
	status = "okay";
};

&sai1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_sai1>;
        status = "disabled";
};

&spdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spdif>;
	status = "okay";
};

&ssi2 {
	#sound-dai-cells = <0>;
	fsl,mode = "i2s-master";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

/* Bluetooth UART */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
	resets = <&modem_reset>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg1_id>;
	status = "okay";
};

&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus>;
	dr_mode = "host";
	status = "okay";
};

&usdhc2 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	keep-power-in-suspend;
	non-removable;
	pm-ignore-notify;
	cap-power-off; 
	mmc-pwrseq = <&usdhc2_pwrseq>;
	status = "okay";
	max-frequency = <100000000>;
	brcmf: bcrmf@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
		interrupt-parent = <&gpio6>;
		interrupts = <0 IRQ_TYPE_LEVEL_LOW>;  /* WL_HOST_WAKE = GPIO6_IO00 active low for M.2. */
		interrupt-names = "host-wake";
	};
};

/* For uSD socket on COM Carrier Board */
&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	cd-gpios = <&gpio2 16 GPIO_ACTIVE_LOW>;
	vmmc-supply = <&vcc_sd4>;
	no-1-8-v;
	keep-power-in-suspend;
	wakeup-source;
	status = "okay";
};

&i2c1 {
	
	wm8731: wm8731@1a {
		#sound-dai-cells = <0>;
		compatible = "wlf,wm8731";
		reg = <0x1a>;
		clocks = <&clks IMX6SX_CLK_AUDIO>, <&clks IMX6SX_CLK_PLL4_AUDIO_DIV>;
		clock-names = "mclk", "mclk_parent";
		AVDD-supply = <&vgen4_reg>;
		HPVDD-supply = <&vgen4_reg>;
		DCVDD-supply = <&vgen4_reg>;
		DBVDD-supply = <&vgen4_reg>;
	};

	/* AR1021 touch controller through RGB display interface connector on Carrier Board */
	ar1021_rgb@4d {
		compatible = "microchip,ar1021-i2c";
		reg = <0x4d>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rgb_connector>;
		interrupt-parent = <&gpio1>;
		interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
		ar1021,swap_xy;
		ar1021,invert_x;
		#ar1021,invert_y;
		status = "disabled";
	};
	/* AR1021 touch controller through LVDS0 display interface connector on Carrier Board */
	ar1021_lvds0@4d {
		compatible = "microchip,ar1021-i2c";
		reg = <0x4d>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvds0_connector>;
		interrupt-parent = <&gpio2>;
		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
		ar1021,swap_xy;
		ar1021,invert_x;
		#ar1021,invert_y;
		status = "disabled";
	};

	/* eGalax touch controller through RGB display interface connector on Carrier Board */
	egalax_ts_rgb@4 {
		compatible = "eeti,egalax_ts";
		reg = <0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rgb_connector>;
		interrupt-parent = <&gpio1>;
		interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
		wakeup-gpios = <&gpio1 17 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};
	/* eGalax touch controller through LVDS0 display interface connector on Carrier Board */
	egalax_ts_lvds0@4 {
		compatible = "eeti,egalax_ts";
		reg = <0x4>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvds0_connector>;
		interrupt-parent = <&gpio2>;
		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
		wakeup-gpios = <&gpio2 15 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};

	/* FocalTech touch controller through RGB display interface connector on Carrier Board */
	edt-ft5x06_rgb@38 {
		compatible = "edt,edt-ft5x06";
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rgb_connector>;
		interrupt-parent = <&gpio1>;
		interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
		reset-gpios = <&gpio4 19 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};
	/* FocalTech touch controller through LVDS0 display interface connector on Carrier Board */
	edt-ft5x06_lvds0@38 {
		compatible = "edt,edt-ft5x06";
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvds0_connector>;
		interrupt-parent = <&gpio2>;
		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
		status = "disabled";
	};

	/* Ilitek touch controller through RGB display interface connector on Carrier Board */
	ilitek_aim_rgb@41 {
		compatible = "ilitek,ilitek_aim";
		reg = <0x41>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rgb_connector>;
		interrupt-parent = <&gpio1>;
		interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
		reset-gpios = <&gpio4 19 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};
	/* Ilitek touch controller through LVDS0 display interface connector on Carrier Board */
	ilitek_aim_lvds0@41 {
		compatible = "ilitek,ilitek_aim";
		reg = <0x41>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvds0_connector>;
		interrupt-parent = <&gpio2>;
		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
		status = "disabled";
	};

	/* Atmel MXT1664 touch controller through RGB display interface connector on Carrier Board */
	mxt1664_ts_rgb@4b {
		compatible = "atmel,mxt1664_ts";
		reg = <0x4b>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rgb_connector>;
		interrupt-parent = <&gpio1>;
		interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
		status = "disabled";
	};

	/* Atmel MXT1664 touch controller through LVDS0 display interface connector on Carrier Board */
	mxt1664_ts_lvds0@4b {
		compatible = "atmel,mxt1664_ts";
		reg = <0x4b>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvds0_connector>;
		interrupt-parent = <&gpio2>;
		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
		status = "disabled";
	};

	/* Sitronix touch controller through RGB display interface connector on Carrier Board */
	sitronix_rgb@55 {
		compatible = "sitronix,sitronix_i2c";
		reg = <0x55>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rgb_connector>;
		interrupt-parent = <&gpio1>;
		interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
		reset-gpios = <&gpio4 19 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};
	/* Sitronix touch controller through LVDS0 display interface connector on Carrier Board */
	sitronix_lvds0@55 {
		compatible = "sitronix,sitronix_i2c";
		reg = <0x55>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvds0_connector>;
		interrupt-parent = <&gpio2>;
		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
		status = "disabled";
	};
	rtc: pcf8523@68 {
		compatible = "nxp,pcf8523";
		reg = <0x68>;
	};

	sii902x: sii902x@39 {
		compatible = "SiI,sii902x";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rgb_connector>;
		interrupt-parent = <&gpio1>;
		interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
		resets = <&sii902x_reset>;
		mode_str ="800x600M@60";
		bits-per-pixel = <24>;
		reg = <0x39>;
		status = "disbled";
	};
};

&i2c2 {
	gpio_buff: pca6416@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
		gpio-line-names = "BT_REG_ON", "WL_REG_ON", "VBAT_VSEL",
			"BT_DEV_WAKE", "", "AUD_CODEC_MUX_CTRL1",
			"VDDIO_VSEL", "PCIE_PERST_L", "",
			"DIR_WL_DEV_WAKE", "PCIE_CLK_MUX_CTRL", "AUD_CODEC_MUX_CTRL2",
			"DIR_BT_AUD_WS_CLK", "USER_BTN", "USER_LED1", "USER_LED2";

		hog_VBAT_VSEL {
			gpio-hog;
			gpios = <2 0>;
			output-low; /* LOW = 3.3V, HIGH = 3.6V */
		};
		hog_AUD_CODEC_MUX_CTRL1 {
			gpio-hog;
			gpios = <5 0>;
			output-low;
		};
		hog_VDDIO_VSEL {
			gpio-hog;
			gpios = <6 0>;
			output-high; /* LOW = 1.8V, HIGH = 3.3V */
		};
		hog_DIR_WL_DEV_WAKE {
			gpio-hog;
			gpios = <9 0>;
			output-low;
		};
		hog_PCIE_CLK_MUX_CTRL {
			gpio-hog;
			gpios = <10 0>;
			output-high; /* LOW = External Reference Clock, HIGH = i.MX Generated Clock */
		};
		hog_AUD_CODEC_MUX_CTRL2 {
			gpio-hog;
			gpios = <11 0>;
			output-low;
		};
	};
};


&vadc {
	vadc_in = <0>;
	csi_id = <1>;
	status = "okay";
	port {
		vadc_ep: endpoint {
			remote-endpoint = <&csi2_ep>;
		};
	};
};

&iomuxc {
	pinctrl-0 = <&pinctrl_lcdif_ctrl>, <&pinctrl_exp_conn>;

	imx6xea-com-kit {

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6SX_PAD_CSI_DATA00__AUDMUX_AUD6_TXC   0x130b0
				MX6SX_PAD_CSI_DATA01__AUDMUX_AUD6_TXFS  0x130b0
				MX6SX_PAD_CSI_HSYNC__AUDMUX_AUD6_TXD    0x120b0
				MX6SX_PAD_CSI_VSYNC__AUDMUX_AUD6_RXD    0x130b0
				MX6SX_PAD_CSI_PIXCLK__AUDMUX_MCLK       0x130b0
			>;
		};

		pinctrl_canfd1: canfd1grp-1 {
			fsl,pins = <
				MX6SX_PAD_QSPI1B_DQS__CANFD_TX1         0x1b0b0
				MX6SX_PAD_QSPI1A_SS1_B__CANFD_RX1       0x1b0b0
			>;
		};

		pinctrl_canfd2: canfd2grp-1 {
			fsl,pins = <
				MX6SX_PAD_QSPI1B_SS1_B__CANFD_RX2       0x1b0b0
				MX6SX_PAD_QSPI1A_DQS__CANFD_TX2         0x1b0b0
			>;
		};

		pinctrl_rgb_connector: rgb_connector_grp {
			fsl,pins = <
				MX6SX_PAD_CSI_DATA03__GPIO1_IO_17       0x1f0b0
				MX6SX_PAD_QSPI1A_DATA3__GPIO4_IO_19     0x1f0b0
			>;
		};

		pinctrl_lvds0_connector: lvds0_connector_grp {
			fsl,pins = <
				MX6SX_PAD_KEY_ROW0__GPIO2_IO_15 0x80000000
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1B_DQS__CAN1_TX		0x1b020
				MX6SX_PAD_QSPI1A_SS1_B__CAN1_RX		0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1B_SS1_B__CAN2_RX		0x1b020
				MX6SX_PAD_QSPI1A_DQS__CAN2_TX		0x1b020
			>;
		};

		pinctrl_lcdif_dat: lcdifdatgrp {
			fsl,pins = <
				MX6SX_PAD_LCD1_DATA00__LCDIF1_DATA_0 0x4001b0b0
				MX6SX_PAD_LCD1_DATA01__LCDIF1_DATA_1 0x4001b0b0
				MX6SX_PAD_LCD1_DATA02__LCDIF1_DATA_2 0x4001b0b0
				MX6SX_PAD_LCD1_DATA03__LCDIF1_DATA_3 0x4001b0b0
				MX6SX_PAD_LCD1_DATA04__LCDIF1_DATA_4 0x4001b0b0
				MX6SX_PAD_LCD1_DATA05__LCDIF1_DATA_5 0x4001b0b0
				MX6SX_PAD_LCD1_DATA06__LCDIF1_DATA_6 0x4001b0b0
				MX6SX_PAD_LCD1_DATA07__LCDIF1_DATA_7 0x4001b0b0
				MX6SX_PAD_LCD1_DATA08__LCDIF1_DATA_8 0x4001b0b0
				MX6SX_PAD_LCD1_DATA09__LCDIF1_DATA_9 0x4001b0b0
				MX6SX_PAD_LCD1_DATA10__LCDIF1_DATA_10 0x4001b0b0
				MX6SX_PAD_LCD1_DATA11__LCDIF1_DATA_11 0x4001b0b0
				MX6SX_PAD_LCD1_DATA12__LCDIF1_DATA_12 0x4001b0b0
				MX6SX_PAD_LCD1_DATA13__LCDIF1_DATA_13 0x4001b0b0
				MX6SX_PAD_LCD1_DATA14__LCDIF1_DATA_14 0x4001b0b0
				MX6SX_PAD_LCD1_DATA15__LCDIF1_DATA_15 0x4001b0b0
				MX6SX_PAD_LCD1_DATA16__LCDIF1_DATA_16 0x4001b0b0
				MX6SX_PAD_LCD1_DATA17__LCDIF1_DATA_17 0x4001b0b0
				MX6SX_PAD_LCD1_DATA18__LCDIF1_DATA_18 0x4001b0b0
				MX6SX_PAD_LCD1_DATA19__LCDIF1_DATA_19 0x4001b0b0
				MX6SX_PAD_LCD1_DATA20__LCDIF1_DATA_20 0x4001b0b0
				MX6SX_PAD_LCD1_DATA21__LCDIF1_DATA_21 0x4001b0b0
				MX6SX_PAD_LCD1_DATA22__LCDIF1_DATA_22 0x4001b0b0
				MX6SX_PAD_LCD1_DATA23__LCDIF1_DATA_23 0x4001b0b0
			>;
		};

		pinctrl_lcdif_ctrl: lcdifctrlgrp {
			fsl,pins = <
				MX6SX_PAD_LCD1_CLK__LCDIF1_CLK	0x4001b0b0
				MX6SX_PAD_LCD1_ENABLE__LCDIF1_ENABLE 0x4001b0b0
				MX6SX_PAD_LCD1_VSYNC__LCDIF1_VSYNC 0x4001b0b0
				MX6SX_PAD_LCD1_HSYNC__LCDIF1_HSYNC 0x4001b0b0
				MX6SX_PAD_LCD1_RESET__GPIO3_IO_27 0x4001b0b0
				MX6SX_PAD_GPIO1_IO09__GPIO1_IO_9 0x4001b0b0
				MX6SX_PAD_ENET1_CRS__GPIO2_IO_1 0x110b0
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6SX_PAD_USB_H_STROBE__PWM1_OUT 0x110b0
			>;
		};

		pinctrl_pwm2: pwm2grp {
			fsl,pins = <
				MX6SX_PAD_USB_H_DATA__PWM2_OUT 0x110b0
			>;
		};


		pinctrl_sai1: sai1grp {
				fsl,pins = <
						MX6SX_PAD_CSI_DATA00__SAI1_TX_BCLK     0x130b0
						MX6SX_PAD_CSI_DATA01__SAI1_TX_SYNC     0x130b0
						MX6SX_PAD_CSI_HSYNC__SAI1_TX_DATA_0    0x120b0
						MX6SX_PAD_CSI_VSYNC__SAI1_RX_DATA_0    0x130b0
						MX6SX_PAD_CSI_PIXCLK__AUDMUX_MCLK      0x130b0
				>;
		};

		pinctrl_spdif: spdifgrp {
			fsl,pins = <
				MX6SX_PAD_ENET1_RX_CLK__SPDIF_OUT          0x1b0b0
			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX6SX_PAD_KEY_COL2__GPIO2_IO_12		0x17059  /* PCIe_CLKREQ */
			>;
		};

		pinctrl_vcc_sd4: vccsd4grp {
			fsl,pins = <
				MX6SX_PAD_SD4_RESET_B__GPIO6_IO_22		0x17059
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO04__UART1_TX		0x1f0b1
				MX6SX_PAD_GPIO1_IO05__UART1_RX		0x1f0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6SX_PAD_SD1_DATA1__UART2_TX		0x1b0b1
				MX6SX_PAD_SD1_DATA0__UART2_RX		0x1b0b1
				MX6SX_PAD_SD1_DATA3__UART2_RTS_B	0x1b0b1
				MX6SX_PAD_SD1_DATA2__UART2_CTS_B	0x1b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6SX_PAD_KEY_COL3__UART5_TX		0x1f0b1
				MX6SX_PAD_KEY_ROW3__UART5_RX		0x1f0b1
			>;
		};

		pinctrl_usb_otg1: usbotg1grp {
			fsl,pins = <
				MX6SX_PAD_QSPI1A_DATA2__USB_OTG1_PWR	0x10b0
				MX6SX_PAD_QSPI1A_DATA2__GPIO4_IO_18     0x10b0
			>;
		};

		pinctrl_usb_otg1_id: usbotg1idgrp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO10__ANATOP_OTG1_ID	0x17059
			>;
		};

		pinctrl_usb_otg2: usbot2ggrp {
			fsl,pins = <
				MX6SX_PAD_GPIO1_IO12__GPIO1_IO_12	0x10b0
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6SX_PAD_SD2_CMD__USDHC2_CMD		0x17069  /* Murata - default is 0x17059 including data lines */  
				MX6SX_PAD_SD2_CLK__USDHC2_CLK		0x10071  /* Murata - default is 0x10059 */
				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0	0x17069
				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1	0x17069
				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2	0x17069
				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3	0x17069
				MX6SX_PAD_SD1_CLK__GPIO6_IO_0		0x13041 /* WL_HOST_WAKE */
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
			fsl,pins = <
				MX6SX_PAD_SD2_CMD__USDHC2_CMD		0x170b9
				MX6SX_PAD_SD2_CLK__USDHC2_CLK		0x100b9
				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0	0x170b9
				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1	0x170b9
				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2	0x170b9
				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3	0x170b9
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
			fsl,pins = <
				MX6SX_PAD_SD2_CMD__USDHC2_CMD		0x170f9
				MX6SX_PAD_SD2_CLK__USDHC2_CLK		0x100f9
				MX6SX_PAD_SD2_DATA0__USDHC2_DATA0	0x170f9
				MX6SX_PAD_SD2_DATA1__USDHC2_DATA1	0x170f9
				MX6SX_PAD_SD2_DATA2__USDHC2_DATA2	0x170f9
				MX6SX_PAD_SD2_DATA3__USDHC2_DATA3	0x170f9
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6SX_PAD_SD4_CMD__USDHC4_CMD		0x17061
				MX6SX_PAD_SD4_CLK__USDHC4_CLK		0x10061
				MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	0x17061
				MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	0x17061
				MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	0x17061
				MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	0x17061
				MX6SX_PAD_KEY_ROW1__GPIO2_IO_16		0x17061 /* CD */
			>;
		};

		/* Expansion Board */
		pinctrl_exp_conn: expconngrp {
			fsl,pins = <
				/* GPIO_H Not Connected */
				/* GPIO_J Not Connected */
				/* GPIO_K Not Connected */
				MX6SX_PAD_QSPI1B_DATA3__GPIO4_IO_27	0x130b1 /* GPIO_P shared with QSPI*/
				/* GPIO_Q Not Connected */
				/* GPIO_R Not Connected */
				/* GPIO_S Not Connected */
				/* GPIO_T Not Connected */
				/* GPIO_U Not Connected */
				/* GPIO_V Not Connected */
				/* GPIO_W Not Connected */
				/* GPIO_X Not Connected */
				/* GPIO_Y Not Connected */
				/* GPIO_Z Not Connected */
				/* GPIO_AA Not Connected */
				/* GPIO_AB Not Connected */
				/* GPIO_AC Not Connected */
				/* GPIO_AD Not Connected */
				/* GPIO_AE Not Connected */
				/* GPIO_AF Not Connected */
				/* GPIO_AG Not Connected */
				/* GPIO_AH Not Connected */
				/* GPIO_AJ Not Connected */
				/* GPIO_AK Not Connected */
				/* GPIO_AL Not Connected */
				/* GPIO_AP Not Connected */
				/* GPIO_AQ Not Connected */
				/* GPIO_AR Not Connected */
				/* GPIO_AS Not Connected */
				/* GPIO_AT Not Connected */
				/* GPIO_AU Not Connected */
				/* GPIO_AV Not Connected */
			>;
		};
	};
};
