
---------- Begin Simulation Statistics ----------
simSeconds                                   0.052774                       # Number of seconds simulated (Second)
simTicks                                  52773799000                       # Number of ticks simulated (Tick)
finalTick                                 52773799000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1840.78                       # Real time elapsed on the host (Second)
hostTickRate                                 28669217                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17204612                       # Number of bytes of host memory used (Byte)
simInsts                                     50000003                       # Number of instructions simulated (Count)
simOps                                       50014523                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    27162                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      27170                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        105547599                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50848763                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   144255                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       52574317                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  26998                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               978441                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            409421                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1332                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           105477960                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.498439                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.283849                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  85241311     80.81%     80.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6543045      6.20%     87.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6701453      6.35%     93.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1422503      1.35%     94.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2657498      2.52%     97.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1046176      0.99%     98.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1115056      1.06%     99.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    197695      0.19%     99.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    553223      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             105477960                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   76769      3.97%      3.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      3.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      3.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               319054     16.52%     20.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc            323839     16.76%     37.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     37.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                55596      2.88%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     40.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 203772     10.55%     50.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                269569     13.95%     64.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            683164     35.36%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        99667      0.19%      0.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      16093413     30.61%     30.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        10921      0.02%     30.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     30.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     30.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     30.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     30.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      1905400      3.62%     34.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      9471713     18.02%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     52.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      1014963      1.93%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     54.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1983851      3.77%     58.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2830432      5.38%     63.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     15217084     28.94%     92.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3946873      7.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       52574317                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.498110                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1931763                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.036743                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                148073533                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                21685778                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        20975865                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  64511822                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 30289641                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         29744473                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    21468727                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     32937686                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50784901                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15410552                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     36126                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           22196466                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        4193944                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6785914                       # Number of stores executed (Count)
system.cpu.numRate                           0.481156                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1299                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           69639                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000003                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50014523                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.110952                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.110952                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.473720                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.473720                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   47001698                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  14155551                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    38198527                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   25835423                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 971103684                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 25649343                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 52773799000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       15456899                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6823941                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       121111                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       831832                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              7228                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               8163                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         8166                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses       220991                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses         3246                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     26917206                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     4.842651                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     5.243437                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      4179562     15.53%     15.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      1516808      5.64%     21.16% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      4580759     17.02%     38.18% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      3219851     11.96%     50.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      2669766      9.92%     60.06% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      3167019     11.77%     71.83% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      2524127      9.38%     81.20% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      1386172      5.15%     86.35% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       721243      2.68%     89.03% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       304626      1.13%     90.17% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       112715      0.42%     90.58% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        70414      0.26%     90.85% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        47512      0.18%     91.02% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        42484      0.16%     91.18% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        61340      0.23%     91.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%     91.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%     91.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%     91.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%     91.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%     91.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20      2312808      8.59%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           20                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     26917206                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          978352                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          142923                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             22044                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    105334502                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.474816                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.668990                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        93632452     88.89%     88.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2680159      2.54%     91.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2850384      2.71%     94.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          786098      0.75%     94.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          533492      0.51%     95.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          291430      0.28%     95.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          153022      0.15%     95.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          493668      0.47%     96.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3913797      3.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    105334502                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000003                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50014523                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    21901452                       # Number of memory references committed (Count)
system.cpu.commit.loads                      15136161                       # Number of loads committed (Count)
system.cpu.commit.amos                          43827                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       14520                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    4103439                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   29475289                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    37683528                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                282952                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        95462      0.19%      0.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     15729986     31.45%     31.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        10920      0.02%     31.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     31.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     31.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     31.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     31.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      1876958      3.75%     35.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      9384782     18.76%     54.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     54.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1014963      2.03%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1888284      3.78%     59.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2814582      5.63%     65.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     13291704     26.58%     92.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3906882      7.81%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50014523                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3913797                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       11758266                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11758266                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11758266                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11758266                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     10263014                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        10263014                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     10263014                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       10263014                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 635666952000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 635666952000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 635666952000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 635666952000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     22021280                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      22021280                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     22021280                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     22021280                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.466050                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.466050                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.466050                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.466050                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61937.648336                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61937.648336                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61937.648336                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61937.648336                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           29                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    14.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       598679                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            598679                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      8670017                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       8670017                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      8670017                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      8670017                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1592997                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1592997                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1592997                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1592997                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 111443670500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 111443670500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 111443670500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 111443670500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.072339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.072339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.072339                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.072339                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 69958.493644                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 69958.493644                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 69958.493644                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 69958.493644                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1587347                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9072427                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9072427                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      6227391                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       6227391                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 379988117500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 379988117500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     15299818                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     15299818                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.407024                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.407024                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61018.830759                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61018.830759                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      5233041                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      5233041                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       994350                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       994350                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  72371249500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  72371249500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.064991                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.064991                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 72782.470458                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 72782.470458                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data        43802                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total           43802                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data           25                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total            25                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data      1695500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total      1695500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data        43827                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total        43827                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.000570                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.000570                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        67820                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        67820                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data           25                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total           25                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data      1683000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total      1683000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.000570                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.000570                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        67320                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        67320                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2685839                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2685839                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      4035623                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      4035623                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 255678834500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 255678834500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6721462                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6721462                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.600409                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.600409                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 63355.480554                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 63355.480554                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      3436976                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      3436976                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       598647                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       598647                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  39072421000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  39072421000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.089065                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.089065                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 65267.880738                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 65267.880738                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1578.977038                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11587639                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1587347                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.300004                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1578.977038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.770985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.770985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          237                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          781                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          966                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          178110251                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         178110251                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3164064                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              94120874                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6216588                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1946802                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  29632                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2693068                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   652                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.controlMispred               692848                       # Number of times decode detected an instruction incorrectly predicted as a control (Count)
system.cpu.decode.decodedInsts               51349532                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1472394                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      4926963                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      4926963                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      4926963                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      4926963                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       302185                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       302185                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       302185                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       302185                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  18240841000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  18240841000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  18240841000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  18240841000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      5229148                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      5229148                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      5229148                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      5229148                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.057789                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.057789                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.057789                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.057789                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 60363.158330                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 60363.158330                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 60363.158330                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 60363.158330                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks           18                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total           18                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       302185                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       302185                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       302185                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       302185                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  17938656000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  17938656000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  17938656000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  17938656000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.057789                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.057789                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.057789                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.057789                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 59363.158330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 59363.158330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 59363.158330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 59363.158330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       298594                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      4926963                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      4926963                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       302185                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       302185                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  18240841000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  18240841000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      5229148                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      5229148                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.057789                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.057789                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 60363.158330                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 60363.158330                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       302185                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       302185                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  17938656000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  17938656000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.057789                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.057789                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 59363.158330                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 59363.158330                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.990766                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      5227932                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       302169                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    17.301351                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1533500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.990766                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses     10760481                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses     10760481                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               8165                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       68240141                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4854926                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            4854926                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     103978263                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1446182                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1184                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  324                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        766498                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          435                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6894674                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   136                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       16                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          105477960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.647106                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.923330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 92026560     87.25%     87.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1037840      0.98%     88.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1477958      1.40%     89.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2975185      2.82%     92.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   504949      0.48%     92.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1557758      1.48%     94.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   481193      0.46%     94.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   691804      0.66%     95.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4724713      4.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            105477960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.045998                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.646534                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6894398                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6894398                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6894398                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6894398                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          268                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             268                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          268                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            268                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     16632995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     16632995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     16632995                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     16632995                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6894666                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6894666                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6894666                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6894666                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000039                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000039                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000039                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000039                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 62063.414179                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 62063.414179                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 62063.414179                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 62063.414179                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         5673                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           69                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      82.217391                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           41                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            41                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           41                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           41                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          227                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          227                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          227                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          227                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     14712495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     14712495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     14712495                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     14712495                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 64812.753304                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 64812.753304                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 64812.753304                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 64812.753304                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6894398                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6894398                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          268                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           268                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     16632995                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     16632995                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6894666                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6894666                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000039                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000039                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 62063.414179                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 62063.414179                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           41                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           41                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          227                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          227                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     14712495                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     14712495                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 64812.753304                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 64812.753304                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           165.201458                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   165.201458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.080665                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.080665                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          227                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          227                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.110840                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           55157555                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          55157555                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     29632                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    9808892                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 25651904                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50993018                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  650                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 15456899                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6823941                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                129727                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     88519                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 25444844                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           3967                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          10760                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        12822                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                23582                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50745729                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50720338                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  31738322                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  48064728                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.480545                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.660325                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           10                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           10                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           10                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           10                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           33                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           33                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           33                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           33                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      2062000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      2062000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      2062000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      2062000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           43                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           43                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           43                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           43                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.767442                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.767442                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.767442                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.767442                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 62484.848485                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 62484.848485                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 62484.848485                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 62484.848485                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           33                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           33                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           33                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           33                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      2029000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      2029000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      2029000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      2029000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.767442                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.767442                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.767442                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.767442                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 61484.848485                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 61484.848485                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 61484.848485                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 61484.848485                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           29                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           10                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           10                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           33                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           33                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      2062000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      2062000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           43                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           43                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.767442                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.767442                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 62484.848485                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 62484.848485                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           33                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           33                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      2029000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      2029000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.767442                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.767442                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 61484.848485                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 61484.848485                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     3.715823                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           37                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           29                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.275862                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     3.715823                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.232239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.232239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            4                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          119                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          119                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      102750                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  320716                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  883                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3967                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  58646                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 3629                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           15136157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             95.418510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           391.263380                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                8967279     59.24%     59.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               154219      1.02%     60.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               110803      0.73%     61.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                75884      0.50%     61.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               103939      0.69%     62.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                52616      0.35%     62.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                38109      0.25%     62.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                38222      0.25%     63.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               129922      0.86%     63.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               299571      1.98%     65.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             912402      6.03%     71.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             647326      4.28%     76.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             531282      3.51%     79.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             266334      1.76%     81.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             398774      2.63%     84.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             278401      1.84%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             273276      1.81%     87.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             320937      2.12%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             233276      1.54%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              73842      0.49%     91.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              26237      0.17%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              33273      0.22%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              41058      0.27%     92.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              69447      0.46%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              61200      0.40%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              75313      0.50%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              75585      0.50%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              66186      0.44%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              62490      0.41%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              42649      0.28%     95.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           676305      4.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            12226                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             15136157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15413098                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                 1724364                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              17137462                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6776096                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  28926                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6805022                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      22189194                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                     1753290                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23942484                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   6907296                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      15                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               6907311                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       6907296                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          15                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   6907311                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  29632                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4573619                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                36077705                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        1474064                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6659744                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              56663196                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               51170640                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1080                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               19308657                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               44350338                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               10116806                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            40409417                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    84317258                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 45583145                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  38424926                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              39454413                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   954939                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   86833                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               86884                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  15788132                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        152366350                       # The number of ROB reads (Count)
system.cpu.rob.writes                       102130633                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50014523                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb.walker          229                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   3045                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3274                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb.walker          229                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  3045                       # number of overall hits (Count)
system.l2.overallHits::total                     3274                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       293224                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           33                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  227                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1586138                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1879622                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       293224                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           33                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 227                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1586138                       # number of overall misses (Count)
system.l2.overallMisses::total                1879622                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  17470928500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      1973500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        14481000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    109729604000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       127216987000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  17470928500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      1973500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       14481000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   109729604000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      127216987000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       293453                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           33                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                227                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1589183                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1882896                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       293453                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           33                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               227                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1589183                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1882896                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker     0.999220                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.998084                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.998261                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker     0.999220                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.998084                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.998261                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59582.191430                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 59803.030303                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 63792.951542                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 69180.363878                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    67682.218552                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59582.191430                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 59803.030303                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 63792.951542                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 69180.363878                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   67682.218552                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               579041                       # number of writebacks (Count)
system.l2.writebacks::total                    579041                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    13                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   13                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       293221                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           24                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              227                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1586137                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1879609                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       293221                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           24                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             227                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1586137                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1879609                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  16884403000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      1418000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     14027000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 106557289500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   123457137500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  16884403000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      1418000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     14027000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 106557289500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  123457137500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999209                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.727273                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.998083                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.998254                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999209                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.727273                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.998083                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.998254                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57582.516259                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 59083.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 61792.951542                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 67180.381959                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 65682.350691                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57582.516259                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 59083.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 61792.951542                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 67180.381959                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 65682.350691                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         579041                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1277282                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1277282                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        21500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        21500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        10750                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        10750                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           227                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              227                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     14481000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     14481000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          227                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            227                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 63792.951542                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 63792.951542                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          227                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          227                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     14027000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     14027000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 61792.951542                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61792.951542                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                900                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   900                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           594145                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              594145                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  38426941000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    38426941000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         595045                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            595045                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.998488                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.998488                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 64676.031945                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 64676.031945                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       594145                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          594145                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  37238651000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  37238651000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.998488                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.998488                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 62676.031945                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 62676.031945                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.mmu.dtb.walker          229                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data           2145                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2374                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       293224                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           33                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       991993                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1285250                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  17470928500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      1973500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  71302663000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  88775565000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       293453                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           33                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       994138                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1287624                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.999220                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.997842                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.998156                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59582.191430                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 59803.030303                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 71878.191681                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 69072.604552                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            13                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       293221                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           24                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       991992                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1285237                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  16884403000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      1418000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  69318638500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  86204459500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999209                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.727273                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.997841                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.998146                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57582.516259                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 59083.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69878.223312                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67072.811863                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data            3415                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total               3415                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        27000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         27000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data          3415                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             3415                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data     7.906296                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total     7.906296                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data         3415                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total           3415                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data     38899500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total     38899500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 11390.775988                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 11390.775988                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       598697                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           598697                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       598697                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       598697                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 12064.969288                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       585623                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     582315                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.005681                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                     6114000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   12064.969288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.736387                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.736387                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16382                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   65                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  698                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 6527                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 9092                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999878                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   30697305                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  30697305                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    579041.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    293220.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       227.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1586136.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000126216128                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        35776                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        35776                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3995620                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             544085                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1879609                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     579041                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1879609                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   579041                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.41                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1879609                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               579041                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  705363                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  457387                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  352237                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  254069                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   56076                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   54288                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     186                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   2927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  10180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  18810                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  24964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  34764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  40593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  45217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  43773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  43784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  44187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  40936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  38196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  36604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  37998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  37464                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  35885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  36305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   3239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        35776                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      52.533961                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     37.899274                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     64.682271                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63          29749     83.15%     83.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127         2312      6.46%     89.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191         2070      5.79%     95.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-255         1122      3.14%     98.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-319          256      0.72%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-383           65      0.18%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-447           34      0.10%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-511           58      0.16%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-575           82      0.23%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-639           26      0.07%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3456-3519            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         35776                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        35776                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.183391                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.171529                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.649157                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            32847     91.81%     91.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              229      0.64%     92.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1977      5.53%     97.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              579      1.62%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               97      0.27%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               32      0.09%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               12      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         35776                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               120294976                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             37058624                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2279445070.83903503                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              702216340.34722412                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   52773775000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      21464.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     18766080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         1536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        14528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    101512704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     37054528                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 355594638.923000395298                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 29105.352070636414                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 275288.121668102744                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1923543612.996289968491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 702138726.075035810471                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       293221                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          227                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1586137                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       579041                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   7453612696                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       635348                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6666544                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  54048795064                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2989753866762                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25419.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     26472.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29368.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34075.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5163285.27                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     18766144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         1536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        14528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    101512768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      120294976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        14528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        14528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     37058624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     37058624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       293221                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           24                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1586137                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1879609                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       579041                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         579041                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    355595852                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        29105                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         275288                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1923544826                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2279445071                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       275288                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        275288                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    702216340                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        702216340                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    702216340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    355595852                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        29105                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        275288                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1923544826                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2981661411                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1879607                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              578977                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        53643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        53212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        53811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        53674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        53959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        56084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        54252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        54546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       136807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       118781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        51594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        51465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        53380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        53087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        53149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        52592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        52328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        52406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        52367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        54840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        54647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        54782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        54640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        54645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        56218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        57423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        57001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        54677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        54999                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        54807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        54720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        55071                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        18076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        17878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        17996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        17996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        18188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        18047                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        18025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        18332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        18188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        18124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        18126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        18124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        18194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        17996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        17996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        18005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        18125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        18124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        18109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        18151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        18065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        18012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        17939                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        18095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        18025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        18129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        18170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        18149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        18148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        18148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        18148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        18149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             28631624008                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6262850524                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        61509709652                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15232.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32724.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1682844                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             478102                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.53                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           82.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       297633                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   528.661163                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   396.669183                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   309.694676                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        37297     12.53%     12.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        32325     10.86%     23.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        16455      5.53%     28.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        59268     19.91%     48.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        11045      3.71%     52.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         6106      2.05%     54.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895       102816     34.54%     89.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2765      0.93%     90.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        29556      9.93%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       297633                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             120294848                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           37054528                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2279.442645                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              702.138726                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   15.52                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.87                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.66                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    502359215.904005                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    667859405.337599                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4223293494.604836                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1087299066.336002                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 9390089557.161631                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 43424335822.996658                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1085144968.320059                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  60380381530.660522                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1144.135588                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1441615738                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2372300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48959883262                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    425899891.871997                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    566228445.988796                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   3682929006.892817                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1088783672.255997                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 9390089557.161631                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 42348829217.788605                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1911522924.864043                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  59414282716.823845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1125.829177                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2723066236                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2372300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  47678432764                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1285463                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        579041                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1277282                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              3626                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             594145                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            594145                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1285464                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5619168                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5619172                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5619172                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    157353536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    157353552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                157353552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              211                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1883239                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1883239    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1883239                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          6858705500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         9920300310                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3739560                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1864560                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1296793                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1177738                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1287273                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             3626                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            3626                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            595045                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           595045                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            227                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1296567                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          454                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4772972                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           95                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       894232                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5667753                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        14528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    140023120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     18782144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               158821904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          588195                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  37630976                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2474510                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.006929                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.082962                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2457366     99.31%     99.31% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   17142      0.69%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       2      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2474510                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2190069000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            227000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1591208498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             37491                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         302186497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3781437                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1886231                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        16934                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  52773799000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.045385                       # Number of seconds simulated (Second)
simTicks                                  45385471000                       # Number of ticks simulated (Tick)
finalTick                                 98159270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1981.97                       # Real time elapsed on the host (Second)
hostTickRate                                 22899127                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17498500                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100022380                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    50455                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      50466                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         90770942                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50370641                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    77550                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51346796                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   9717                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               440319                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            144617                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 451                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            90744251                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.565841                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.370071                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  72303452     79.68%     79.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4085972      4.50%     84.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7562582      8.33%     92.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1072175      1.18%     93.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2798702      3.08%     96.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    948594      1.05%     97.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1332288      1.47%     99.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    136259      0.15%     99.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    504227      0.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              90744251                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   16116      0.76%      0.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  59837      2.84%      3.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      3.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      3.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      3.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      3.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               472447     22.39%     25.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc            423221     20.06%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     46.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 105370      4.99%     51.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                144407      6.84%     57.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            888632     42.11%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        53278      0.10%      0.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      11019045     21.46%     21.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       165887      0.32%     21.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     21.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     21.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     21.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     21.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      2789432      5.43%     27.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc     13924951     27.12%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     54.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1314128      2.56%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1599182      3.11%     60.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     17684465     34.44%     94.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      2796428      5.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51346796                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.565674                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2110030                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.041094                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                119375800                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                14469371                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        14129679                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  76181785                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 36421277                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         36218058                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    14423972                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     38979576                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50369434                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      18021219                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     11531                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           22419507                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2887674                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4398288                       # Number of stores executed (Count)
system.cpu.numRate                           0.554907                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             485                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           26691                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999997                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50007857                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.815419                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.815419                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.550837                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.550837                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39302485                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   9790769                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    50149527                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   33442347                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 916867459                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 33355328                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 98159270000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18036050                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4414122                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        65586                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       461887                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              2037                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               3033                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         3033                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses        87177                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses          628                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     34209045                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     3.673645                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     4.889945                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      9703683     28.37%     28.37% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      1792943      5.24%     33.61% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      7185125     21.00%     54.61% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      4097883     11.98%     66.59% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      1418528      4.15%     70.74% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      3216765      9.40%     80.14% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      2845143      8.32%     88.46% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       894714      2.62%     91.07% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       433272      1.27%     92.34% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       196027      0.57%     92.91% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10        49397      0.14%     93.06% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        48212      0.14%     93.20% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        25092      0.07%     93.27% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        30789      0.09%     93.36% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        43709      0.13%     93.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%     93.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%     93.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%     93.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%     93.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%     93.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20      2227763      6.51%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           20                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     34209045                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts          443475                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           77099                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              7660                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     90680103                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.551476                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.828054                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        80111981     88.35%     88.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1830355      2.02%     90.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2625346      2.90%     93.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          464565      0.51%     93.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          423828      0.47%     94.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          320214      0.35%     94.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          187176      0.21%     94.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          619427      0.68%     95.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4097211      4.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     90680103                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999997                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50007857                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    22286707                       # Number of memory references committed (Count)
system.cpu.commit.loads                      17896587                       # Number of loads committed (Count)
system.cpu.commit.amos                          23677                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        7860                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2844652                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   36087702                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    33322649                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                189759                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        51464      0.10%      0.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     10847935     21.69%     21.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       165887      0.33%     22.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     22.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     22.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     22.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     22.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      2775976      5.55%     27.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc     13879888     27.76%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1264404      2.53%     57.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1590465      3.18%     61.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     16655860     33.31%     94.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2775978      5.55%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50007857                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4097211                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13123493                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13123493                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13123493                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13123493                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      9205919                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         9205919                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      9205919                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        9205919                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 528199744500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 528199744500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 528199744500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 528199744500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     22329412                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      22329412                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     22329412                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     22329412                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.412278                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.412278                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.412278                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.412278                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 57376.101669                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 57376.101669                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 57376.101669                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 57376.101669                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       453810                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            453810                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      7877988                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       7877988                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      7877988                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      7877988                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1327931                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1327931                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1327931                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1327931                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  87182780000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  87182780000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  87182780000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  87182780000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.059470                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.059470                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.059470                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.059470                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 65653.094927                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 65653.094927                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 65653.094927                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 65653.094927                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1325979                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     11133610                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        11133610                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      6829359                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       6829359                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 383730767000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 383730767000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     17962969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     17962969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.380191                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.380191                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 56188.401723                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 56188.401723                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      5945124                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      5945124                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       884235                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       884235                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  58537352500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  58537352500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.049225                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.049225                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 66201.125832                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 66201.125832                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data        23670                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total           23670                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            7                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             7                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       318000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       318000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data        23677                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total        23677                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.000296                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.000296                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 45428.571429                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 45428.571429                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            7                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            7                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       314500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       314500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.000296                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.000296                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 44928.571429                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 44928.571429                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1989883                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1989883                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      2376560                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      2376560                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 144468977500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 144468977500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4366443                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4366443                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.544278                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.544278                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60789.114308                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60789.114308                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1932864                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1932864                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       443696                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       443696                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  28645427500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  28645427500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.101615                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.101615                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 64560.932485                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 64560.932485                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             16282550                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1328027                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              12.260707                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          422                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          912                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          712                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          180150691                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         180150691                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3656684                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              78328079                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   7165542                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1582198                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  11748                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1895262                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   166                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.controlMispred               890620                       # Number of times decode detected an instruction incorrectly predicted as a control (Count)
system.cpu.decode.decodedInsts               50582188                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1882273                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      2684735                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      2684735                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      2684735                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      2684735                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       202620                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       202620                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       202620                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       202620                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  12469464000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  12469464000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  12469464000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  12469464000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      2887355                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      2887355                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      2887355                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      2887355                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.070175                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.070175                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.070175                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.070175                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 61541.131182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 61541.131182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 61541.131182                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 61541.131182                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks           17                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total           17                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       202620                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       202620                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       202620                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       202620                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  12266844000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  12266844000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  12266844000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  12266844000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.070175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.070175                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.070175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.070175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 60541.131182                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 60541.131182                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 60541.131182                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 60541.131182                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       200671                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      2684735                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      2684735                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       202620                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       202620                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  12469464000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  12469464000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      2887355                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      2887355                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.070175                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.070175                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 61541.131182                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 61541.131182                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       202620                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       202620                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  12266844000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  12266844000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.070175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.070175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 60541.131182                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 60541.131182                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.995490                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      2888571                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       202636                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    14.254974                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.995490                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999718                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999718                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      5977330                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      5977330                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles                 89                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       72319091                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4538820                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            4538820                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      89487937                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1805052                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.pendingTrapStallCycles        353699                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   8385922                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     2                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           90744251                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.797043                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.095362                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 76670879     84.49%     84.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   691832      0.76%     85.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1382728      1.52%     86.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  3507585      3.87%     90.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   498112      0.55%     91.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2016402      2.22%     93.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   250680      0.28%     93.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1039806      1.15%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4686227      5.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             90744251                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.050003                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.796721                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8385916                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8385916                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8385916                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8385916                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            6                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               6                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            6                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              6                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       402000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       402000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       402000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       402000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8385922                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8385922                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8385922                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8385922                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000001                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000001                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        67000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        67000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        67000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        67000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          142                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            142                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            5                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            5                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       349500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       349500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       349500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       349500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        69900                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        69900                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        69900                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        69900                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8385916                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8385916                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            6                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             6                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       402000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       402000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8385922                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8385922                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000001                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        67000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        67000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            5                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            5                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       349500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       349500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000001                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        69900                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        69900                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           229.809860                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             15280546                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                232                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           65864.422414                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   229.809860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.112212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.112212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          232                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          232                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.113281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           67087381                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          67087381                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     11748                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1165524                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 20821235                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50448191                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   47                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18036050                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4414122                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 69690                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     28937                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 20723712                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2142                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           3633                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         4356                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 7989                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50357957                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50347737                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  34402636                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  50173322                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.554668                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.685676                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            4                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            6                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            4                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.250000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.250000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            4                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       56285                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  139454                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  519                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2142                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  24002                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1965                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           17896590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             63.616962                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           216.918376                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11122912     62.15%     62.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               231822      1.30%     63.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                75281      0.42%     63.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                32028      0.18%     64.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                75766      0.42%     64.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                90899      0.51%     64.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               164797      0.92%     65.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               466876      2.61%     68.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               332402      1.86%     70.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               590512      3.30%     73.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            1336976      7.47%     81.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             894870      5.00%     86.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             409642      2.29%     88.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             251307      1.40%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             330535      1.85%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             136106      0.76%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             208523      1.17%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             165529      0.92%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              98263      0.55%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              43952      0.25%     95.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              36611      0.20%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              50766      0.28%     95.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              44837      0.25%     96.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              48563      0.27%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              51909      0.29%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              53472      0.30%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              41647      0.23%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              39751      0.22%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              27649      0.15%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              20452      0.11%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           421935      2.36%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            13331                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             17896590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  18021851                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  946726                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              18968577                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4393053                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  19100                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4412153                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      22414904                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      965826                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23380730                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   8390615                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               8390615                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       8390615                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   8390615                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  11748                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5073780                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                22094560                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         784956                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   7264641                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              55514566                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50512661                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   331                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               17872803                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               52928671                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1675895                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            43388429                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    88833614                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 38473200                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  50193692                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              42976708                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   411711                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   46323                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               46339                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  13402412                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        137008770                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100967266                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999997                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50007857                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb.walker          109                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   9554                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      9663                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb.walker          109                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  9554                       # number of overall hits (Count)
system.l2.overallHits::total                     9663                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       194765                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                    5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1316334                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1511104                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       194765                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                   5                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1316334                       # number of overall misses (Count)
system.l2.overallMisses::total                1511104                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  11951885500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst          344500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     85784822500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        97737052500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  11951885500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         344500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    85784822500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       97737052500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       194874                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                  5                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1325888                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1520767                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       194874                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 5                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1325888                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1520767                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker     0.999441                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.992794                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.993646                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker     0.999441                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.992794                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.993646                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 61365.674017                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst        68900                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 65169.495356                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    64679.236174                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 61365.674017                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        68900                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 65169.495356                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   64679.236174                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               444254                       # number of writebacks (Count)
system.l2.writebacks::total                    444254                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       194762                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst                5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1316334                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1511101                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       194762                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1316334                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1511101                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  11562283500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst       334500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  83152156500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    94714774500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  11562283500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       334500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  83152156500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   94714774500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999425                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.992794                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.993644                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999425                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.992794                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.993644                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 59366.218770                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst        66900                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 63169.496875                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 62679.314288                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 59366.218770                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        66900                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 63169.496875                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 62679.314288                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         444254                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1062726                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1062726                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst             5                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                5                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       344500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       344500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            5                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              5                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        68900                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        68900                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            5                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            5                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       334500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       334500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        66900                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        66900                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                500                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   500                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           441245                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              441245                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  28174934000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    28174934000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         441745                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            441745                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.998868                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.998868                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 63853.265193                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 63853.265193                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       441245                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          441245                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  27292448000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  27292448000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.998868                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.998868                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 61853.274258                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 61853.274258                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.mmu.dtb.walker          109                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data           9054                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              9163                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       194765                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       875089                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1069854                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  11951885500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  57609888500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  69561774000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       194874                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       884143                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1079017                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.999441                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.989760                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.991508                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 61365.674017                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 65833.176397                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 65019.875609                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       194762                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       875089                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1069851                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  11562283500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  55859708500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  67421992000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999425                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.989760                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.991505                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 59366.218770                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 63833.174111                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 63019.983157                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data            1866                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total               1866                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu.data          1866                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total             1866                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu.data         1866                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total           1866                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data     21312000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total     21312000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 11421.221865                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 11421.221865                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       453827                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           453827                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       453827                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       453827                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16348.825519                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       479892                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     470209                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.020593                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16348.825519                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.997853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997853                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16292                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  147                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1312                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  625                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3938                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                10270                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.994385                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   24767459                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  24767459                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    444254.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    194762.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1316334.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000180427652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        27165                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        27165                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3329020                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             417563                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1511101                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     444254                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1511101                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   444254                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.40                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1511101                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               444254                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  613038                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  506526                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  257894                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  127749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    5858                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   3200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   4014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  16460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  24947                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  26968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  28488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  28854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  29210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  29125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  29267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  30028                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  29470                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  27984                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  27305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  27199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  27173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  27178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  27165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        27165                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      55.632137                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     45.150311                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     49.591077                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            112      0.41%      0.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          5027     18.51%     18.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47         10817     39.82%     58.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63          7140     26.28%     85.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79           742      2.73%     87.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95           560      2.06%     89.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111          385      1.42%     91.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127          324      1.19%     92.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143          356      1.31%     93.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159          284      1.05%     94.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175          286      1.05%     95.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191          270      0.99%     96.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207          333      1.23%     98.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223          165      0.61%     98.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239          110      0.40%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255           74      0.27%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271           37      0.14%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::272-287           14      0.05%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            8      0.03%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            2      0.01%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            5      0.02%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            4      0.01%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            3      0.01%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::368-383            6      0.02%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            7      0.03%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415           12      0.04%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-431            6      0.02%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447            1      0.00%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-463            3      0.01%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::464-479           11      0.04%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-495            5      0.02%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::496-511            6      0.02%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-527            8      0.03%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::528-543           13      0.05%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-559           11      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::560-575            5      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-591            9      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::592-607            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         27165                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        27165                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.354427                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.334327                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.840847                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            22641     83.35%     83.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              622      2.29%     85.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2847     10.48%     96.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              941      3.46%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               89      0.33%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               18      0.07%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                6      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         27165                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                96710464                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             28432256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2130868356.52757692                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              626461626.89376962                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   45385457000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      23210.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     12464768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     84245376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     28433152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 274642252.803766250610                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 7050.714533732613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1856219053.009277105331                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 626481368.894464135170                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       194762                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1316334                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       444254                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   5310475168                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       168254                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  39939053958                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2567046071520                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     27266.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33650.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30341.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5778329.68                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     12464768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     84245376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       96710464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     28432256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     28432256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       194762                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1316334                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1511101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       444254                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         444254                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    274642253                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst           7051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1856219053                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2130868357                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         7051                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total          7051                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    626461627                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        626461627                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    626461627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    274642253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          7051                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1856219053                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2757329983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1511101                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              444268                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        43019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        42697                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        44312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        44427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        44458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        46990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        46294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        56547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        90859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        96362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        43151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        43203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        43562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        43295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        43288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        43952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        42216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        42263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        42179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        42975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        42881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        42876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        42656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        42587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        42997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        44622                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        45043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        44179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        44453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        44293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        44274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        44191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        13781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        13741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        13702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        13702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        13705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        13880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        13907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        13936                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        13838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        13976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        13962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        13983                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        13965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        13971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        13970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        13921                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        13836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        13830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        13857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        13944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        14019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        14111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        14019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        13869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        13934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        13928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        13943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        13806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        13815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        13806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        13800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        13811                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             18817518688                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5034988532                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        45249697380                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12452.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29944.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1327686                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             360479                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            87.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           81.14                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       267190                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   468.348546                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   322.687877                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   326.612502                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        50536     18.91%     18.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        38166     14.28%     33.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        18252      6.83%     40.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        45545     17.05%     57.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         9007      3.37%     60.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         5526      2.07%     62.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        70765     26.48%     89.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2609      0.98%     89.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        26784     10.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       267190                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              96710464                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           28433152                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2130.868357                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              626.481369                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.36                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.09                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.33                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    470719476.864003                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    625803070.603204                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3434104336.588797                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  834160602.239995                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 8075366188.949261                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 37665441106.674805                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 686957587.008015                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  51792552368.927925                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1141.170318                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    873630588                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2040150000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  42471690412                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    362623532.544002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    482057727.748802                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   2922065186.207982                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  835618898.687997                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 8075366188.949261                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 36912511111.190041                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1265480069.414462                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  50855722714.742310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1120.528698                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1764351036                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2040150000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  41580969964                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1069857                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        444254                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1062725                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1958                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             441245                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            441243                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1069856                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4531138                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      4531138                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4531138                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    125142656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    125142656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                125142656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               92                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1513059                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1513059    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1513059                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          5540551500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         8028628814                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3020038                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1513141                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1086861                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       898081                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1072823                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             1958                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            1958                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            441745                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           441743                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              5                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1086855                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3981670                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       598165                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                4579845                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    113900608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     12473024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               126373952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          452184                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  28933888                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1974817                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.007086                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.083881                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1960823     99.29%     99.29% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   13994      0.71%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1974817                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1755520000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              5000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1326958000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         202621497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3057213                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1526750                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        13903                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  45385471000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
