
---------- Begin Simulation Statistics ----------
final_tick                               209935008000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78177                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660160                       # Number of bytes of host memory used
host_op_rate                                    78330                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1279.15                       # Real time elapsed on the host
host_tick_rate                              164120536                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.209935                       # Number of seconds simulated
sim_ticks                                209935008000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.099350                       # CPI: cycles per instruction
system.cpu.discardedOps                        192672                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        74738671                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.476338                       # IPC: instructions per cycle
system.cpu.numCycles                        209935008                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       135196337                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       479467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        736819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        21641                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1614908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5815                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3228854                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5820                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4488584                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3736698                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80993                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2105852                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2103717                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.898616                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65527                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              419                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50444805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50444805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50451261                       # number of overall hits
system.cpu.dcache.overall_hits::total        50451261                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1689907                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1689907                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1691871                       # number of overall misses
system.cpu.dcache.overall_misses::total       1691871                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 115999506000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 115999506000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 115999506000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 115999506000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52134712                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52134712                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52143132                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52143132                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032414                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032447                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032447                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68642.538317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68642.538317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68562.854969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68562.854969                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1429553                       # number of writebacks
system.cpu.dcache.writebacks::total           1429553                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        77561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        77561                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77561                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1612346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1612346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1612861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1612861                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 106233713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 106233713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 106329316000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 106329316000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030931                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030931                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65887.664930                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65887.664930                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65925.901860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65925.901860                       # average overall mshr miss latency
system.cpu.dcache.replacements                1612828                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40186045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40186045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       999425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        999425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  49183122000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  49183122000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41185470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41185470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49211.418566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49211.418566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        62268                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62268                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       937157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       937157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  42274605000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42274605000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45109.416032                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45109.416032                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10258760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10258760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       690482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       690482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  66816384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  66816384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.063062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96767.741954                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96767.741954                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       675189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       675189                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  63959108000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  63959108000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.061665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94727.710315                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94727.710315                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6456                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6456                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1964                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1964                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8420                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8420                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.233254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.233254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          515                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          515                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     95603000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     95603000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.061164                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.061164                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 185636.893204                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 185636.893204                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.997705                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52064197                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1612860                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.280667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.997705                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53756068                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53756068                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42697249                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43487917                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11030010                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6565476                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6565476                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6565476                       # number of overall hits
system.cpu.icache.overall_hits::total         6565476                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1085                       # number of overall misses
system.cpu.icache.overall_misses::total          1085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70223000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70223000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70223000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70223000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6566561                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6566561                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6566561                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6566561                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000165                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000165                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64721.658986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64721.658986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64721.658986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64721.658986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1026                       # number of writebacks
system.cpu.icache.writebacks::total              1026                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1085                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1085                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68053000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68053000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000165                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000165                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000165                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000165                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62721.658986                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62721.658986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62721.658986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62721.658986                       # average overall mshr miss latency
system.cpu.icache.replacements                   1026                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6565476                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6565476                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70223000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70223000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6566561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6566561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64721.658986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64721.658986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68053000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68053000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62721.658986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62721.658986                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            58.903327                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6566561                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6052.129954                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    58.903327                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.920364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.920364                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6567646                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6567646                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 209935008000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  899                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1355583                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1356482                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 899                       # number of overall hits
system.l2.overall_hits::.cpu.data             1355583                       # number of overall hits
system.l2.overall_hits::total                 1356482                       # number of overall hits
system.l2.demand_misses::.cpu.inst                186                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             257278                       # number of demand (read+write) misses
system.l2.demand_misses::total                 257464                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               186                       # number of overall misses
system.l2.overall_misses::.cpu.data            257278                       # number of overall misses
system.l2.overall_misses::total                257464                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37921000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  61357294035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      61395215035                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37921000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  61357294035                       # number of overall miss cycles
system.l2.overall_miss_latency::total     61395215035                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1612861                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1613946                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1612861                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1613946                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.171429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.159517                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159525                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.171429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.159517                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159525                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 203876.344086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 238486.361193                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 238461.357840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 203876.344086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 238486.361193                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 238461.357840                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              231247                       # number of writebacks
system.l2.writebacks::total                    231247                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        257275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            257461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       257275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           257461                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34201000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  56210532035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56244733035                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34201000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  56210532035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56244733035                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.171429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.159515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159523                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.171429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.159515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159523                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 183876.344086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 218484.236848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 218459.234738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 183876.344086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 218484.236848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 218459.234738                       # average overall mshr miss latency
system.l2.replacements                         262238                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1429553                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1429553                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1429553                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1429553                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          986                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              986                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          986                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          986                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          346                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           346                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            490952                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                490952                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          188825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              188825                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  47127626035                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47127626035                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        679777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            679777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.277775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.277775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 249583.614643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 249583.614643                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       188825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         188825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  43351146035                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  43351146035                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.277775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.277775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 229583.720561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 229583.720561                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37921000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37921000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.171429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.171429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 203876.344086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 203876.344086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34201000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34201000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.171429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.171429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 183876.344086                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 183876.344086                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        864631                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            864631                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        68453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14229668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14229668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       933084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        933084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.073362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 207875.009130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 207875.009130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        68450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12859386000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12859386000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.073359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 187865.390796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 187865.390796                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.869231                       # Cycle average of tags in use
system.l2.tags.total_refs                     3205809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    262750                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.200986                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    162000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.772987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.134784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       496.961461                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999745                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6675068                       # Number of tag accesses
system.l2.tags.data_accesses                  6675068                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   3699388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   4085774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035188606750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       135715                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       135715                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4388068                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3569966                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257461                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     231247                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4119376                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3699952                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  30626                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   564                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      17.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                        16                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    222578                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4119376                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3699952                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  184964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  185385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  194878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  195837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  198380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  200269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  206668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  208410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  209683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  211811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 213747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 217424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 220792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 222012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 224744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 228703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  71470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  70208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  60705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  59742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  57156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  55234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  48844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  47074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                  45793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                  43659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                  41702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                  38036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                  34639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                  33411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                  30671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  26699                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  54829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  57213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  60031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  62399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  67623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  75419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  77174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  85404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  87421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 105392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 124156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 129109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 140035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 139935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 137467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 135473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 133367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 131294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 129024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 126971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 125669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 125363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 118539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 118018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 104175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 103196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  87165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  85217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  34061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  33712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  32858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  32293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  31851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  31487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  30122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  28673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  27267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  25771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  24671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  22622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  19889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  16884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14012                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       135715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.127355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    152.999719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       135703     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        135715                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       135715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      27.258394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     25.457441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     10.166456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         35994     26.52%     26.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          6139      4.52%     31.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21         15796     11.64%     42.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23          2368      1.74%     44.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          2713      2.00%     46.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27          1922      1.42%     47.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          5533      4.08%     51.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31          3320      2.45%     54.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33         39993     29.47%     83.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35           772      0.57%     84.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37          1474      1.09%     85.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39          1650      1.22%     86.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41          1145      0.84%     87.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43          1604      1.18%     88.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45          4224      3.11%     91.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47          1811      1.33%     93.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49          8568      6.31%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51            93      0.07%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53            83      0.06%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55            77      0.06%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57            48      0.04%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59            53      0.04%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61            84      0.06%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63            41      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65           202      0.15%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        135715                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 1960064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               263640064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            236796928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1255.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1127.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  209934941000                       # Total gap between requests
system.mem_ctrls.avgGap                     429571.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       190464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    261489280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    236759872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 907252.210169730242                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1245572534.524589538574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1127776992.772925138474                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2976                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      4116400                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      3699952                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    273019000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 479236852250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5215131450500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     91740.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data    116421.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1409513.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       190464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    263448576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     263639040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       190464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       190464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    236796928                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    236796928                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          186                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       257274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         257460                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       231247                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        231247                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       907252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1254905404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1255812656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       907252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       907252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1127953505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1127953505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1127953505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       907252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1254905404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2383766161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4088746                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             3699373                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       258867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       250491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       228848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       249577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       266885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       268541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       289187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       272287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       304709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       241516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       275005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       225156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       239503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       284019                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       226108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       208047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       234896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       221472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       205954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       224080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       243376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       241696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       264464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       247552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       282625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       221218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       250726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       201344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       215423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       260387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       200688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       183472                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            402845883750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           20443730000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       479509871250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                98525.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          117275.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3821382                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            3439668                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       527067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   945.683915                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   853.469710                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.523707                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        20502      3.89%      3.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11650      2.21%      6.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4529      0.86%      6.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3741      0.71%      7.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3106      0.59%      8.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4388      0.83%      9.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5003      0.95%     10.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        20959      3.98%     14.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       453189     85.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       527067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             261679744                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          236759872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1246.479787                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1127.776993                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   18.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               8.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1917189960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1019006835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    14884593780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    9831817800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16571923680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28474612770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  56636422080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  129335566905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   616.074318                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 145763638500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   7010120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57161249500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1846082700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       981212430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    14309009820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    9478909260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 16571923680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27815433990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  57191520000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  128194091880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   610.637040                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 147219771750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   7010120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55705116250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68636                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       231247                       # Transaction distribution
system.membus.trans_dist::CleanEvict            25517                       # Transaction distribution
system.membus.trans_dist::ReadExReq            188825                       # Transaction distribution
system.membus.trans_dist::ReadExResp           188824                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68636                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       771685                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 771685                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    500435968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               500435968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            257477                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  257477    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              257477                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         15616972750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16846643500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            934169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1660800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1026                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          214266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           679777                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          679776                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       933084                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3196                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4838549                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4841745                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2161664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   3115430912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             3117592576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          262238                       # Total snoops (count)
system.tol2bus.snoopTraffic                 236796928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1876226                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014661                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.120215                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1848723     98.53%     98.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27498      1.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1876226                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 209935008000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        49008083456                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          35807997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53224382997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            25.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
