# (C) 2001-2022 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files from any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License Subscription 
# Agreement, Intel FPGA IP License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Intel and sold by 
# Intel or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


set_global_assignment -name TOP_LEVEL_ENTITY cxltyp3_memexp_ddr4_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 22.4.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "02:50:54  JUNE 02, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "22.4.0 Pro Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name FAMILY Agilex
set_global_assignment -name DEVICE AGIB027R29A1E2VR3
set_global_assignment -name FLOW_DISABLE_ASSEMBLER OFF
set_global_assignment -name NUM_PARALLEL_PROCESSORS 16
set_global_assignment -name GENERATE_COMPRESSED_SOF ON
set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE OTHER
set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS 6A
set_global_assignment -name PWRMGT_SLAVE_DEVICE1_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE2_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE3_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE4_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE5_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE6_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE7_ADDRESS 00
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_M 2
set_global_assignment -name PWRMGT_TRANSLATED_VOLTAGE_VALUE_UNIT MILLIVOLTS
set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "DIRECT FORMAT"
set_global_assignment -name USE_PWRMGT_SCL SDM_IO0
set_global_assignment -name USE_PWRMGT_SDA SDM_IO11
set_global_assignment -name USE_CONF_DONE SDM_IO16
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "ACTIVE SERIAL X4"
set_global_assignment -name MINIMUM_SEU_INTERVAL 10000
set_global_assignment -name ACTIVE_SERIAL_CLOCK AS_FREQ_115MHZ_IOSC
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1

source ./constraints/cxltyp3ddr_quartus_constraints_ed_en.tcl

#set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2009
#set_global_assignment -name REMOVE_DUPLICATE_LOGIC ON
#set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION ON
#set_global_assignment -name REMOVE_DUPLICATE_REGISTERS OFF
#set_global_assignment -name OPTIMIZATION_MODE "SUPERIOR PERFORMANCE WITH MAXIMUM PLACEMENT EFFORT"
#set_global_assignment -name ALLOW_REGISTER_RETIMING ON
#set_global_assignment -name ALLOW_RAM_RETIMING ON
#set_global_assignment -name ALLOW_DSP_RETIMING ON
#set_global_assignment -name STATE_MACHINE_PROCESSING "ONE-HOT"
#set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION ALWAYS
#set_global_assignment -name ALM_REGISTER_PACKING_EFFORT LOW
#set_global_assignment -name QII_AUTO_PACKED_REGISTERS NORMAL
#set_global_assignment -name OPTIMIZATION_TECHNIQUE SPEED
#set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM
#set_global_assignment -name MUX_RESTRUCTURE OFF
#set_global_assignment -name FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD ON
#set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP ON
#set_global_assignment -name MAX_FANOUT 100
#set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH 2
#set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
#set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS OFF
#set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
#set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
#set_global_assignment -name PHYSICAL_SYNTHESIS ON
#set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION ALWAYS
#set_global_assignment -name TAO_FILE myresults.tao
#set_global_assignment -name ENABLE_CLOCK_LATENCY ON
#set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
#set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
#set_global_assignment -name TIMING_ANALYZER_DO_REPORT_TIMING ON
#set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON

set_global_assignment -name VERILOG_MACRO RNR_CXL_SOFT_WRAPPER_MODELSIM
set_global_assignment -name VERILOG_MACRO QUARTUS_FPGA_SYNTH
set_global_assignment -name VERILOG_MACRO HYC
set_global_assignment -name VERILOG_MACRO CXL_POR_TYPE3
set_global_assignment -name VERILOG_MACRO HDM_64G
set_global_assignment -name VERILOG_MACRO SPR_D0
set_global_assignment -name VERILOG_MACRO INCLUDE_CXLMEM_READY
set_global_assignment -name VERILOG_MACRO HYC_BOARD
set_global_assignment -name VERILOG_MACRO BRDREV_1_BOARD
set_global_assignment -name VERILOG_MACRO CXL_LINK_WIDTH_X16
set_global_assignment -name VERILOG_MACRO ENABLE_DDR_DBI_PINS
set_global_assignment -name VERILOG_MACRO DEVKIT_BOARD
set_global_assignment -name VERILOG_MACRO MEM_EXPANDER
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_PARSER
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_CRD_ADD
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_CRD_STEAL
set_global_assignment -name VERILOG_MACRO DEF_ENABLE_MERGER
set_global_assignment -name VERILOG_MACRO DIEREV_B_BOARD 
set_global_assignment -name VERILOG_MACRO RNR_TWO_SLICE_CXL_X16
# TBD
#set_global_assignment -name VERILOG_MACRO DFC_HDM_CFG_USE_DDR
#set_global_assignment -name VERILOG_MACRO FME_CFG_USE_SPI
set_global_assignment -name VERILOG_MACRO RNR_B0_TILE

source ./constraints/qsf_device_pinout.tcl

set_global_assignment -name SYSTEMVERILOG_FILE common/afu/sketch/histogram.sv
set_global_assignment -name SYSTEMVERILOG_FILE common/afu/sketch/pipeline_mem_buffer.sv
set_global_assignment -name SYSTEMVERILOG_FILE common/afu/sketch/pipeline_mem_component.sv
set_global_assignment -name SYSTEMVERILOG_FILE common/afu/sketch/pipeline_mem_segment.sv
set_global_assignment -name SYSTEMVERILOG_FILE common/afu/fifo_v3.sv
set_global_assignment -name SYSTEMVERILOG_FILE common/afu/neoprof_avmm_slave.sv
set_global_assignment -name SYSTEMVERILOG_FILE common/afu/sketch/cmsketch.sv
set_global_assignment -name SYSTEMVERILOG_FILE common/afu/sketch/hash_block.sv
set_global_assignment -name SYSTEMVERILOG_FILE common/afu/sketch/sketch_lane.sv
set_global_assignment -name SYSTEMVERILOG_FILE common/afu/async_fifo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_compliance/cxl_compliance_csr_avmm_slave.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_compliance/cxl_compliance_csr_top.sv

set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pio_parameters.sv 
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_avalon_sc_fifo_1931_vhmcgqy.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_avalon_st_pipeline_stage_1920_zterisq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_1922_tsepz7q.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_pev47ty.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_demultiplexer_1921_s5kn7vi.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_master_agent_191_mpbm6tq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_master_translator_191_g7h47bq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_5zcdh2i.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_multiplexer_1921_zxmqgaq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_router_1921_6kkcoeq.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_router_1921_sv2vwxi.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_slave_agent_191_ncfkfri.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_merlin_slave_translator_191_x56fcki.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_altera_mm_interconnect_1920_sx2feoa.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_MEM0.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_MEM0_altera_avalon_onchip_memory2_1932_vi4l4uq.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_reset_sync.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_std_synchronizer_nocut.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_avmm_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_avst_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_cpl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_fifos.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_rw.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_sch_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pio.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_bam_v2_crdt_intf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_default_config.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pf_checker.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_pcie_bam_v2_hwtcl.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed_pio0.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/pcie_ed.v
set_global_assignment -name SYSTEMVERILOG_FILE ./common/cxl_pio/intel_cxl_pio_ed_top.sv
#set_global_assignment -name SEARCH_PATH ../../rtl
#set_global_assignment -name SEARCH_PATH ../../rtl/top
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_channel_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_cxlmem_ready_control.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_rmw_shim.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/mc_top/mc_ecc.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/afu/afu_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/afu/afu_csr_avmm_slave.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./common/ex_default_csr/ex_default_csr_avmm_slave.sv 
set_global_assignment -name SYSTEMVERILOG_FILE ./common/ex_default_csr/ex_default_csr_top.sv         
#set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/top/cxltyp3_memexp_ddr4_top.sv
set_global_assignment -name IP_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_enc_latency0.ip
set_global_assignment -name IP_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency1.ip
set_global_assignment -name IP_FILE ./common/mc_top/altecc_enc_dec_ip/altecc_dec_latency2.ip
set_global_assignment -name IP_FILE ./common/mc_top/emif_ip/emif_cal_two_ch.ip
set_global_assignment -name IP_FILE ./common/mc_top/emif_ip/emif.ip
set_global_assignment -name IP_FILE ./common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo.ip
set_global_assignment -name IP_FILE ./common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo.ip

set_global_assignment -name SEARCH_PATH ./common
set_global_assignment -name SEARCH_PATH ./../intel_rtile_cxl_top_cxltyp3_ed/intel_rtile_cxl_top_170/synth

#set_global_assignment -name QSYS_FILE ./common/cxltyp3ddr_mc_top.ip
#set_global_assignment -name QSYS_FILE ./common/cxltyp3ddr_afu_top.ip
set_global_assignment -name QSYS_FILE ./../intel_rtile_cxl_top_cxltyp3_ed.ip
set_global_assignment -name SYSTEMVERILOG_FILE ed_top_wrapper_typ3.sv    
set_global_assignment -name QSYS_FILE common/intel_reset_release/intel_reset_release.ip    
set_global_assignment -name SYSTEMVERILOG_FILE cxltyp3_memexp_ddr4_top.sv

set_global_assignment -name SDC_FILE ./constraints/cxl_memexp_top.sdc

set_global_assignment -name CONFIGURATION_VCCIO_LEVEL 1.8V
set_global_assignment -name PWRMGT_BUS_SPEED_MODE "400 KHZ"
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_B "-490"
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_R "-1"


set_instance_assignment -name IO_STANDARD "1.0 V" -to resetn -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to refclk4 -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD HCSL -to refclk0 -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD HCSL -to refclk1 -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to cxl_tx_n[*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to cxl_tx_p[*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to cxl_rx_n[*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "HIGH SPEED DIFFERENTIAL I/O" -to cxl_rx_p[*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to mem_ck[0][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to mem_ck_n[0][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_bg[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_ba[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_par[0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cke[0][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_odt[0][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_act_n[0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cs_n[0][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dq[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[0][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to mem_ck[1][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V SSTL" -to mem_ck_n[1][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_bg[1][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_ba[1][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_par[1] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cke[1][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_odt[1][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_act_n[1] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_cs_n[1][0] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "SSTL-12" -to mem_a[1][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs[1][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V POD" -to mem_dqs_n[1][*] -entity cxltyp3_memexp_ddr4_top
set_instance_assignment -name IO_STANDARD "1.2-V POD" -to mem_dbi_n[1][*] -entity cxltyp3_memexp_ddr4_top
set_location_assignment PIN_DR68 -to refclk0
set_location_assignment PIN_CU68 -to refclk1
set_location_assignment PIN_MA44 -to mem_refclk[0]
set_location_assignment PIN_MA54 -to mem_alert_n[0]
set_location_assignment PIN_LN44 -to mem_oct_rzqin[0]
set_location_assignment PIN_LB48 -to mem_par[0]
set_location_assignment PIN_LH46 -to mem_odt[0][0]
set_location_assignment PIN_LL45 -to mem_reset_n[0]
set_location_assignment PIN_MK57 -to mem_dq[0][71]
set_location_assignment PIN_MH56 -to mem_dq[0][70]
set_location_assignment PIN_MC57 -to mem_dq[0][69]
set_location_assignment PIN_MD56 -to mem_dq[0][68]
set_location_assignment PIN_MC53 -to mem_dq[0][67]
set_location_assignment PIN_MK53 -to mem_dq[0][66]
set_location_assignment PIN_MD52 -to mem_dq[0][65]
set_location_assignment PIN_MH52 -to mem_dq[0][64]
set_location_assignment PIN_LR41 -to mem_dq[0][63]
set_location_assignment PIN_LN42 -to mem_dq[0][62]
set_location_assignment PIN_LW41 -to mem_dq[0][61]
set_location_assignment PIN_MA42 -to mem_dq[0][60]
set_location_assignment PIN_LN38 -to mem_dq[0][59]
set_location_assignment PIN_LR37 -to mem_dq[0][58]
set_location_assignment PIN_MA38 -to mem_dq[0][57]
set_location_assignment PIN_LW37 -to mem_dq[0][56]
set_location_assignment PIN_MK39 -to mem_dq[0][55]
set_location_assignment PIN_MH38 -to mem_dq[0][54]
set_location_assignment PIN_MD38 -to mem_dq[0][53]
set_location_assignment PIN_MC39 -to mem_dq[0][52]
set_location_assignment PIN_MD34 -to mem_dq[0][51]
set_location_assignment PIN_MC35 -to mem_dq[0][50]
set_location_assignment PIN_MK35 -to mem_dq[0][49]
set_location_assignment PIN_MH34 -to mem_dq[0][48]
set_location_assignment PIN_MK45 -to mem_dq[0][47]
set_location_assignment PIN_MC45 -to mem_dq[0][46]
set_location_assignment PIN_MH44 -to mem_dq[0][45]
set_location_assignment PIN_MD44 -to mem_dq[0][44]
set_location_assignment PIN_MC41 -to mem_dq[0][43]
set_location_assignment PIN_MD40 -to mem_dq[0][42]
set_location_assignment PIN_MH40 -to mem_dq[0][41]
set_location_assignment PIN_MK41 -to mem_dq[0][40]
set_location_assignment PIN_MK51 -to mem_dq[0][39]
set_location_assignment PIN_MC51 -to mem_dq[0][38]
set_location_assignment PIN_MH50 -to mem_dq[0][37]
set_location_assignment PIN_MD50 -to mem_dq[0][36]
set_location_assignment PIN_MD46 -to mem_dq[0][35]
set_location_assignment PIN_MC47 -to mem_dq[0][34]
set_location_assignment PIN_MH46 -to mem_dq[0][33]
set_location_assignment PIN_MK47 -to mem_dq[0][32]
set_location_assignment PIN_MK63 -to mem_dq[0][31]
set_location_assignment PIN_MH62 -to mem_dq[0][30]
set_location_assignment PIN_MD62 -to mem_dq[0][29]
set_location_assignment PIN_MC63 -to mem_dq[0][28]
set_location_assignment PIN_MD58 -to mem_dq[0][27]
set_location_assignment PIN_MC59 -to mem_dq[0][26]
set_location_assignment PIN_MH58 -to mem_dq[0][25]
set_location_assignment PIN_MK59 -to mem_dq[0][24]
set_location_assignment PIN_MA60 -to mem_dq[0][23]
set_location_assignment PIN_LW59 -to mem_dq[0][22]
set_location_assignment PIN_LN60 -to mem_dq[0][21]
set_location_assignment PIN_LR59 -to mem_dq[0][20]
set_location_assignment PIN_MA56 -to mem_dq[0][19]
set_location_assignment PIN_LW55 -to mem_dq[0][18]
set_location_assignment PIN_LR55 -to mem_dq[0][17]
set_location_assignment PIN_LN56 -to mem_dq[0][16]
set_location_assignment PIN_LH54 -to mem_dq[0][15]
set_location_assignment PIN_LL55 -to mem_dq[0][14]
set_location_assignment PIN_KW55 -to mem_dq[0][13]
set_location_assignment PIN_LB54 -to mem_dq[0][12]
set_location_assignment PIN_LB50 -to mem_dq[0][11]
set_location_assignment PIN_KW51 -to mem_dq[0][10]
set_location_assignment PIN_LL51 -to mem_dq[0][9]
set_location_assignment PIN_LH50 -to mem_dq[0][8]
set_location_assignment PIN_KU60 -to mem_dq[0][7]
set_location_assignment PIN_KR61 -to mem_dq[0][6]
set_location_assignment PIN_KF60 -to mem_dq[0][5]
set_location_assignment PIN_KJ61 -to mem_dq[0][4]
set_location_assignment PIN_KR57 -to mem_dq[0][3]
set_location_assignment PIN_KU56 -to mem_dq[0][2]
set_location_assignment PIN_KJ57 -to mem_dq[0][1]
set_location_assignment PIN_KF56 -to mem_dq[0][0]
set_location_assignment PIN_MH54 -to mem_dqs[0][8]
set_location_assignment PIN_LW39 -to mem_dqs[0][7]
set_location_assignment PIN_MH36 -to mem_dqs[0][6]
set_location_assignment PIN_MH42 -to mem_dqs[0][5]
set_location_assignment PIN_MH48 -to mem_dqs[0][4]
set_location_assignment PIN_MH60 -to mem_dqs[0][3]
set_location_assignment PIN_LW57 -to mem_dqs[0][2]
set_location_assignment PIN_LH52 -to mem_dqs[0][1]
set_location_assignment PIN_KU58 -to mem_dqs[0][0]
set_location_assignment PIN_MK55 -to mem_dqs_n[0][8]
set_location_assignment PIN_MA40 -to mem_dqs_n[0][7]
set_location_assignment PIN_MK37 -to mem_dqs_n[0][6]
set_location_assignment PIN_MK43 -to mem_dqs_n[0][5]
set_location_assignment PIN_MK49 -to mem_dqs_n[0][4]
set_location_assignment PIN_MK61 -to mem_dqs_n[0][3]
set_location_assignment PIN_MA58 -to mem_dqs_n[0][2]
set_location_assignment PIN_LL53 -to mem_dqs_n[0][1]
set_location_assignment PIN_KR59 -to mem_dqs_n[0][0]
set_location_assignment PIN_MD54 -to mem_dbi_n[0][8]
set_location_assignment PIN_LR39 -to mem_dbi_n[0][7]
set_location_assignment PIN_MD36 -to mem_dbi_n[0][6]
set_location_assignment PIN_MD42 -to mem_dbi_n[0][5]
set_location_assignment PIN_MD48 -to mem_dbi_n[0][4]
set_location_assignment PIN_MD60 -to mem_dbi_n[0][3]
set_location_assignment PIN_LR57 -to mem_dbi_n[0][2]
set_location_assignment PIN_LB52 -to mem_dbi_n[0][1]
set_location_assignment PIN_KF58 -to mem_dbi_n[0][0]
set_location_assignment PIN_MK17 -to mem_refclk[1]
set_location_assignment PIN_MK21 -to mem_ck[1][0]
set_location_assignment PIN_MH19 -to mem_ck_n[1][0]
set_location_assignment PIN_MK27 -to mem_bg[1][1]
set_location_assignment PIN_MC9 -to mem_bg[1][0]
set_location_assignment PIN_MD7 -to mem_ba[1][1]
set_location_assignment PIN_MF5 -to mem_ba[1][0]
set_location_assignment PIN_MC5 -to mem_alert_n[1]
set_location_assignment PIN_MC17 -to mem_oct_rzqin[1]
set_location_assignment PIN_MC21 -to mem_par[1]
set_location_assignment PIN_MD23 -to mem_cke[1][0]
set_location_assignment PIN_MH23 -to mem_odt[1][0]
set_location_assignment PIN_MD26 -to mem_act_n[1]
set_location_assignment PIN_MC27 -to mem_cs_n[1][0]
set_location_assignment PIN_MH26 -to mem_reset_n[1]
set_location_assignment PIN_MC13 -to mem_a[1][16]
set_location_assignment PIN_MD11 -to mem_a[1][15]
set_location_assignment PIN_MK13 -to mem_a[1][14]
set_location_assignment PIN_MH11 -to mem_a[1][13]
set_location_assignment PIN_MD15 -to mem_a[1][12]
set_location_assignment PIN_LN15 -to mem_a[1][11]
set_location_assignment PIN_LR13 -to mem_a[1][10]
set_location_assignment PIN_LW13 -to mem_a[1][9]
set_location_assignment PIN_MA15 -to mem_a[1][8]
set_location_assignment PIN_LN19 -to mem_a[1][7]
set_location_assignment PIN_LR17 -to mem_a[1][6]
set_location_assignment PIN_MA19 -to mem_a[1][5]
set_location_assignment PIN_LW17 -to mem_a[1][4]
set_location_assignment PIN_LN23 -to mem_a[1][3]
set_location_assignment PIN_LR21 -to mem_a[1][2]
set_location_assignment PIN_LW21 -to mem_a[1][1]
set_location_assignment PIN_MA23 -to mem_a[1][0]
set_location_assignment PIN_LB32 -to mem_dq[1][71]
set_location_assignment PIN_KW33 -to mem_dq[1][70]
set_location_assignment PIN_LL33 -to mem_dq[1][69]
set_location_assignment PIN_LH32 -to mem_dq[1][68]
set_location_assignment PIN_LB36 -to mem_dq[1][67]
set_location_assignment PIN_KW37 -to mem_dq[1][66]
set_location_assignment PIN_LH36 -to mem_dq[1][65]
set_location_assignment PIN_LL37 -to mem_dq[1][64]
set_location_assignment PIN_KW27 -to mem_dq[1][63]
set_location_assignment PIN_LB26 -to mem_dq[1][62]
set_location_assignment PIN_LH26 -to mem_dq[1][61]
set_location_assignment PIN_LL27 -to mem_dq[1][60]
set_location_assignment PIN_LL31 -to mem_dq[1][59]
set_location_assignment PIN_LH30 -to mem_dq[1][58]
set_location_assignment PIN_KW31 -to mem_dq[1][57]
set_location_assignment PIN_LB30 -to mem_dq[1][56]
set_location_assignment PIN_LN26 -to mem_dq[1][55]
set_location_assignment PIN_LR25 -to mem_dq[1][54]
set_location_assignment PIN_LW25 -to mem_dq[1][53]
set_location_assignment PIN_MA26 -to mem_dq[1][52]
set_location_assignment PIN_MA30 -to mem_dq[1][51]
set_location_assignment PIN_LW29 -to mem_dq[1][50]
set_location_assignment PIN_LR29 -to mem_dq[1][49]
set_location_assignment PIN_LN30 -to mem_dq[1][48]
set_location_assignment PIN_MC29 -to mem_dq[1][47]
set_location_assignment PIN_MD28 -to mem_dq[1][46]
set_location_assignment PIN_MH28 -to mem_dq[1][45]
set_location_assignment PIN_MK29 -to mem_dq[1][44]
set_location_assignment PIN_MH32 -to mem_dq[1][43]
set_location_assignment PIN_MK33 -to mem_dq[1][42]
set_location_assignment PIN_MC33 -to mem_dq[1][41]
set_location_assignment PIN_MD32 -to mem_dq[1][40]
set_location_assignment PIN_LR31 -to mem_dq[1][39]
set_location_assignment PIN_LN32 -to mem_dq[1][38]
set_location_assignment PIN_LW31 -to mem_dq[1][37]
set_location_assignment PIN_MA32 -to mem_dq[1][36]
set_location_assignment PIN_LN36 -to mem_dq[1][35]
set_location_assignment PIN_LR35 -to mem_dq[1][34]
set_location_assignment PIN_MA36 -to mem_dq[1][33]
set_location_assignment PIN_LW35 -to mem_dq[1][32]
set_location_assignment PIN_KF38 -to mem_dq[1][31]
set_location_assignment PIN_KJ39 -to mem_dq[1][30]
set_location_assignment PIN_KU38 -to mem_dq[1][29]
set_location_assignment PIN_KR39 -to mem_dq[1][28]
set_location_assignment PIN_KJ43 -to mem_dq[1][27]
set_location_assignment PIN_KF42 -to mem_dq[1][26]
set_location_assignment PIN_KR43 -to mem_dq[1][25]
set_location_assignment PIN_KU42 -to mem_dq[1][24]
set_location_assignment PIN_LH38 -to mem_dq[1][23]
set_location_assignment PIN_LL39 -to mem_dq[1][22]
set_location_assignment PIN_KW39 -to mem_dq[1][21]
set_location_assignment PIN_LB38 -to mem_dq[1][20]
set_location_assignment PIN_LB42 -to mem_dq[1][19]
set_location_assignment PIN_KW43 -to mem_dq[1][18]
set_location_assignment PIN_LH42 -to mem_dq[1][17]
set_location_assignment PIN_LL43 -to mem_dq[1][16]
set_location_assignment PIN_KF32 -to mem_dq[1][15]
set_location_assignment PIN_KJ33 -to mem_dq[1][14]
set_location_assignment PIN_KR33 -to mem_dq[1][13]
set_location_assignment PIN_KU32 -to mem_dq[1][12]
set_location_assignment PIN_KJ37 -to mem_dq[1][11]
set_location_assignment PIN_KF36 -to mem_dq[1][10]
set_location_assignment PIN_KR37 -to mem_dq[1][9]
set_location_assignment PIN_KU36 -to mem_dq[1][8]
set_location_assignment PIN_JY32 -to mem_dq[1][7]
set_location_assignment PIN_KC33 -to mem_dq[1][6]
set_location_assignment PIN_JP32 -to mem_dq[1][5]
set_location_assignment PIN_JL33 -to mem_dq[1][4]
set_location_assignment PIN_JP36 -to mem_dq[1][3]
set_location_assignment PIN_JL37 -to mem_dq[1][2]
set_location_assignment PIN_JY36 -to mem_dq[1][1]
set_location_assignment PIN_KC37 -to mem_dq[1][0]
set_location_assignment PIN_LH34 -to mem_dqs[1][8]
set_location_assignment PIN_LH28 -to mem_dqs[1][7]
set_location_assignment PIN_LW27 -to mem_dqs[1][6]
set_location_assignment PIN_MH30 -to mem_dqs[1][5]
set_location_assignment PIN_LW33 -to mem_dqs[1][4]
set_location_assignment PIN_KU40 -to mem_dqs[1][3]
set_location_assignment PIN_LH40 -to mem_dqs[1][2]
set_location_assignment PIN_KU34 -to mem_dqs[1][1]
set_location_assignment PIN_JY34 -to mem_dqs[1][0]
set_location_assignment PIN_LL35 -to mem_dqs_n[1][8]
set_location_assignment PIN_LL29 -to mem_dqs_n[1][7]
set_location_assignment PIN_MA28 -to mem_dqs_n[1][6]
set_location_assignment PIN_MK31 -to mem_dqs_n[1][5]
set_location_assignment PIN_MA34 -to mem_dqs_n[1][4]
set_location_assignment PIN_KR41 -to mem_dqs_n[1][3]
set_location_assignment PIN_LL41 -to mem_dqs_n[1][2]
set_location_assignment PIN_KR35 -to mem_dqs_n[1][1]
set_location_assignment PIN_KC35 -to mem_dqs_n[1][0]
set_location_assignment PIN_LB34 -to mem_dbi_n[1][8]
set_location_assignment PIN_LB28 -to mem_dbi_n[1][7]
set_location_assignment PIN_LR27 -to mem_dbi_n[1][6]
set_location_assignment PIN_MD30 -to mem_dbi_n[1][5]
set_location_assignment PIN_LR33 -to mem_dbi_n[1][4]
set_location_assignment PIN_KF40 -to mem_dbi_n[1][3]
set_location_assignment PIN_LB40 -to mem_dbi_n[1][2]
set_location_assignment PIN_KF34 -to mem_dbi_n[1][1]
set_location_assignment PIN_JP34 -to mem_dbi_n[1][0]

set_location_assignment PIN_LW43 -to "mem_refclk[0](n)"
set_location_assignment PIN_MH15 -to "mem_refclk[1](n)"
set_location_assignment PIN_DM70 -to "refclk0(n)"
set_location_assignment PIN_CR70 -to "refclk1(n)"
set_location_assignment PIN_AV57 -to refclk4
set_location_assignment PIN_AT58 -to "refclk4(n)"
set_location_assignment PIN_KJ55 -to led1
set_location_assignment PIN_KR55 -to led2
set_location_assignment PIN_KU54 -to led3

set_global_assignment -name PWRMGT_LINEAR_FORMAT_N "-12"
set_location_assignment PIN_KW47 -to mem_cke[0][1]
set_location_assignment PIN_MC25 -to mem_cke[1][1]
set_location_assignment PIN_KW49 -to mem_cs_n[0][1]
set_location_assignment PIN_MD19 -to mem_cs_n[1][1]
set_location_assignment PIN_LL47 -to mem_odt[0][1]
set_location_assignment PIN_MK25 -to mem_odt[1][1]
set_global_assignment -name BOARD default
