<stg><name>kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %S_V_1_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="S_V_1_1_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %S_V_1_1_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="S_V_1_1_9"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %S_V_1_1_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="S_V_1_1_10"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %S_V_1_1_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="S_V_1_1_11"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten27"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i3 0, i3 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body158.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body158.i:0 %i_4 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body158.i:1 %indvar_flatten27_load = load i3 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="indvar_flatten27_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2">
<![CDATA[
for.body158.i:2 %trunc_ln1271 = trunc i2 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln1271"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.body158.i:3 %tmp_26_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln1271, i2 0

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body158.i:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body158.i:5 %icmp_ln52 = icmp_eq  i3 %indvar_flatten27_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body158.i:6 %add_ln52_1 = add i3 %indvar_flatten27_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body158.i:7 %br_ln52 = br i1 %icmp_ln52, void %for.cond.cleanup157.i, void %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.cond.cleanup157.i:0 %j_load = load i2 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.cond.cleanup157.i:5 %add_ln52 = add i2 %i_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2">
<![CDATA[
for.cond.cleanup157.i:6 %trunc_ln52 = trunc i2 %add_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.cond.cleanup157.i:9 %icmp_ln53 = icmp_eq  i2 %j_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.cond.cleanup157.i:10 %select_ln52 = select i1 %icmp_ln53, i2 0, i2 %j_load

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.cond.cleanup157.i:11 %tmp_30_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln52, i2 0

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.cond.cleanup157.i:12 %select_ln52_1 = select i1 %icmp_ln53, i2 %add_ln52, i2 %i_4

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2">
<![CDATA[
for.cond.cleanup157.i:13 %trunc_ln52_1 = trunc i2 %select_ln52_1

]]></Node>
<StgValue><ssdm name="trunc_ln52_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.cond.cleanup157.i:14 %select_ln52_2 = select i1 %icmp_ln53, i3 %tmp_30_cast, i3 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="select_ln52_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:15 %zext_ln52 = zext i3 %select_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup157.i:16 %H_addr = getelementptr i17 %H, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="H_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:17 %H_load = load i3 %H_addr

]]></Node>
<StgValue><ssdm name="H_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.cond.cleanup157.i:19 %select_ln52_6 = select i1 %icmp_ln53, i3 %tmp_30_cast, i3 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="select_ln52_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup157.i:20 %or_ln52 = or i3 %select_ln52_6, i3 1

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:21 %zext_ln1271 = zext i3 %or_ln52

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup157.i:22 %H_addr_2 = getelementptr i17 %H, i64 0, i64 %zext_ln1271

]]></Node>
<StgValue><ssdm name="H_addr_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:23 %H_load_2 = load i3 %H_addr_2

]]></Node>
<StgValue><ssdm name="H_load_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.cond.cleanup157.i:25 %select_ln52_7 = select i1 %icmp_ln53, i3 %tmp_30_cast, i3 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="select_ln52_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup157.i:26 %or_ln52_1 = or i3 %select_ln52_7, i3 2

]]></Node>
<StgValue><ssdm name="or_ln52_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:27 %zext_ln1271_2 = zext i3 %or_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln1271_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup157.i:28 %H_addr_3 = getelementptr i17 %H, i64 0, i64 %zext_ln1271_2

]]></Node>
<StgValue><ssdm name="H_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:29 %H_load_3 = load i3 %H_addr_3

]]></Node>
<StgValue><ssdm name="H_load_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.cond.cleanup157.i:31 %select_ln52_8 = select i1 %icmp_ln53, i3 %tmp_30_cast, i3 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="select_ln52_8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="2">
<![CDATA[
for.cond.cleanup157.i:38 %j_2_cast = zext i2 %select_ln52

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup157.i:39 %P_prior_V_addr = getelementptr i32 %P_prior_V, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="P_prior_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.cond.cleanup157.i:40 %tmp_34_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %select_ln52

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:41 %zext_ln1273 = zext i3 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup157.i:42 %P_prior_V_addr_2 = getelementptr i32 %P_prior_V, i64 0, i64 %zext_ln1273

]]></Node>
<StgValue><ssdm name="P_prior_V_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.cond.cleanup157.i:43 %tmp_35_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 2, i2 %select_ln52

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="4">
<![CDATA[
for.cond.cleanup157.i:44 %zext_ln1273_2 = zext i4 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="zext_ln1273_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup157.i:45 %P_prior_V_addr_3 = getelementptr i32 %P_prior_V, i64 0, i64 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="P_prior_V_addr_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:46 %sext_ln1273 = sext i3 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="4">
<![CDATA[
for.cond.cleanup157.i:47 %zext_ln1273_3 = zext i4 %sext_ln1273

]]></Node>
<StgValue><ssdm name="zext_ln1273_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup157.i:48 %P_prior_V_addr_4 = getelementptr i32 %P_prior_V, i64 0, i64 %zext_ln1273_3

]]></Node>
<StgValue><ssdm name="P_prior_V_addr_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2">
<![CDATA[
for.cond.cleanup157.i:50 %trunc_ln54 = trunc i2 %select_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup157.i:51 %P_prior_V_load_1 = load i4 %P_prior_V_addr

]]></Node>
<StgValue><ssdm name="P_prior_V_load_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup157.i:54 %P_prior_V_load = load i4 %P_prior_V_addr_2

]]></Node>
<StgValue><ssdm name="P_prior_V_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup157.i:60 %P_prior_V_load_2 = load i4 %P_prior_V_addr_3

]]></Node>
<StgValue><ssdm name="P_prior_V_load_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup157.i:66 %P_prior_V_load_3 = load i4 %P_prior_V_addr_4

]]></Node>
<StgValue><ssdm name="P_prior_V_load_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.cond.cleanup157.i:87 %add_ln53 = add i2 %select_ln52, i2 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup157.i:88 %store_ln53 = store i3 %add_ln52_1, i3 %indvar_flatten27

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup157.i:89 %store_ln53 = store i2 %select_ln52_1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup157.i:94 %store_ln53 = store i2 %add_ln53, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="71" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:17 %H_load = load i3 %H_addr

]]></Node>
<StgValue><ssdm name="H_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:23 %H_load_2 = load i3 %H_addr_2

]]></Node>
<StgValue><ssdm name="H_load_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:29 %H_load_3 = load i3 %H_addr_3

]]></Node>
<StgValue><ssdm name="H_load_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.cleanup157.i:32 %or_ln52_2 = or i3 %select_ln52_8, i3 3

]]></Node>
<StgValue><ssdm name="or_ln52_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:33 %zext_ln1271_3 = zext i3 %or_ln52_2

]]></Node>
<StgValue><ssdm name="zext_ln1271_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup157.i:34 %H_addr_4 = getelementptr i17 %H, i64 0, i64 %zext_ln1271_3

]]></Node>
<StgValue><ssdm name="H_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:35 %H_load_4 = load i3 %H_addr_4

]]></Node>
<StgValue><ssdm name="H_load_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup157.i:51 %P_prior_V_load_1 = load i4 %P_prior_V_addr

]]></Node>
<StgValue><ssdm name="P_prior_V_load_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup157.i:54 %P_prior_V_load = load i4 %P_prior_V_addr_2

]]></Node>
<StgValue><ssdm name="P_prior_V_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup157.i:60 %P_prior_V_load_2 = load i4 %P_prior_V_addr_3

]]></Node>
<StgValue><ssdm name="P_prior_V_load_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
for.cond.cleanup157.i:66 %P_prior_V_load_3 = load i4 %P_prior_V_addr_4

]]></Node>
<StgValue><ssdm name="P_prior_V_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="48" op_0_bw="17">
<![CDATA[
for.cond.cleanup157.i:18 %zext_ln52_1 = zext i17 %H_load

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="48" op_0_bw="17">
<![CDATA[
for.cond.cleanup157.i:24 %zext_ln52_2 = zext i17 %H_load_2

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="48" op_0_bw="17">
<![CDATA[
for.cond.cleanup157.i:30 %zext_ln52_3 = zext i17 %H_load_3

]]></Node>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="3">
<![CDATA[
for.cond.cleanup157.i:35 %H_load_4 = load i3 %H_addr_4

]]></Node>
<StgValue><ssdm name="H_load_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup157.i:52 %sext_ln818 = sext i32 %P_prior_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln818"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:53 %mul_ln818 = mul i48 %sext_ln818, i48 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup157.i:55 %sext_ln1347 = sext i32 %P_prior_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:56 %mul_ln1347 = mul i48 %sext_ln1347, i48 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup157.i:61 %sext_ln1347_1 = sext i32 %P_prior_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1347_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:62 %mul_ln1347_1 = mul i48 %sext_ln1347_1, i48 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="48" op_0_bw="17">
<![CDATA[
for.cond.cleanup157.i:36 %zext_ln52_4 = zext i17 %H_load_4

]]></Node>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:53 %mul_ln818 = mul i48 %sext_ln818, i48 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="mul_ln818"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:56 %mul_ln1347 = mul i48 %sext_ln1347, i48 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.cleanup157.i:57 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %mul_ln818, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:62 %mul_ln1347_1 = mul i48 %sext_ln1347_1, i48 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="mul_ln1347_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="48" op_0_bw="32">
<![CDATA[
for.cond.cleanup157.i:67 %sext_ln1347_2 = sext i32 %P_prior_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1347_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:68 %mul_ln1347_2 = mul i48 %sext_ln1347_2, i48 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.cond.cleanup157.i:58 %shl_ln838_s = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_s, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln838_s"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:59 %add_ln1347 = add i48 %shl_ln838_s, i48 %mul_ln1347

]]></Node>
<StgValue><ssdm name="add_ln1347"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.cleanup157.i:63 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.cond.cleanup157.i:64 %shl_ln838_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_2, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln838_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:65 %add_ln1347_2 = add i48 %shl_ln838_2, i48 %mul_ln1347_1

]]></Node>
<StgValue><ssdm name="add_ln1347_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:68 %mul_ln1347_2 = mul i48 %sext_ln1347_2, i48 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="mul_ln1347_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.cleanup157.i:69 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_2, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub:0 %S_V_1_1_1_load = load i32 %S_V_1_1_1

]]></Node>
<StgValue><ssdm name="S_V_1_1_1_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub:1 %S_V_1_1_9_load = load i32 %S_V_1_1_9

]]></Node>
<StgValue><ssdm name="S_V_1_1_9_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub:2 %S_V_1_1_10_load = load i32 %S_V_1_1_10

]]></Node>
<StgValue><ssdm name="S_V_1_1_10_load"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub:3 %S_V_1_1_11_load = load i32 %S_V_1_1_11

]]></Node>
<StgValue><ssdm name="S_V_1_1_11_load"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %S_V_1_1_1_out, i32 %S_V_1_1_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %S_V_1_0_1_out, i32 %S_V_1_1_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %S_V_0_1_1_out, i32 %S_V_1_1_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %S_V_0_0_1_out, i32 %S_V_1_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup157.i:1 %S_V_1_1_1_load_1 = load i32 %S_V_1_1_1

]]></Node>
<StgValue><ssdm name="S_V_1_1_1_load_1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup157.i:2 %S_V_1_1_9_load_1 = load i32 %S_V_1_1_9

]]></Node>
<StgValue><ssdm name="S_V_1_1_9_load_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup157.i:3 %S_V_1_1_10_load_1 = load i32 %S_V_1_1_10

]]></Node>
<StgValue><ssdm name="S_V_1_1_10_load_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup157.i:4 %S_V_1_1_11_load_1 = load i32 %S_V_1_1_11

]]></Node>
<StgValue><ssdm name="S_V_1_1_11_load_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond.cleanup157.i:7 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_10_VITIS_LOOP_53_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond.cleanup157.i:8 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond.cleanup157.i:37 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.cond.cleanup157.i:49 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.cond.cleanup157.i:70 %shl_ln838_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln838_3"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.cond.cleanup157.i:71 %add_ln1347_3 = add i48 %shl_ln838_3, i48 %mul_ln1347_2

]]></Node>
<StgValue><ssdm name="add_ln1347_3"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.cleanup157.i:72 %trunc_ln818_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_3, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln818_1"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.cond.cleanup157.i:73 %select_ln813_1 = select i1 %trunc_ln54, i12 2457, i12 0

]]></Node>
<StgValue><ssdm name="select_ln813_1"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.cond.cleanup157.i:74 %select_ln813 = select i1 %trunc_ln54, i12 0, i12 2457

]]></Node>
<StgValue><ssdm name="select_ln813"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.cond.cleanup157.i:75 %select_ln54 = select i1 %trunc_ln52_1, i12 %select_ln813_1, i12 %select_ln813

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="12">
<![CDATA[
for.cond.cleanup157.i:76 %sext_ln813 = sext i12 %select_ln54

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="13">
<![CDATA[
for.cond.cleanup157.i:77 %zext_ln813 = zext i13 %sext_ln813

]]></Node>
<StgValue><ssdm name="zext_ln813"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond.cleanup157.i:78 %S_V_1_0 = add i32 %zext_ln813, i32 %trunc_ln818_1

]]></Node>
<StgValue><ssdm name="S_V_1_0"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup157.i:79 %S_V_1_1_13 = select i1 %trunc_ln54, i32 %S_V_1_0, i32 %S_V_1_1_11_load_1

]]></Node>
<StgValue><ssdm name="S_V_1_1_13"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup157.i:80 %S_V_1_1_14 = select i1 %trunc_ln54, i32 %S_V_1_1_10_load_1, i32 %S_V_1_0

]]></Node>
<StgValue><ssdm name="S_V_1_1_14"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup157.i:81 %S_V_1_1 = select i1 %trunc_ln54, i32 %S_V_1_0, i32 %S_V_1_1_9_load_1

]]></Node>
<StgValue><ssdm name="S_V_1_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup157.i:82 %S_V_1_1_15 = select i1 %trunc_ln54, i32 %S_V_1_1_1_load_1, i32 %S_V_1_0

]]></Node>
<StgValue><ssdm name="S_V_1_1_15"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup157.i:83 %S_V_1_1_16 = select i1 %trunc_ln52_1, i32 %S_V_1_1_13, i32 %S_V_1_1_11_load_1

]]></Node>
<StgValue><ssdm name="S_V_1_1_16"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup157.i:84 %S_V_1_1_17 = select i1 %trunc_ln52_1, i32 %S_V_1_1_14, i32 %S_V_1_1_10_load_1

]]></Node>
<StgValue><ssdm name="S_V_1_1_17"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup157.i:85 %S_V_1_1_18 = select i1 %trunc_ln52_1, i32 %S_V_1_1_9_load_1, i32 %S_V_1_1

]]></Node>
<StgValue><ssdm name="S_V_1_1_18"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.cond.cleanup157.i:86 %S_V_1_1_19 = select i1 %trunc_ln52_1, i32 %S_V_1_1_1_load_1, i32 %S_V_1_1_15

]]></Node>
<StgValue><ssdm name="S_V_1_1_19"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.cond.cleanup157.i:90 %store_ln53 = store i32 %S_V_1_1_16, i32 %S_V_1_1_11

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.cond.cleanup157.i:91 %store_ln53 = store i32 %S_V_1_1_17, i32 %S_V_1_1_10

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.cond.cleanup157.i:92 %store_ln53 = store i32 %S_V_1_1_18, i32 %S_V_1_1_9

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.cond.cleanup157.i:93 %store_ln53 = store i32 %S_V_1_1_19, i32 %S_V_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup157.i:95 %br_ln53 = br void %for.body158.i

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
