

================================================================
== Vitis HLS Report for 'applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1'
================================================================
* Date:           Thu Nov 20 16:57:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      514|      514|  5.140 us|  5.140 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_1  |      512|      512|         2|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_im, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_re, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln116 = store i10 0, i10 %k" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 10 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_3 = load i10 %k" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 12 'load' 'k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%icmp_ln116 = icmp_eq  i10 %k_3, i10 512" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 13 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln116 = add i10 %k_3, i10 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 14 'add' 'add_ln116' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.inc.split, void %for.end.exitStub" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 15 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i10 %k_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 16 'zext' 'zext_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_re_addr = getelementptr i32 %state_re, i64 0, i64 %zext_ln116" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 17 'getelementptr' 'state_re_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_im_addr = getelementptr i32 %state_im, i64 0, i64 %zext_ln116" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 18 'getelementptr' 'state_im_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%state_re_load = load i9 %state_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 19 'load' 'state_re_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%state_im_load = load i9 %state_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 20 'load' 'state_im_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln116 = store i10 %add_ln116, i10 %k" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 21 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln116)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 22 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 24 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] ( I:3.25ns O:3.25ns )   --->   "%state_re_load = load i9 %state_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 25 'load' 'state_re_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 26 [1/2] ( I:3.25ns O:3.25ns )   --->   "%state_im_load = load i9 %state_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 26 'load' 'state_im_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bufA_re_addr = getelementptr i32 %bufA_re, i64 0, i64 %zext_ln116" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 27 'getelementptr' 'bufA_re_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln116 = store i32 %state_re_load, i9 %bufA_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 28 'store' 'store_ln116' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%bufA_im_addr = getelementptr i32 %bufA_im, i64 0, i64 %zext_ln116" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 29 'getelementptr' 'bufA_im_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln116 = store i32 %state_im_load, i9 %bufA_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 30 'store' 'store_ln116' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:116]   --->   Operation 31 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ state_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bufA_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ bufA_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca           ) [ 010]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
store_ln116             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
k_3                     (load             ) [ 000]
icmp_ln116              (icmp             ) [ 010]
add_ln116               (add              ) [ 000]
br_ln116                (br               ) [ 000]
zext_ln116              (zext             ) [ 011]
state_re_addr           (getelementptr    ) [ 011]
state_im_addr           (getelementptr    ) [ 011]
store_ln116             (store            ) [ 000]
specpipeline_ln116      (specpipeline     ) [ 000]
speclooptripcount_ln116 (speclooptripcount) [ 000]
specloopname_ln116      (specloopname     ) [ 000]
state_re_load           (load             ) [ 000]
state_im_load           (load             ) [ 000]
bufA_re_addr            (getelementptr    ) [ 000]
store_ln116             (store            ) [ 000]
bufA_im_addr            (getelementptr    ) [ 000]
store_ln116             (store            ) [ 000]
br_ln116                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bufA_re">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufA_re"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bufA_im">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufA_im"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="k_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="state_re_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="10" slack="0"/>
<pin id="50" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_re_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="state_im_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="10" slack="0"/>
<pin id="57" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_im_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="9" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_re_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="9" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_im_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="bufA_re_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="10" slack="1"/>
<pin id="76" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufA_re_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln116_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="9" slack="0"/>
<pin id="85" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bufA_im_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="1"/>
<pin id="94" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufA_im_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln116_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="9" slack="0"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln116_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="k_3_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln116_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="10" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln116_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln116_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln116_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="139" class="1005" name="k_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="149" class="1005" name="zext_ln116_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln116 "/>
</bind>
</comp>

<comp id="155" class="1005" name="state_re_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="1"/>
<pin id="157" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_re_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="state_im_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_im_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="24" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="46" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="53" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="60" pin="3"/><net_sink comp="79" pin=4"/></net>

<net id="89"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="66" pin="3"/><net_sink comp="97" pin=4"/></net>

<net id="107"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="138"><net_src comp="122" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="42" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="152"><net_src comp="128" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="158"><net_src comp="46" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="163"><net_src comp="53" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bufA_re | {2 }
	Port: bufA_im | {2 }
 - Input state : 
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_116_1 : state_re | {1 2 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_116_1 : state_im | {1 2 }
  - Chain level:
	State 1
		store_ln116 : 1
		k_3 : 1
		icmp_ln116 : 2
		add_ln116 : 2
		br_ln116 : 3
		zext_ln116 : 2
		state_re_addr : 3
		state_im_addr : 3
		state_re_load : 4
		state_im_load : 4
		store_ln116 : 3
	State 2
		store_ln116 : 1
		store_ln116 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln116_fu_116 |    0    |    13   |
|----------|-------------------|---------|---------|
|    add   |  add_ln116_fu_122 |    0    |    13   |
|----------|-------------------|---------|---------|
|   zext   | zext_ln116_fu_128 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    26   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      k_reg_139      |   10   |
|state_im_addr_reg_160|    9   |
|state_re_addr_reg_155|    9   |
|  zext_ln116_reg_149 |   64   |
+---------------------+--------+
|        Total        |   92   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_60 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_66 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   36   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   92   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   92   |   44   |
+-----------+--------+--------+--------+
