Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
	Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
	Info: Processing started: Sun Apr 26 16:29:35 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file V/calculador.v
	Info (12023): Found entity 1: calculador
Info (12021): Found 1 design units, including 1 entities, in source file V/classificador.v
	Info (12023): Found entity 1: classificador
Info (12021): Found 1 design units, including 1 entities, in source file V/pixcounter.v
	Info (12023): Found entity 1: pixcounter
Info (12021): Found 1 design units, including 1 entities, in source file V/separador.v
	Info (12023): Found entity 1: separador
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_WR_FIFO.v
	Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_RD_FIFO.v
	Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_Control.v
	Info (12023): Found entity 1: Sdram_Control
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/sdr_data_path.v
	Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/control_interface.v
	Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/command.v
	Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file V/SEG7_LUT_8.v
	Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file V/SEG7_LUT.v
	Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file V/sdram_pll.v
	Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file V/Reset_Delay.v
	Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file V/RAW2RGB.v
	Info (12023): Found entity 1: RAW2RGB
Warning (10238): Verilog Module Declaration warning at ltp_controller.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ltp_controller"
Info (12021): Found 1 design units, including 1 entities, in source file V/ltp_controller.v
	Info (12023): Found entity 1: ltp_controller
Info (12021): Found 1 design units, including 1 entities, in source file V/Line_Buffer.v
	Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file V/I2C_Controller.v
	Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file V/I2C_CCD_Config.v
	Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file V/CCD_Capture.v
	Info (12023): Found entity 1: CCD_Capture
Warning (10275): Verilog HDL Module Instantiation warning at Camera.v(627): ignored dangling comma in List of Port Connections
Warning (12125): Using design file Camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
	Info (12023): Found entity 1: Camera
Warning (10236): Verilog HDL Implicit Net warning at Camera.v(554): created implicit net for "SHLR"
Warning (10236): Verilog HDL Implicit Net warning at Camera.v(555): created implicit net for "UPDN"
Info (12127): Elaborating entity "Camera" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Camera.v(554): object "SHLR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Camera.v(555): object "UPDN" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Camera.v(566): truncated value with size 16 to match size of target (9)
Warning (10034): Output port "VGA_B" at Camera.v(333) has no driver
Warning (10034): Output port "VGA_G" at Camera.v(336) has no driver
Warning (10034): Output port "VGA_R" at Camera.v(338) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at Camera.v(372) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at Camera.v(391) has no driver
Warning (10034): Output port "OTG_ADDR" at Camera.v(403) has no driver
Warning (10034): Output port "OTG_DACK_N" at Camera.v(405) has no driver
Warning (10034): Output port "SRAM_ADDR" at Camera.v(431) has no driver
Warning (10034): Output port "FL_ADDR" at Camera.v(440) has no driver
Warning (10034): Output port "SMA_CLKOUT" at Camera.v(281) has no driver
Warning (10034): Output port "LCD_BLON" at Camera.v(307) has no driver
Warning (10034): Output port "LCD_EN" at Camera.v(309) has no driver
Warning (10034): Output port "LCD_ON" at Camera.v(310) has no driver
Warning (10034): Output port "LCD_RS" at Camera.v(311) has no driver
Warning (10034): Output port "LCD_RW" at Camera.v(312) has no driver
Warning (10034): Output port "UART_CTS" at Camera.v(315) has no driver
Warning (10034): Output port "SD_CLK" at Camera.v(327) has no driver
Warning (10034): Output port "VGA_BLANK_N" at Camera.v(334) has no driver
Warning (10034): Output port "VGA_CLK" at Camera.v(335) has no driver
Warning (10034): Output port "VGA_HS" at Camera.v(337) has no driver
Warning (10034): Output port "VGA_SYNC_N" at Camera.v(339) has no driver
Warning (10034): Output port "VGA_VS" at Camera.v(340) has no driver
Warning (10034): Output port "AUD_DACDAT" at Camera.v(346) has no driver
Warning (10034): Output port "AUD_XCK" at Camera.v(348) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at Camera.v(351) has no driver
Warning (10034): Output port "I2C_SCLK" at Camera.v(355) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at Camera.v(359) has no driver
Warning (10034): Output port "ENET0_MDC" at Camera.v(362) has no driver
Warning (10034): Output port "ENET0_RST_N" at Camera.v(364) has no driver
Warning (10034): Output port "ENET0_TX_EN" at Camera.v(373) has no driver
Warning (10034): Output port "ENET0_TX_ER" at Camera.v(374) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at Camera.v(378) has no driver
Warning (10034): Output port "ENET1_MDC" at Camera.v(381) has no driver
Warning (10034): Output port "ENET1_RST_N" at Camera.v(383) has no driver
Warning (10034): Output port "ENET1_TX_EN" at Camera.v(392) has no driver
Warning (10034): Output port "ENET1_TX_ER" at Camera.v(393) has no driver
Warning (10034): Output port "TD_RESET_N" at Camera.v(399) has no driver
Warning (10034): Output port "OTG_CS_N" at Camera.v(404) has no driver
Warning (10034): Output port "OTG_RD_N" at Camera.v(411) has no driver
Warning (10034): Output port "OTG_RST_N" at Camera.v(412) has no driver
Warning (10034): Output port "OTG_WE_N" at Camera.v(413) has no driver
Warning (10034): Output port "SRAM_CE_N" at Camera.v(432) has no driver
Warning (10034): Output port "SRAM_LB_N" at Camera.v(434) has no driver
Warning (10034): Output port "SRAM_OE_N" at Camera.v(435) has no driver
Warning (10034): Output port "SRAM_UB_N" at Camera.v(436) has no driver
Warning (10034): Output port "SRAM_WE_N" at Camera.v(437) has no driver
Warning (10034): Output port "FL_CE_N" at Camera.v(441) has no driver
Warning (10034): Output port "FL_OE_N" at Camera.v(443) has no driver
Warning (10034): Output port "FL_RST_N" at Camera.v(444) has no driver
Warning (10034): Output port "FL_WE_N" at Camera.v(446) has no driver
Warning (10034): Output port "FL_WP_N" at Camera.v(447) has no driver
Warning (10034): Output port "TOUCH_I2C_SCL" at Camera.v(455) has no driver
Warning (10034): Output port "LCD_DITH" at Camera.v(461) has no driver
Warning (10034): Output port "LCD_UPDN" at Camera.v(464) has no driver
Warning (10034): Output port "LCD_DE" at Camera.v(466) has no driver
Warning (10034): Output port "LCD_SHLR" at Camera.v(467) has no driver
Warning (10034): Output port "LSENSOR_ADDR_SEL" at Camera.v(482) has no driver
Warning (10034): Output port "LSENSOR_SCL" at Camera.v(483) has no driver
Warning (10034): Output port "GSENSOR_CS_n" at Camera.v(487) has no driver
Warning (10034): Output port "GSENSOR_ALT_ADDR" at Camera.v(490) has no driver
Warning (10034): Output port "GSENSOR_SCL_SCLK" at Camera.v(492) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(161): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(122): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(126): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(182): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:L1"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
	Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
	Info (12134): Parameter "lpm_type" = "altshift_taps"
	Info (12134): Parameter "number_of_taps" = "2"
	Info (12134): Parameter "power_up_state" = "CLEARED"
	Info (12134): Parameter "tap_distance" = "800"
	Info (12134): Parameter "width" = "12"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rmu.tdf
	Info (12023): Found entity 1: shift_taps_rmu
Info (12128): Elaborating entity "shift_taps_rmu" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ka1.tdf
	Info (12023): Found entity 1: altsyncram_0ka1
Info (12128): Elaborating entity "altsyncram_0ka1" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
	Info (12023): Found entity 1: cntr_auf
Info (12128): Elaborating entity "cntr_auf" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
	Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "separador" for hierarchy "separador:s1"
Info (12128): Elaborating entity "pixcounter" for hierarchy "pixcounter:s2"
Info (12128): Elaborating entity "classificador" for hierarchy "classificador:s3"
Warning (10230): Verilog HDL assignment warning at classificador.v(32): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at classificador.v(36): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at classificador.v(40): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at classificador.v(44): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "calculador" for hierarchy "calculador:s4"
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
	Info (12134): Parameter "bandwidth_type" = "AUTO"
	Info (12134): Parameter "clk0_divide_by" = "1"
	Info (12134): Parameter "clk0_duty_cycle" = "50"
	Info (12134): Parameter "clk0_multiply_by" = "2"
	Info (12134): Parameter "clk0_phase_shift" = "0"
	Info (12134): Parameter "clk1_divide_by" = "1"
	Info (12134): Parameter "clk1_duty_cycle" = "50"
	Info (12134): Parameter "clk1_multiply_by" = "2"
	Info (12134): Parameter "clk1_phase_shift" = "-2917"
	Info (12134): Parameter "clk2_divide_by" = "2"
	Info (12134): Parameter "clk2_duty_cycle" = "50"
	Info (12134): Parameter "clk2_multiply_by" = "1"
	Info (12134): Parameter "clk2_phase_shift" = "0"
	Info (12134): Parameter "clk3_divide_by" = "5000"
	Info (12134): Parameter "clk3_duty_cycle" = "50"
	Info (12134): Parameter "clk3_multiply_by" = "3333"
	Info (12134): Parameter "clk3_phase_shift" = "0"
	Info (12134): Parameter "compensate_clock" = "CLK0"
	Info (12134): Parameter "inclk0_input_frequency" = "20000"
	Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
	Info (12134): Parameter "lpm_type" = "altpll"
	Info (12134): Parameter "operation_mode" = "NORMAL"
	Info (12134): Parameter "pll_type" = "AUTO"
	Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
	Info (12134): Parameter "port_areset" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
	Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
	Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
	Info (12134): Parameter "port_inclk0" = "PORT_USED"
	Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
	Info (12134): Parameter "port_locked" = "PORT_UNUSED"
	Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
	Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
	Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
	Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
	Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
	Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
	Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
	Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
	Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
	Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
	Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
	Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
	Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
	Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
	Info (12134): Parameter "port_clk0" = "PORT_USED"
	Info (12134): Parameter "port_clk1" = "PORT_USED"
	Info (12134): Parameter "port_clk2" = "PORT_USED"
	Info (12134): Parameter "port_clk3" = "PORT_USED"
	Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
	Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
	Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
	Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
	Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
	Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
	Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_qsr2.tdf
	Info (12023): Found entity 1: altpll_qsr2
Info (12128): Elaborating entity "altpll_qsr2" for hierarchy "sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
	Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
	Info (12134): Parameter "lpm_numwords" = "512"
	Info (12134): Parameter "lpm_showahead" = "OFF"
	Info (12134): Parameter "lpm_type" = "dcfifo"
	Info (12134): Parameter "lpm_width" = "16"
	Info (12134): Parameter "lpm_widthu" = "9"
	Info (12134): Parameter "lpm_widthu_r" = "8"
	Info (12134): Parameter "lpm_width_r" = "32"
	Info (12134): Parameter "overflow_checking" = "ON"
	Info (12134): Parameter "rdsync_delaypipe" = "4"
	Info (12134): Parameter "underflow_checking" = "ON"
	Info (12134): Parameter "use_eab" = "ON"
	Info (12134): Parameter "write_aclr_synch" = "ON"
	Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_neh1.tdf
	Info (12023): Found entity 1: dcfifo_neh1
Info (12128): Elaborating entity "dcfifo_neh1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
	Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
	Info (12023): Found entity 1: a_graycounter_t57
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
	Info (12023): Found entity 1: a_graycounter_ojc
Info (12128): Elaborating entity "a_graycounter_ojc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
	Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
	Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
	Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
	Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
	Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
	Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
	Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
	Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
	Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
	Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
	Info (12134): Parameter "lpm_numwords" = "256"
	Info (12134): Parameter "lpm_showahead" = "OFF"
	Info (12134): Parameter "lpm_type" = "dcfifo"
	Info (12134): Parameter "lpm_width" = "32"
	Info (12134): Parameter "lpm_widthu" = "8"
	Info (12134): Parameter "lpm_widthu_r" = "9"
	Info (12134): Parameter "lpm_width_r" = "16"
	Info (12134): Parameter "overflow_checking" = "ON"
	Info (12134): Parameter "rdsync_delaypipe" = "4"
	Info (12134): Parameter "underflow_checking" = "ON"
	Info (12134): Parameter "use_eab" = "ON"
	Info (12134): Parameter "write_aclr_synch" = "ON"
	Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ffh1.tdf
	Info (12023): Found entity 1: dcfifo_ffh1
Info (12128): Elaborating entity "dcfifo_ffh1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
	Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
	Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf
	Info (12023): Found entity 1: altsyncram_sj31
Info (12128): Elaborating entity "altsyncram_sj31" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
	Info (12023): Found entity 1: alt_synch_pipe_kkd
Info (12128): Elaborating entity "alt_synch_pipe_kkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
	Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
	Info (12023): Found entity 1: alt_synch_pipe_lkd
Info (12128): Elaborating entity "alt_synch_pipe_lkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
	Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(124): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(146): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(151): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(176): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(226): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "ltp_controller" for hierarchy "ltp_controller:u1"
Warning (14284): Synthesized away the following node(s):
	Warning (14285): Synthesized away the following RAM node(s):
		Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
		Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
		Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]"
		Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]"
		Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
		Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
		Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
		Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
Info (278001): Inferred 3 megafunctions from design logic
	Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "classificador:s3|Div1"
	Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "classificador:s3|Div3"
	Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "classificador:s3|Div2"
Info (12130): Elaborated megafunction instantiation "classificador:s3|lpm_divide:Div1"
Info (12133): Instantiated megafunction "classificador:s3|lpm_divide:Div1" with the following parameter:
	Info (12134): Parameter "LPM_WIDTHN" = "32"
	Info (12134): Parameter "LPM_WIDTHD" = "32"
	Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
	Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
	Info (12023): Found entity 1: lpm_divide_hkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
	Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
	Info (12023): Found entity 1: alt_u_div_6af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
	Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
	Info (12023): Found entity 1: add_sub_8pc
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
	Warning (13040): Bidir "EX_IO[0]" has no driver
	Warning (13040): Bidir "EX_IO[1]" has no driver
	Warning (13040): Bidir "EX_IO[2]" has no driver
	Warning (13040): Bidir "EX_IO[3]" has no driver
	Warning (13040): Bidir "EX_IO[4]" has no driver
	Warning (13040): Bidir "EX_IO[5]" has no driver
	Warning (13040): Bidir "EX_IO[6]" has no driver
	Warning (13040): Bidir "LCD_DATA[0]" has no driver
	Warning (13040): Bidir "LCD_DATA[1]" has no driver
	Warning (13040): Bidir "LCD_DATA[2]" has no driver
	Warning (13040): Bidir "LCD_DATA[3]" has no driver
	Warning (13040): Bidir "LCD_DATA[4]" has no driver
	Warning (13040): Bidir "LCD_DATA[5]" has no driver
	Warning (13040): Bidir "LCD_DATA[6]" has no driver
	Warning (13040): Bidir "LCD_DATA[7]" has no driver
	Warning (13040): Bidir "PS2_CLK" has no driver
	Warning (13040): Bidir "PS2_CLK2" has no driver
	Warning (13040): Bidir "PS2_DAT" has no driver
	Warning (13040): Bidir "PS2_DAT2" has no driver
	Warning (13040): Bidir "SD_CMD" has no driver
	Warning (13040): Bidir "SD_DAT[0]" has no driver
	Warning (13040): Bidir "SD_DAT[1]" has no driver
	Warning (13040): Bidir "SD_DAT[2]" has no driver
	Warning (13040): Bidir "SD_DAT[3]" has no driver
	Warning (13040): Bidir "AUD_ADCLRCK" has no driver
	Warning (13040): Bidir "AUD_BCLK" has no driver
	Warning (13040): Bidir "AUD_DACLRCK" has no driver
	Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
	Warning (13040): Bidir "I2C_SDAT" has no driver
	Warning (13040): Bidir "ENET0_MDIO" has no driver
	Warning (13040): Bidir "ENET1_MDIO" has no driver
	Warning (13040): Bidir "OTG_DATA[0]" has no driver
	Warning (13040): Bidir "OTG_DATA[1]" has no driver
	Warning (13040): Bidir "OTG_DATA[2]" has no driver
	Warning (13040): Bidir "OTG_DATA[3]" has no driver
	Warning (13040): Bidir "OTG_DATA[4]" has no driver
	Warning (13040): Bidir "OTG_DATA[5]" has no driver
	Warning (13040): Bidir "OTG_DATA[6]" has no driver
	Warning (13040): Bidir "OTG_DATA[7]" has no driver
	Warning (13040): Bidir "OTG_DATA[8]" has no driver
	Warning (13040): Bidir "OTG_DATA[9]" has no driver
	Warning (13040): Bidir "OTG_DATA[10]" has no driver
	Warning (13040): Bidir "OTG_DATA[11]" has no driver
	Warning (13040): Bidir "OTG_DATA[12]" has no driver
	Warning (13040): Bidir "OTG_DATA[13]" has no driver
	Warning (13040): Bidir "OTG_DATA[14]" has no driver
	Warning (13040): Bidir "OTG_DATA[15]" has no driver
	Warning (13040): Bidir "OTG_FSPEED" has no driver
	Warning (13040): Bidir "OTG_LSPEED" has no driver
	Warning (13040): Bidir "SRAM_DQ[0]" has no driver
	Warning (13040): Bidir "SRAM_DQ[1]" has no driver
	Warning (13040): Bidir "SRAM_DQ[2]" has no driver
	Warning (13040): Bidir "SRAM_DQ[3]" has no driver
	Warning (13040): Bidir "SRAM_DQ[4]" has no driver
	Warning (13040): Bidir "SRAM_DQ[5]" has no driver
	Warning (13040): Bidir "SRAM_DQ[6]" has no driver
	Warning (13040): Bidir "SRAM_DQ[7]" has no driver
	Warning (13040): Bidir "SRAM_DQ[8]" has no driver
	Warning (13040): Bidir "SRAM_DQ[9]" has no driver
	Warning (13040): Bidir "SRAM_DQ[10]" has no driver
	Warning (13040): Bidir "SRAM_DQ[11]" has no driver
	Warning (13040): Bidir "SRAM_DQ[12]" has no driver
	Warning (13040): Bidir "SRAM_DQ[13]" has no driver
	Warning (13040): Bidir "SRAM_DQ[14]" has no driver
	Warning (13040): Bidir "SRAM_DQ[15]" has no driver
	Warning (13040): Bidir "FL_DQ[0]" has no driver
	Warning (13040): Bidir "FL_DQ[1]" has no driver
	Warning (13040): Bidir "FL_DQ[2]" has no driver
	Warning (13040): Bidir "FL_DQ[3]" has no driver
	Warning (13040): Bidir "FL_DQ[4]" has no driver
	Warning (13040): Bidir "FL_DQ[5]" has no driver
	Warning (13040): Bidir "FL_DQ[6]" has no driver
	Warning (13040): Bidir "FL_DQ[7]" has no driver
	Warning (13040): Bidir "TOUCH_I2C_SDA" has no driver
	Warning (13040): Bidir "LSENSOR_SDA" has no driver
	Warning (13040): Bidir "GSENSOR_SDA_SDI_SDIO" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
	Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
	Warning (13410): Pin "LCD_BLON" is stuck at GND
	Warning (13410): Pin "LCD_EN" is stuck at GND
	Warning (13410): Pin "LCD_ON" is stuck at GND
	Warning (13410): Pin "LCD_RS" is stuck at GND
	Warning (13410): Pin "LCD_RW" is stuck at GND
	Warning (13410): Pin "UART_CTS" is stuck at GND
	Warning (13410): Pin "SD_CLK" is stuck at GND
	Warning (13410): Pin "VGA_B[0]" is stuck at GND
	Warning (13410): Pin "VGA_B[1]" is stuck at GND
	Warning (13410): Pin "VGA_B[2]" is stuck at GND
	Warning (13410): Pin "VGA_B[3]" is stuck at GND
	Warning (13410): Pin "VGA_B[4]" is stuck at GND
	Warning (13410): Pin "VGA_B[5]" is stuck at GND
	Warning (13410): Pin "VGA_B[6]" is stuck at GND
	Warning (13410): Pin "VGA_B[7]" is stuck at GND
	Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
	Warning (13410): Pin "VGA_CLK" is stuck at GND
	Warning (13410): Pin "VGA_G[0]" is stuck at GND
	Warning (13410): Pin "VGA_G[1]" is stuck at GND
	Warning (13410): Pin "VGA_G[2]" is stuck at GND
	Warning (13410): Pin "VGA_G[3]" is stuck at GND
	Warning (13410): Pin "VGA_G[4]" is stuck at GND
	Warning (13410): Pin "VGA_G[5]" is stuck at GND
	Warning (13410): Pin "VGA_G[6]" is stuck at GND
	Warning (13410): Pin "VGA_G[7]" is stuck at GND
	Warning (13410): Pin "VGA_HS" is stuck at GND
	Warning (13410): Pin "VGA_R[0]" is stuck at GND
	Warning (13410): Pin "VGA_R[1]" is stuck at GND
	Warning (13410): Pin "VGA_R[2]" is stuck at GND
	Warning (13410): Pin "VGA_R[3]" is stuck at GND
	Warning (13410): Pin "VGA_R[4]" is stuck at GND
	Warning (13410): Pin "VGA_R[5]" is stuck at GND
	Warning (13410): Pin "VGA_R[6]" is stuck at GND
	Warning (13410): Pin "VGA_R[7]" is stuck at GND
	Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
	Warning (13410): Pin "VGA_VS" is stuck at GND
	Warning (13410): Pin "AUD_DACDAT" is stuck at GND
	Warning (13410): Pin "AUD_XCK" is stuck at GND
	Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
	Warning (13410): Pin "I2C_SCLK" is stuck at GND
	Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
	Warning (13410): Pin "ENET0_MDC" is stuck at GND
	Warning (13410): Pin "ENET0_RST_N" is stuck at GND
	Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
	Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
	Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
	Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
	Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
	Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
	Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
	Warning (13410): Pin "ENET1_MDC" is stuck at GND
	Warning (13410): Pin "ENET1_RST_N" is stuck at GND
	Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
	Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
	Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
	Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
	Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
	Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
	Warning (13410): Pin "TD_RESET_N" is stuck at GND
	Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
	Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
	Warning (13410): Pin "OTG_CS_N" is stuck at GND
	Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
	Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
	Warning (13410): Pin "OTG_RD_N" is stuck at GND
	Warning (13410): Pin "OTG_RST_N" is stuck at GND
	Warning (13410): Pin "OTG_WE_N" is stuck at GND
	Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
	Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
	Warning (13410): Pin "SRAM_CE_N" is stuck at GND
	Warning (13410): Pin "SRAM_LB_N" is stuck at GND
	Warning (13410): Pin "SRAM_OE_N" is stuck at GND
	Warning (13410): Pin "SRAM_UB_N" is stuck at GND
	Warning (13410): Pin "SRAM_WE_N" is stuck at GND
	Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
	Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
	Warning (13410): Pin "FL_CE_N" is stuck at GND
	Warning (13410): Pin "FL_OE_N" is stuck at GND
	Warning (13410): Pin "FL_RST_N" is stuck at GND
	Warning (13410): Pin "FL_WE_N" is stuck at GND
	Warning (13410): Pin "FL_WP_N" is stuck at GND
	Warning (13410): Pin "TOUCH_I2C_SCL" is stuck at GND
	Warning (13410): Pin "LCD_DITH" is stuck at GND
	Warning (13410): Pin "LCD_MODE" is stuck at GND
	Warning (13410): Pin "LCD_POWER_CTL" is stuck at VCC
	Warning (13410): Pin "LCD_UPDN" is stuck at GND
	Warning (13410): Pin "LCD_RSTB" is stuck at VCC
	Warning (13410): Pin "LCD_DE" is stuck at GND
	Warning (13410): Pin "LCD_SHLR" is stuck at GND
	Warning (13410): Pin "LCD_DIM" is stuck at VCC
	Warning (13410): Pin "CAMERA_TRIGGER" is stuck at VCC
	Warning (13410): Pin "LSENSOR_ADDR_SEL" is stuck at GND
	Warning (13410): Pin "LSENSOR_SCL" is stuck at GND
	Warning (13410): Pin "GSENSOR_CS_n" is stuck at GND
	Warning (13410): Pin "GSENSOR_ALT_ADDR" is stuck at GND
	Warning (13410): Pin "GSENSOR_SCL_SCLK" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /media/cleidson/particao/My_design/Camera/Camera.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
	Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 53 input pin(s) that do not drive logic
	Warning (15610): No output dependent on input pin "CLOCK_50"
	Warning (15610): No output dependent on input pin "CLOCK3_50"
	Warning (15610): No output dependent on input pin "SMA_CLKIN"
	Warning (15610): No output dependent on input pin "UART_RTS"
	Warning (15610): No output dependent on input pin "SD_WP_N"
	Warning (15610): No output dependent on input pin "AUD_ADCDAT"
	Warning (15610): No output dependent on input pin "ENET0_INT_N"
	Warning (15610): No output dependent on input pin "ENET0_LINK100"
	Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
	Warning (15610): No output dependent on input pin "ENET0_RX_COL"
	Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
	Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
	Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
	Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
	Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
	Warning (15610): No output dependent on input pin "ENET0_RX_DV"
	Warning (15610): No output dependent on input pin "ENET0_RX_ER"
	Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
	Warning (15610): No output dependent on input pin "ENETCLK_25"
	Warning (15610): No output dependent on input pin "ENET1_INT_N"
	Warning (15610): No output dependent on input pin "ENET1_LINK100"
	Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
	Warning (15610): No output dependent on input pin "ENET1_RX_COL"
	Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
	Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
	Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
	Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
	Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
	Warning (15610): No output dependent on input pin "ENET1_RX_DV"
	Warning (15610): No output dependent on input pin "ENET1_RX_ER"
	Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
	Warning (15610): No output dependent on input pin "TD_CLK27"
	Warning (15610): No output dependent on input pin "TD_DATA[0]"
	Warning (15610): No output dependent on input pin "TD_DATA[1]"
	Warning (15610): No output dependent on input pin "TD_DATA[2]"
	Warning (15610): No output dependent on input pin "TD_DATA[3]"
	Warning (15610): No output dependent on input pin "TD_DATA[4]"
	Warning (15610): No output dependent on input pin "TD_DATA[5]"
	Warning (15610): No output dependent on input pin "TD_DATA[6]"
	Warning (15610): No output dependent on input pin "TD_DATA[7]"
	Warning (15610): No output dependent on input pin "TD_HS"
	Warning (15610): No output dependent on input pin "TD_VS"
	Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
	Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
	Warning (15610): No output dependent on input pin "OTG_INT[0]"
	Warning (15610): No output dependent on input pin "OTG_INT[1]"
	Warning (15610): No output dependent on input pin "IRDA_RXD"
	Warning (15610): No output dependent on input pin "FL_RY"
	Warning (15610): No output dependent on input pin "TOUCH_INT_n"
	Warning (15610): No output dependent on input pin "CAMERA_STROBE"
	Warning (15610): No output dependent on input pin "LSENSOR_INT"
	Warning (15610): No output dependent on input pin "GSENSOR_INT1"
	Warning (15610): No output dependent on input pin "GSENSOR_INT2"
Info (21057): Implemented 5979 device resources after synthesis - the final resource count might be different
	Info (21058): Implemented 92 input pins
	Info (21059): Implemented 275 output pins
	Info (21060): Implemented 109 bidirectional pins
	Info (21061): Implemented 5422 logic cells
	Info (21064): Implemented 80 RAM segments
	Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 386 warnings
	Info: Peak virtual memory: 908 megabytes
	Info: Processing ended: Sun Apr 26 16:29:57 2015
	Info: Elapsed time: 00:00:22
	Info: Total CPU time (on all processors): 00:00:22
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
	Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
	Info: Processing started: Sun Apr 26 16:30:00 2015
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Camera -c Camera
Info: qfit2_default_script.tcl version: #1
Info: Project  = Camera
Info: Revision = Camera
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE115F29C7 for design "Camera"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|pll1" as Cyclone IV E PLL type
	Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|clk[0] port
	Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -105 degrees (-2917 ps) for sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|clk[1] port
	Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|clk[2] port
	Info (15099): Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|clk[3] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
	Info (176445): Device EP4CE40F29C7 is compatible
	Info (176445): Device EP4CE40F29I7 is compatible
	Info (176445): Device EP4CE30F29C7 is compatible
	Info (176445): Device EP4CE30F29I7 is compatible
	Info (176445): Device EP4CE55F29C7 is compatible
	Info (176445): Device EP4CE55F29I7 is compatible
	Info (176445): Device EP4CE75F29C7 is compatible
	Info (176445): Device EP4CE75F29I7 is compatible
	Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
	Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
	Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
	Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
	Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
	Info (332165): Entity dcfifo_ffh1
		Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
		Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
	Info (332165): Entity dcfifo_neh1
		Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe18|dffe19a* 
		Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'Camera.sdc'
Info (332110): Deriving PLL clocks
	Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
	Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
	Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
	Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[3]} {u6|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: CAMERA_PIXCLK was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by CAMERA_PIXCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 8 clocks
	Info (332111):   Period   Clock Name
	Info (332111): ======== ============
	Info (332111):   20.000    CLOCK2_50
	Info (332111):   20.000    CLOCK3_50
	Info (332111):   20.000     CLOCK_50
	Info (332111):   30.303      LCD_CLK
	Info (332111):   10.000 u6|altpll_component|auto_generated|pll1|clk[0]
	Info (332111):   10.000 u6|altpll_component|auto_generated|pll1|clk[1]
	Info (332111):   40.000 u6|altpll_component|auto_generated|pll1|clk[2]
	Info (332111):   30.000 u6|altpll_component|auto_generated|pll1|clk[3]
Info (176353): Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (176353): Automatically promoted node sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|clk[0] (placed in counter C0 of PLL_4)
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|clk[1] (placed in counter C2 of PLL_4)
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|clk[2] (placed in counter C3 of PLL_4)
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|clk[3] (placed in counter C1 of PLL_4)
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node CAMERA_PIXCLK~input (placed in PIN J27 (CLK4, DIFFCLK_2p))
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node I2C_CCD_Config:u8|mI2C_CTRL_CLK 
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1
		Info (176357): Destination node I2C_CCD_Config:u8|mI2C_CTRL_CLK~0
Info (176353): Automatically promoted node Reset_Delay:u2|oRST_0 
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node Sdram_Control:u7|mLENGTH[7]~0
		Info (176357): Destination node Reset_Delay:u2|oRST_0~1
Info (176353): Automatically promoted node Reset_Delay:u2|oRST_2 
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node I2C_CCD_Config:u8|i2c_reset
		Info (176357): Destination node Reset_Delay:u2|oRST_2~0
Info (176353): Automatically promoted node Reset_Delay:u2|oRST_1 
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node Reset_Delay:u2|oRST_1~1
		Info (176357): Destination node CAMERA_RESET_n~output
Info (176353): Automatically promoted node Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] 
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|valid_wrreq~0
Info (176353): Automatically promoted node Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] 
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|valid_wrreq~0
Info (176233): Starting register packing
Info (176235): Finished register packing
	Extra Info (176218): Packed 26 registers into blocks of type I/O Output Buffer
Warning (15064): PLL "sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|pll1" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|pll1" output port clk[2] feeds output pin "CAMERA_XCLKIN~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|pll1" output port clk[3] feeds output pin "LCD_DCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
	Warning (15706): Node "EPCS_ASDO" is assigned to location or region, but does not exist in design
	Warning (15706): Node "EPCS_DATA0" is assigned to location or region, but does not exist in design
	Warning (15706): Node "EPCS_DCLK" is assigned to location or region, but does not exist in design
	Warning (15706): Node "EPCS_NCSO" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:09
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:17
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
	Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
	Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 3.41 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 131 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
	Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2
	Info (169178): Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15
	Info (169178): Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14
	Info (169178): Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13
	Info (169178): Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14
	Info (169178): Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2
	Info (169178): Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14
	Info (169178): Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14
	Info (169178): Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13
	Info (169178): Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14
	Info (169178): Pin TD_DATA[0] uses I/O standard 3.3-V LVTTL at E8
	Info (169178): Pin TD_DATA[1] uses I/O standard 3.3-V LVTTL at A7
	Info (169178): Pin TD_DATA[2] uses I/O standard 3.3-V LVTTL at D8
	Info (169178): Pin TD_DATA[3] uses I/O standard 3.3-V LVTTL at C7
	Info (169178): Pin TD_DATA[4] uses I/O standard 3.3-V LVTTL at D7
	Info (169178): Pin TD_DATA[5] uses I/O standard 3.3-V LVTTL at D6
	Info (169178): Pin TD_DATA[6] uses I/O standard 3.3-V LVTTL at E7
	Info (169178): Pin TD_DATA[7] uses I/O standard 3.3-V LVTTL at F7
	Info (169178): Pin TD_HS uses I/O standard 3.3-V LVTTL at E5
	Info (169178): Pin TD_VS uses I/O standard 3.3-V LVTTL at E4
	Info (169178): Pin OTG_DREQ[0] uses I/O standard 3.3-V LVTTL at J1
	Info (169178): Pin OTG_DREQ[1] uses I/O standard 3.3-V LVTTL at B4
	Info (169178): Pin OTG_INT[0] uses I/O standard 3.3-V LVTTL at A6
	Info (169178): Pin OTG_INT[1] uses I/O standard 3.3-V LVTTL at D5
	Info (169178): Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15
	Info (169178): Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1
	Info (169178): Pin EX_IO[0] uses I/O standard 3.3-V LVTTL at J10
	Info (169178): Pin EX_IO[1] uses I/O standard 3.3-V LVTTL at J14
	Info (169178): Pin EX_IO[2] uses I/O standard 3.3-V LVTTL at H13
	Info (169178): Pin EX_IO[3] uses I/O standard 3.3-V LVTTL at H14
	Info (169178): Pin EX_IO[4] uses I/O standard 3.3-V LVTTL at F14
	Info (169178): Pin EX_IO[5] uses I/O standard 3.3-V LVTTL at E10
	Info (169178): Pin EX_IO[6] uses I/O standard 3.3-V LVTTL at D9
	Info (169178): Pin LCD_DATA[0] uses I/O standard 3.3-V LVTTL at L3
	Info (169178): Pin LCD_DATA[1] uses I/O standard 3.3-V LVTTL at L1
	Info (169178): Pin LCD_DATA[2] uses I/O standard 3.3-V LVTTL at L2
	Info (169178): Pin LCD_DATA[3] uses I/O standard 3.3-V LVTTL at K7
	Info (169178): Pin LCD_DATA[4] uses I/O standard 3.3-V LVTTL at K1
	Info (169178): Pin LCD_DATA[5] uses I/O standard 3.3-V LVTTL at K2
	Info (169178): Pin LCD_DATA[6] uses I/O standard 3.3-V LVTTL at M3
	Info (169178): Pin LCD_DATA[7] uses I/O standard 3.3-V LVTTL at M5
	Info (169178): Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6
	Info (169178): Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5
	Info (169178): Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5
	Info (169178): Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5
	Info (169178): Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14
	Info (169178): Pin SD_DAT[0] uses I/O standard 3.3-V LVTTL at AE14
	Info (169178): Pin SD_DAT[1] uses I/O standard 3.3-V LVTTL at AF13
	Info (169178): Pin SD_DAT[2] uses I/O standard 3.3-V LVTTL at AB14
	Info (169178): Pin SD_DAT[3] uses I/O standard 3.3-V LVTTL at AC14
	Info (169178): Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2
	Info (169178): Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2
	Info (169178): Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3
	Info (169178): Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14
	Info (169178): Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8
	Info (169178): Pin OTG_DATA[0] uses I/O standard 3.3-V LVTTL at J6
	Info (169178): Pin OTG_DATA[1] uses I/O standard 3.3-V LVTTL at K4
	Info (169178): Pin OTG_DATA[2] uses I/O standard 3.3-V LVTTL at J5
	Info (169178): Pin OTG_DATA[3] uses I/O standard 3.3-V LVTTL at K3
	Info (169178): Pin OTG_DATA[4] uses I/O standard 3.3-V LVTTL at J4
	Info (169178): Pin OTG_DATA[5] uses I/O standard 3.3-V LVTTL at J3
	Info (169178): Pin OTG_DATA[6] uses I/O standard 3.3-V LVTTL at J7
	Info (169178): Pin OTG_DATA[7] uses I/O standard 3.3-V LVTTL at H6
	Info (169178): Pin OTG_DATA[8] uses I/O standard 3.3-V LVTTL at H3
	Info (169178): Pin OTG_DATA[9] uses I/O standard 3.3-V LVTTL at H4
	Info (169178): Pin OTG_DATA[10] uses I/O standard 3.3-V LVTTL at G1
	Info (169178): Pin OTG_DATA[11] uses I/O standard 3.3-V LVTTL at G2
	Info (169178): Pin OTG_DATA[12] uses I/O standard 3.3-V LVTTL at G3
	Info (169178): Pin OTG_DATA[13] uses I/O standard 3.3-V LVTTL at F1
	Info (169178): Pin OTG_DATA[14] uses I/O standard 3.3-V LVTTL at F3
	Info (169178): Pin OTG_DATA[15] uses I/O standard 3.3-V LVTTL at G4
	Info (169178): Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6
	Info (169178): Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6
	Info (169178): Pin SRAM_DQ[0] uses I/O standard 3.3-V LVTTL at AH3
	Info (169178): Pin SRAM_DQ[1] uses I/O standard 3.3-V LVTTL at AF4
	Info (169178): Pin SRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AG4
	Info (169178): Pin SRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AH4
	Info (169178): Pin SRAM_DQ[4] uses I/O standard 3.3-V LVTTL at AF6
	Info (169178): Pin SRAM_DQ[5] uses I/O standard 3.3-V LVTTL at AG6
	Info (169178): Pin SRAM_DQ[6] uses I/O standard 3.3-V LVTTL at AH6
	Info (169178): Pin SRAM_DQ[7] uses I/O standard 3.3-V LVTTL at AF7
	Info (169178): Pin SRAM_DQ[8] uses I/O standard 3.3-V LVTTL at AD1
	Info (169178): Pin SRAM_DQ[9] uses I/O standard 3.3-V LVTTL at AD2
	Info (169178): Pin SRAM_DQ[10] uses I/O standard 3.3-V LVTTL at AE2
	Info (169178): Pin SRAM_DQ[11] uses I/O standard 3.3-V LVTTL at AE1
	Info (169178): Pin SRAM_DQ[12] uses I/O standard 3.3-V LVTTL at AE3
	Info (169178): Pin SRAM_DQ[13] uses I/O standard 3.3-V LVTTL at AE4
	Info (169178): Pin SRAM_DQ[14] uses I/O standard 3.3-V LVTTL at AF3
	Info (169178): Pin SRAM_DQ[15] uses I/O standard 3.3-V LVTTL at AG3
	Info (169178): Pin FL_DQ[0] uses I/O standard 3.3-V LVTTL at AH8
	Info (169178): Pin FL_DQ[1] uses I/O standard 3.3-V LVTTL at AF10
	Info (169178): Pin FL_DQ[2] uses I/O standard 3.3-V LVTTL at AG10
	Info (169178): Pin FL_DQ[3] uses I/O standard 3.3-V LVTTL at AH10
	Info (169178): Pin FL_DQ[4] uses I/O standard 3.3-V LVTTL at AF11
	Info (169178): Pin FL_DQ[5] uses I/O standard 3.3-V LVTTL at AG11
	Info (169178): Pin FL_DQ[6] uses I/O standard 3.3-V LVTTL at AH11
	Info (169178): Pin FL_DQ[7] uses I/O standard 3.3-V LVTTL at AF12
	Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at W3
	Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at W2
	Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at V4
	Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at W1
	Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at V3
	Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at V2
	Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at V1
	Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at U3
	Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y3
	Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at Y4
	Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at AB1
	Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at AA3
	Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at AB2
	Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at AC1
	Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at AB3
	Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at AC2
	Info (169178): Pin DRAM_DQ[16] uses I/O standard 3.3-V LVTTL at M8
	Info (169178): Pin DRAM_DQ[17] uses I/O standard 3.3-V LVTTL at L8
	Info (169178): Pin DRAM_DQ[18] uses I/O standard 3.3-V LVTTL at P2
	Info (169178): Pin DRAM_DQ[19] uses I/O standard 3.3-V LVTTL at N3
	Info (169178): Pin DRAM_DQ[20] uses I/O standard 3.3-V LVTTL at N4
	Info (169178): Pin DRAM_DQ[21] uses I/O standard 3.3-V LVTTL at M4
	Info (169178): Pin DRAM_DQ[22] uses I/O standard 3.3-V LVTTL at M7
	Info (169178): Pin DRAM_DQ[23] uses I/O standard 3.3-V LVTTL at L7
	Info (169178): Pin DRAM_DQ[24] uses I/O standard 3.3-V LVTTL at U5
	Info (169178): Pin DRAM_DQ[25] uses I/O standard 3.3-V LVTTL at R7
	Info (169178): Pin DRAM_DQ[26] uses I/O standard 3.3-V LVTTL at R1
	Info (169178): Pin DRAM_DQ[27] uses I/O standard 3.3-V LVTTL at R2
	Info (169178): Pin DRAM_DQ[28] uses I/O standard 3.3-V LVTTL at R3
	Info (169178): Pin DRAM_DQ[29] uses I/O standard 3.3-V LVTTL at T3
	Info (169178): Pin DRAM_DQ[30] uses I/O standard 3.3-V LVTTL at U4
	Info (169178): Pin DRAM_DQ[31] uses I/O standard 3.3-V LVTTL at U1
	Info (169178): Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12
	Info (169178): Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14
Warning (169064): Following 76 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
	Info (169065): Pin EX_IO[0] has a permanently disabled output enable
	Info (169065): Pin EX_IO[1] has a permanently disabled output enable
	Info (169065): Pin EX_IO[2] has a permanently disabled output enable
	Info (169065): Pin EX_IO[3] has a permanently disabled output enable
	Info (169065): Pin EX_IO[4] has a permanently disabled output enable
	Info (169065): Pin EX_IO[5] has a permanently disabled output enable
	Info (169065): Pin EX_IO[6] has a permanently disabled output enable
	Info (169065): Pin LCD_DATA[0] has a permanently disabled output enable
	Info (169065): Pin LCD_DATA[1] has a permanently disabled output enable
	Info (169065): Pin LCD_DATA[2] has a permanently disabled output enable
	Info (169065): Pin LCD_DATA[3] has a permanently disabled output enable
	Info (169065): Pin LCD_DATA[4] has a permanently disabled output enable
	Info (169065): Pin LCD_DATA[5] has a permanently disabled output enable
	Info (169065): Pin LCD_DATA[6] has a permanently disabled output enable
	Info (169065): Pin LCD_DATA[7] has a permanently disabled output enable
	Info (169065): Pin PS2_CLK has a permanently disabled output enable
	Info (169065): Pin PS2_CLK2 has a permanently disabled output enable
	Info (169065): Pin PS2_DAT has a permanently disabled output enable
	Info (169065): Pin PS2_DAT2 has a permanently disabled output enable
	Info (169065): Pin SD_CMD has a permanently disabled output enable
	Info (169065): Pin SD_DAT[0] has a permanently disabled output enable
	Info (169065): Pin SD_DAT[1] has a permanently disabled output enable
	Info (169065): Pin SD_DAT[2] has a permanently disabled output enable
	Info (169065): Pin SD_DAT[3] has a permanently disabled output enable
	Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable
	Info (169065): Pin AUD_BCLK has a permanently disabled output enable
	Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable
	Info (169065): Pin EEP_I2C_SDAT has a permanently disabled output enable
	Info (169065): Pin I2C_SDAT has a permanently disabled output enable
	Info (169065): Pin ENET0_MDIO has a permanently disabled output enable
	Info (169065): Pin ENET1_MDIO has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[0] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[1] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[2] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[3] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[4] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[5] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[6] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[7] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[8] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[9] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[10] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[11] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[12] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[13] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[14] has a permanently disabled output enable
	Info (169065): Pin OTG_DATA[15] has a permanently disabled output enable
	Info (169065): Pin OTG_FSPEED has a permanently disabled output enable
	Info (169065): Pin OTG_LSPEED has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[0] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[1] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[2] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[3] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[4] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[5] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[6] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[7] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[8] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[9] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[10] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[11] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[12] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[13] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[14] has a permanently disabled output enable
	Info (169065): Pin SRAM_DQ[15] has a permanently disabled output enable
	Info (169065): Pin FL_DQ[0] has a permanently disabled output enable
	Info (169065): Pin FL_DQ[1] has a permanently disabled output enable
	Info (169065): Pin FL_DQ[2] has a permanently disabled output enable
	Info (169065): Pin FL_DQ[3] has a permanently disabled output enable
	Info (169065): Pin FL_DQ[4] has a permanently disabled output enable
	Info (169065): Pin FL_DQ[5] has a permanently disabled output enable
	Info (169065): Pin FL_DQ[6] has a permanently disabled output enable
	Info (169065): Pin FL_DQ[7] has a permanently disabled output enable
	Info (169065): Pin TOUCH_I2C_SDA has a permanently disabled output enable
	Info (169065): Pin LSENSOR_SDA has a permanently disabled output enable
	Info (169065): Pin GSENSOR_SDA_SDI_SDIO has a permanently disabled output enable
Info (144001): Generated suppressed messages file /media/cleidson/particao/My_design/Camera/Camera.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings
	Info: Peak virtual memory: 1107 megabytes
	Info: Processing ended: Sun Apr 26 16:31:04 2015
	Info: Elapsed time: 00:01:04
	Info: Total CPU time (on all processors): 00:01:04
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
	Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
	Info: Processing started: Sun Apr 26 16:31:09 2015
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Camera -c Camera
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
	Info: Peak virtual memory: 695 megabytes
	Info: Processing ended: Sun Apr 26 16:31:15 2015
	Info: Elapsed time: 00:00:06
	Info: Total CPU time (on all processors): 00:00:06
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
	Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
	Info: Processing started: Sun Apr 26 16:31:18 2015
Info: Command: quartus_sta Camera -c Camera
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
	Info (332165): Entity dcfifo_ffh1
		Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
		Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
	Info (332165): Entity dcfifo_neh1
		Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe18|dffe19a* 
		Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'Camera.sdc'
Info (332110): Deriving PLL clocks
	Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
	Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
	Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
	Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[3]} {u6|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: CAMERA_PIXCLK was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by CAMERA_PIXCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.401
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -4.401            -113.489 LCD_CLK 
	Info (332119):     1.248               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     5.847               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):    13.537               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.350
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.350               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     0.389               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):     0.402               0.000 CLOCK2_50 
	Info (332119):     3.670               0.000 LCD_CLK 
Info (332146): Worst-case recovery slack is -2.032
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.032            -185.866 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):     2.973               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):    12.142               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.058
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     1.058               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     2.149               0.000 CLOCK2_50 
	Info (332119):     5.649               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.701
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     4.701               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     9.687               0.000 CLOCK2_50 
	Info (332119):    14.701               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):    16.000               0.000 CLOCK3_50 
	Info (332119):    16.000               0.000 CLOCK_50 
	Info (332119):    26.093               0.000 LCD_CLK 
Info (332114): Report Metastability: Found 54 synchronizer chains.
	Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

	Info (332114): Number of Synchronizer Chains Found: 54
	Info (332114): Shortest Synchronizer Chain: 2 Registers
	Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
	Info (332114): Worst Case Available Settling Time: 14.916 ns
	Info (332114): 
	Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
	Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CAMERA_PIXCLK was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by CAMERA_PIXCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.119
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -4.119            -106.180 LCD_CLK 
	Info (332119):     2.073               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     6.641               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):    13.979               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.341
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.341               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):     0.346               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     0.353               0.000 CLOCK2_50 
	Info (332119):     3.442               0.000 LCD_CLK 
Info (332146): Worst-case recovery slack is -1.248
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -1.248            -106.206 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):     3.751               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):    12.879               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.965
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.965               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     1.963               0.000 CLOCK2_50 
	Info (332119):     4.969               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.690
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     4.690               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     9.661               0.000 CLOCK2_50 
	Info (332119):    14.706               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):    16.000               0.000 CLOCK3_50 
	Info (332119):    16.000               0.000 CLOCK_50 
	Info (332119):    26.093               0.000 LCD_CLK 
Info (332114): Report Metastability: Found 54 synchronizer chains.
	Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

	Info (332114): Number of Synchronizer Chains Found: 54
	Info (332114): Shortest Synchronizer Chain: 2 Registers
	Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
	Info (332114): Worst Case Available Settling Time: 15.382 ns
	Info (332114): 
	Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
	Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CAMERA_PIXCLK was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by CAMERA_PIXCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
	Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.806
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.806             -72.097 LCD_CLK 
	Info (332119):     5.278               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):    10.315               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):    16.650               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.139
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.139               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     0.170               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):     0.181               0.000 CLOCK2_50 
	Info (332119):     2.316               0.000 LCD_CLK 
Info (332146): Worst-case recovery slack is 1.247
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     1.247               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):     6.226               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):    15.795               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.503
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     0.503               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     1.053               0.000 CLOCK2_50 
	Info (332119):     2.977               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.757
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):     4.757               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     9.271               0.000 CLOCK2_50 
	Info (332119):    14.753               0.000 u6|altpll_component|auto_generated|pll1|clk[3] 
	Info (332119):    16.000               0.000 CLOCK3_50 
	Info (332119):    16.000               0.000 CLOCK_50 
	Info (332119):    26.303               0.000 LCD_CLK 
Info (332114): Report Metastability: Found 54 synchronizer chains.
	Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

	Info (332114): Number of Synchronizer Chains Found: 54
	Info (332114): Shortest Synchronizer Chain: 2 Registers
	Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
	Info (332114): Worst Case Available Settling Time: 17.486 ns
	Info (332114): 
	Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
	Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
	Info: Peak virtual memory: 810 megabytes
	Info: Processing ended: Sun Apr 26 16:31:27 2015
	Info: Elapsed time: 00:00:09
	Info: Total CPU time (on all processors): 00:00:08
Info (293000): Quartus II Full Compilation was successful. 0 errors, 416 warnings
