0000: 80 67    JMP   0x0068
0002: 30       HALT  
0003: 30       HALT  

FILE: .\boot.asm
                                   (0001) ; Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0002) ;
                                   (0003) ;@Id: boot.tpl#682 @
                                   (0004) ;=============================================================================
                                   (0005) ;  FILENAME:   boot.asm
                                   (0006) ;  VERSION:    4.16
                                   (0007) ;  DATE:       6 October 2005
                                   (0008) ;
                                   (0009) ;  DESCRIPTION:
                                   (0010) ;  M8C Boot Code for CY8C24x90 microcontroller devices.
                                   (0011) ;
                                   (0012) ;  Copyright (C) Cypress Semiconductor 2000-2005. All rights reserved.
                                   (0013) ;
                                   (0014) ; NOTES:
                                   (0015) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                   (0016) ; the project's root directory to create BOOT.ASM. Any changes made to
                                   (0017) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                   (0018) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                   (0019) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                   (0020) ; are not accidentally modified.
                                   (0021) ;
                                   (0022) ;=============================================================================
                                   (0023) 
                                   (0024) include ".\lib\GlobalParams.inc"
                                   (0025) include "m8c.inc"
                                   (0026) include "m8ssc.inc"
                                   (0027) include "memory.inc"
                                   (0028) 
                                   (0029) ;--------------------------------------
                                   (0030) ; Export Declarations
                                   (0031) ;--------------------------------------
                                   (0032) 
                                   (0033) export __Start
                                   (0034) export __bss_start
                                   (0035) export __data_start
                                   (0036) export __idata_start
                                   (0037) export __func_lit_start
                                   (0038) export __text_start
                                   (0039) export  _bGetPowerSetting
                                   (0040) export   bGetPowerSetting
                                   (0041) 
                                   (0042) 
                                   (0043) ;--------------------------------------
                                   (0044) ; Optimization flags
                                   (0045) ;--------------------------------------
                                   (0046) ;
                                   (0047) ; To change the value of these flags, modify the file boot.tpl, not
                                   (0048) ; boot.asm. See the notes in the banner comment at the beginning of
                                   (0049) ; this file.
                                   (0050) 
                                   (0051) ; Optimization for Assembly language (only) projects and C-language projects
                                   (0052) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                   (0053) ;   Set to 1: Support for C Run-time Environment initialization
                                   (0054) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                   (0055) ;
                                   (0056) C_LANGUAGE_SUPPORT:              equ 1
                                   (0057) 
                                   (0058) 
                                   (0059) ; For historical reasons, by default the boot code uses an lcall instruction
                                   (0060) ; to invoke the user's _main code. If _main executes a return instruction,
                                   (0061) ; boot provides an infinite loop. By changing the following equate from zero
                                   (0062) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                   (0063) ; bytes on the stack which are otherwise required for the return address. If
                                   (0064) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                   (0065) ; release, the C compiler automatically places an infinite loop at the end
                                   (0066) ; of main, rather than a return instruction.)
                                   (0067) ;
                                   (0068) ENABLE_LJMP_TO_MAIN:             equ 0
                                   (0069) 
                                   (0070) 
                                   (0071) ;-----------------------------------------------------------------------------
                                   (0072) ; Interrupt Vector Table
                                   (0073) ;-----------------------------------------------------------------------------
                                   (0074) ;
                                   (0075) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                   (0076) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                   (0077) ; very short ISRs could be encoded within the table itself. Normally,
                                   (0078) ; vector jump targets are modified automatically according to the user
                                   (0079) ; modules selected. This occurs when the 'Generate Application' opera-
                                   (0080) ; tion is run causing PSoC Designer to create boot.asm and the other
                                   (0081) ; configuration files. If you need to hard code a vector, update the
                                   (0082) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                   (0083) ; of this file.
                                   (0084) ;-----------------------------------------------------------------------------
                                   (0085) 
                                   (0086)     AREA TOP (ROM, ABS, CON)
                                   (0087) 
                                   (0088)     org   0                        ;Reset Interrupt Vector
                                   (0089)     jmp   __Start                  ;First instruction executed following a Reset
                                   (0090) 
                                   (0091)     org   04h                      ;Supply Monitor Interrupt Vector
0004: 30       HALT                (0092)     halt                           ;Stop execution if power falls too low
0005: 30       HALT  
0006: 30       HALT  
0007: 30       HALT  
                                   (0093) 
                                   (0094)     org   08h                      ;Analog Column 0 Interrupt Vector
                                   (0095)     // call	void_handler
0008: 7E       RETI                (0096)     reti
0009: 30       HALT  
000A: 30       HALT  
000B: 30       HALT  
                                   (0097) 
                                   (0098)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                   (0099)     // call	void_handler
000C: 7E       RETI                (0100)     reti
000D: 30       HALT  
000E: 30       HALT  
000F: 30       HALT  
0010: 30       HALT  
0011: 30       HALT  
0012: 30       HALT  
0013: 30       HALT  
0014: 30       HALT  
0015: 30       HALT  
0016: 30       HALT  
0017: 30       HALT  
                                   (0101) 
                                   (0102)     org   18h                      ;VC3 Interrupt Vector
                                   (0103)     // call	void_handler
0018: 7E       RETI                (0104)     reti
0019: 30       HALT  
001A: 30       HALT  
001B: 30       HALT  
                                   (0105) 
                                   (0106)     org   1Ch                      ;GPIO Interrupt Vector
                                   (0107)     // call	void_handler
001C: 7E       RETI                (0108)     reti
001D: 30       HALT  
001E: 30       HALT  
001F: 30       HALT  
                                   (0109) 
                                   (0110)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                   (0111)     // call	void_handler
0020: 7E       RETI                (0112)     reti
0021: 30       HALT  
0022: 30       HALT  
0023: 30       HALT  
                                   (0113) 
                                   (0114)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                   (0115)     // call	void_handler
0024: 7E       RETI                (0116)     reti
0025: 30       HALT  
0026: 30       HALT  
0027: 30       HALT  
                                   (0117) 
                                   (0118)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
                                   (0119)     // call	void_handler
0028: 7E       RETI                (0120)     reti
0029: 30       HALT  
002A: 30       HALT  
002B: 30       HALT  
                                   (0121) 
                                   (0122)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
002C: 7D 12 B7 LJMP  _Counter16_1_ISR(0123)     ljmp	_Counter16_1_ISR
002F: 7E       RETI                (0124)     reti
0030: 30       HALT  
0031: 30       HALT  
0032: 30       HALT  
0033: 30       HALT  
0034: 30       HALT  
0035: 30       HALT  
0036: 30       HALT  
0037: 30       HALT  
0038: 30       HALT  
0039: 30       HALT  
003A: 30       HALT  
003B: 30       HALT  
003C: 30       HALT  
003D: 30       HALT  
003E: 30       HALT  
003F: 30       HALT  
                                   (0125) 
                                   (0126)     org   40h                      ;USB Reset Interrupt Vector
0040: 7D 18 19 LJMP  _USBFS_1_RESET_ISR(0127)     ljmp	_USBFS_1_RESET_ISR
0043: 7E       RETI                (0128)     reti
                                   (0129) 
                                   (0130)     org   44h                      ;USB SOF Interrupt Vector
0044: 7D 18 2C LJMP  _USBFS_1_SOF_ISR(0131)     ljmp	_USBFS_1_SOF_ISR
0047: 7E       RETI                (0132)     reti
                                   (0133) 
                                   (0134)     org   48h                      ;USB EP0 Interrupt Vector
0048: 7D 06 E1 LJMP  0x06E1        (0135)     ljmp	_USBFS_1_EP0_ISR
004B: 7E       RETI                (0136)     reti
                                   (0137) 
                                   (0138)     org   4Ch                      ;USB EP1 Interrupt Vector
004C: 7D 17 D8 LJMP  USBFS_1_EP1_ISR(0139)     ljmp	_USBFS_1_EP1_ISR
004F: 7E       RETI                (0140)     reti
                                   (0141) 
                                   (0142)     org   50h                      ;USB EP2 Interrupt Vector
0050: 7D 17 EC LJMP  USBFS_1_EP2_ISR(0143)     ljmp	_USBFS_1_EP2_ISR
0053: 7E       RETI                (0144)     reti
                                   (0145) 
                                   (0146)     org   54h                      ;USB EP3 Interrupt Vector
0054: 7D 17 FB LJMP  USBFS_1_EP3_ISR(0147)     ljmp	_USBFS_1_EP3_ISR
0057: 7E       RETI                (0148)     reti
                                   (0149) 
                                   (0150)     org   58h                      ;USB EP4 Interrupt Vector
0058: 7D 18 0A LJMP  USBFS_1_EP4_ISR(0151)     ljmp	_USBFS_1_EP4_ISR
005B: 7E       RETI                (0152)     reti
                                   (0153) 
                                   (0154)     org   5Ch                      ;USB Wakeup Interrupt Vector
005C: 7D 18 2F LJMP  _USBFS_1_WAKEUP_ISR(0155)     ljmp	_USBFS_1_WAKEUP_ISR
005F: 7E       RETI                (0156)     reti
                                   (0157) 
                                   (0158)     org   60h                      ;PSoC I2C Interrupt Vector
0060: 7D 10 43 LJMP  0x1043        (0159)     ljmp	_I2CHW_1_ISR
0063: 7E       RETI                (0160)     reti
                                   (0161) 
                                   (0162)     org   64h                      ;Sleep Timer Interrupt Vector
                                   (0163)     // call	void_handler
0064: 7E       RETI                (0164)     reti
0065: 30       HALT  
0066: 30       HALT  
0067: 30       HALT  
                                   (0165) 
                                   (0166) ;-----------------------------------------------------------------------------
                                   (0167) ;  Start of Execution.
                                   (0168) ;-----------------------------------------------------------------------------
                                   (0169) ;  The Supervisory ROM SWBootReset function has already completed the
                                   (0170) ;  calibrate1 process, loading trim values for 5 volt operation.
                                   (0171) ;
                                   (0172)     org 68h
                                   (0173) __Start:
                                   (0174) 
                                   (0175)     ; initialize values for voltage stabilization, if required,
                                   (0176)     ; leaving power-on reset (POR) level at the default (low) level, at
                                   (0177)     ; least for now. 
                                   (0178)     ;
0068: 71 10    OR    F,16          (0179)     M8C_SetBank1
006A: 62 E3 03 MOV   REG[227],3    (0180)     mov   reg[VLT_CR], LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
006D: 70 EF    AND   F,239         (0181)     M8C_SetBank0
                                   (0182) 
                                   (0183)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
006F: 50 20    MOV   A,32          (0184)     mov   A, 20h
0071: 28       ROMX                (0185)     romx
                                   (0186)     ; %45%20%46%46% End workaround
                                   (0187) 	
                                   (0188) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                   (0189)     M8C_EnableWatchDog
                                   (0190) ENDIF
                                   (0191) 
0072: 41 FE FB AND   REG[254],251  (0192)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                   (0193) 
                                   (0194)     ;---------------------------
                                   (0195)     ; Set up the Temporary stack
                                   (0196)     ;---------------------------
                                   (0197)     ; A temporary stack is set up for the SSC instructions.
                                   (0198)     ; The real stack start will be assigned later.
                                   (0199)     ;
                                   (0200) _stack_start:          equ 80h
0075: 50 80    MOV   A,128         (0201)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0077: 4E       SWAP  SP,A          (0202)     swap  SP, A                    ; This is only temporary if going to LMM
                                   (0203) 
                                   (0204)     ;------------------------
                                   (0205)     ; Set Power-related Trim 
                                   (0206)     ;------------------------
                                   (0207) 
                                   (0208) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                   (0209) 
                                   (0210)   IF ( AGND_BYPASS )
                                   (0211)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                   (0212)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                   (0213)     ; bit in the write-only BDG_TR register. Recalculate the register
                                   (0214)     ; value using the proper trim values.
                                   (0215)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                   (0216)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                   (0217)   ENDIF
                                   (0218) ELSE
                                   (0219) 	; 3.3V operation trim codes
                                   (0220) 	; Set the IMO and Bandgap trims for 3v operation
                                   (0221)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGN_BYPASS_JUST
                                   (0222) 	
                                   (0223) 	; Set the IMO Gain Trim for 3v operation
                                   (0224) 	M8SSC_SetTableIMOGainTrim 2, SSCTBL2_TRIM_IMO_GAIN_3V
                                   (0225) 
                                   (0226) ENDIF ; 3.3 Volt Operation
                                   (0227) 
0078: 55 F8 00 MOV   [248],0       (0228)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
007B: 55 F9 00 MOV   [249],0       (0229)     mov  [bSSC_KEYSP], 0
                                   (0230) 				
                                   (0231)     ;---------------------------------------
                                   (0232)     ; Initialize Crystal Oscillator and PLL
                                   (0233)     ;---------------------------------------
                                   (0234) 
                                   (0235)     ; Either no ECO, or waiting for stable clock is to be done in main
007E: 71 10    OR    F,16          (0236)     M8C_SetBank1
0080: 62 E0 02 MOV   REG[224],2    (0237)     mov   reg[OSC_CR0], (SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0083: 70 EF    AND   F,239         (0238)     M8C_SetBank0
0085: 62 E3 38 MOV   REG[227],56   (0239)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                   (0240) 
                                   (0241)     ;---------------------------------------------
                                   (0242)     ; Enter the Large Memory Model, if applicable
                                   (0243)     ;---------------------------------------------
                                   (0244) IF ( SYSTEM_LARGE_MEMORY_MODEL )
0088: 62 D1 03 MOV   REG[209],3    (0245)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
008B: 50 00    MOV   A,0           (0246)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
008D: 4E       SWAP  SP,A          (0247)     swap  A, SP
008E: 62 D3 03 MOV   REG[211],3    (0248)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
0091: 62 D0 00 MOV   REG[208],0    (0249)     RAM_SETPAGE_CUR 0
0094: 62 D5 00 MOV   REG[213],0    (0250)     RAM_SETPAGE_MVW 0
0097: 62 D4 00 MOV   REG[212],0    (0251)     RAM_SETPAGE_MVR 0
                                   (0252) 
                                   (0253)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
009A: 71 C0    OR    F,192         (0254)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                   (0255)   ELSE
                                   (0256)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                   (0257)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                   (0258) ELSE
                                   (0259)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                   (0260)     swap  SP, A
                                   (0261) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                   (0262) 
                                   (0263)     ;------------------------
                                   (0264)     ; Close CT leakage path.
                                   (0265)     ;------------------------
009C: 62 71 05 MOV   REG[113],5    (0266)     mov   reg[ACB00CR0], 05h
009F: 62 75 05 MOV   REG[117],5    (0267)     mov   reg[ACB01CR0], 05h
                                   (0268) 
                                   (0269)     ;-------------------------
                                   (0270)     ; Load Base Configuration
                                   (0271)     ;-------------------------
                                   (0272)     ; Load global parameter settings and load the user modules in the
                                   (0273)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                   (0274)     ; to minimize start up time; (2) We may still need to play with the
                                   (0275)     ; Sleep Timer.
                                   (0276)     ;
00A2: 7C 04 28 LCALL 0x0428        (0277)     lcall LoadConfigInit
00A5: 71 10    OR    F,16          (0278) 	M8C_SetBank1
00A7: 41 E7 3F AND   REG[231],63   (0279) 	and  reg[DEC_CR1], 0x3F
00AA: 43 E7 80 OR    REG[231],128  (0280) 	or   reg[DEC_CR1], 0x80
00AD: 70 EF    AND   F,239         (0281) 	M8C_SetBank0
                                   (0282)     ;-----------------------------------
                                   (0283)     ; Initialize C Run-Time Environment
                                   (0284)     ;-----------------------------------
                                   (0285) IF ( C_LANGUAGE_SUPPORT )
                                   (0286) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                   (0287)     mov  A,0                           ; clear the 'bss' segment to zero
                                   (0288)     mov  [__r0],<__bss_start
                                   (0289) BssLoop:
                                   (0290)     cmp  [__r0],<__bss_end
                                   (0291)     jz   BssDone
                                   (0292)     mvi  [__r0],A
                                   (0293)     jmp  BssLoop
                                   (0294) BssDone:
                                   (0295)     mov  A,>__idata_start              ; copy idata to data segment
                                   (0296)     mov  X,<__idata_start
                                   (0297)     mov  [__r0],<__data_start
                                   (0298) IDataLoop:
                                   (0299)     cmp  [__r0],<__data_end
                                   (0300)     jz   C_RTE_Done
                                   (0301)     push A
                                   (0302)     romx
                                   (0303)     mvi  [__r0],A
                                   (0304)     pop  A
                                   (0305)     inc  X
                                   (0306)     adc  A,0
                                   (0307)     jmp  IDataLoop
                                   (0308) 
                                   (0309) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                   (0310) 
                                   (0311) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00AF: 62 D0 00 MOV   REG[208],0    (0312)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                   (0313)                                        ; to use the Virtual Register page.
                                   (0314) 
                                   (0315)     ; Dereference the constant (flash) pointer pXIData to access the start
                                   (0316)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                   (0317)     ; text segment and may have been relocated by the Code Compressor.
                                   (0318)     ;
00B2: 50 01    MOV   A,1           (0319)     mov   A, >__pXIData                ; Get the address of the flash
00B4: 57 FF    MOV   X,255         (0320)     mov   X, <__pXIData                ;   pointer to the xidata area.
00B6: 08       PUSH  A             (0321)     push  A
00B7: 28       ROMX                (0322)     romx                               ; get the MSB of xidata's address
00B8: 53 C0    MOV   [__r0],A      (0323)     mov   [__r0], A
00BA: 18       POP   A             (0324)     pop   A
00BB: 75       INC   X             (0325)     inc   X
00BC: 09 00    ADC   A,0           (0326)     adc   A, 0
00BE: 28       ROMX                (0327)     romx                               ; get the LSB of xidata's address
00BF: 4B       SWAP  A,X           (0328)     swap  A, X
00C0: 51 C0    MOV   A,[192]       (0329)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                   (0330)                                        ;   XIData structure list in flash
00C2: 80 04    JMP   0x00C7        (0331)     jmp   .AccessStruct
                                   (0332) 
                                   (0333)     ; Unpack one element in the xidata "structure list" that specifies the
                                   (0334)     ; values of C variables. Each structure contains 3 member elements.
                                   (0335)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                   (0336)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                   (0337)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                   (0338)     ; contains 0xFF. There are two formats for the struct depending on the
                                   (0339)     ; value in the second member element, an unsigned byte:
                                   (0340)     ; (1) If the value of the second element is non-zero, it represents
                                   (0341)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                   (0342)     ; third member of the struct is an array of bytes of length 'size' and
                                   (0343)     ; the bytes are copied to the block of RAM.
                                   (0344)     ; (2) If the value of the second element is zero, the block of RAM is
                                   (0345)     ; to be cleared to zero. In this case, the third member of the struct
                                   (0346)     ; is an unsigned byte containing the number of bytes to clear.
                                   (0347) 
                                   (0348) .AccessNextStructLoop:
00C4: 75       INC   X             (0349)     inc   X                            ; pXIData++
00C5: 09 00    ADC   A,0           (0350)     adc   A, 0
                                   (0351) .AccessStruct:                         ; Entry point for first block
                                   (0352)     ;
                                   (0353)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                   (0354)     ;
00C7: 62 E3 00 MOV   REG[227],0    (0355)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00CA: 08       PUSH  A             (0356)     push  A
00CB: 28       ROMX                (0357)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00CC: 60 D5    MOV   REG[213],A    (0358)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00CE: 74       INC   A             (0359)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00CF: A0 4B    JZ    0x011B        (0360)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00D1: 18       POP   A             (0361)     pop   A                            ; restore pXIData to [A,X]
00D2: 75       INC   X             (0362)     inc   X                            ; pXIData++
00D3: 09 00    ADC   A,0           (0363)     adc   A, 0
00D5: 08       PUSH  A             (0364)     push  A
00D6: 28       ROMX                (0365)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00D7: 53 C0    MOV   [__r0],A      (0366)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00D9: 18       POP   A             (0367)     pop   A                            ; restore pXIData to [A,X]
00DA: 75       INC   X             (0368)     inc   X                            ; pXIData++ (point to size)
00DB: 09 00    ADC   A,0           (0369)     adc   A, 0
00DD: 08       PUSH  A             (0370)     push  A
00DE: 28       ROMX                (0371)     romx                               ; Get the size (CPU.A <- *pXIData)
00DF: A0 1C    JZ    0x00FC        (0372)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00E1: 53 BF    MOV   [__r1],A      (0373)     mov   [__r1], A                    ;             else downcount in __r1
00E3: 18       POP   A             (0374)     pop   A                            ; restore pXIData to [A,X]
                                   (0375) 
                                   (0376) .CopyNextByteLoop:
                                   (0377)     ; For each byte in the structure's array member, copy from flash to RAM.
                                   (0378)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                   (0379)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                   (0380)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                   (0381)     ;
00E4: 75       INC   X             (0382)     inc   X                            ; pXIData++ (point to next data byte)
00E5: 09 00    ADC   A,0           (0383)     adc   A, 0
00E7: 08       PUSH  A             (0384)     push  A
00E8: 28       ROMX                (0385)     romx                               ; Get the data value (CPU.A <- *pXIData)
00E9: 3F C0    MVI   [__r0],A      (0386)     mvi   [__r0], A                    ; Transfer the data to RAM
00EB: 47 C0 FF TST   [192],255     (0387)     tst   [__r0], 0xff                 ; Check for page crossing
00EE: B0 06    JNZ   0x00F5        (0388)     jnz   .CopyLoopTail                ;   No crossing, keep going
00F0: 5D D5    MOV   A,REG[213]    (0389)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
00F2: 74       INC   A             (0390)     inc   A
00F3: 60 D5    MOV   REG[213],A    (0391)     mov   reg[ MVW_PP], A
                                   (0392) .CopyLoopTail:
00F5: 18       POP   A             (0393)     pop   A                            ; restore pXIData to [A,X]
00F6: 7A BF    DEC   [__r1]        (0394)     dec   [__r1]                       ; End of this array in flash?
00F8: BF EB    JNZ   0x00E4        (0395)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
00FA: 8F C9    JMP   0x00C4        (0396)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                   (0397) 
                                   (0398) .ClearRAMBlockToZero:
00FC: 18       POP   A             (0399)     pop   A                            ; restore pXIData to [A,X]
00FD: 75       INC   X             (0400)     inc   X                            ; pXIData++ (point to next data byte)
00FE: 09 00    ADC   A,0           (0401)     adc   A, 0
0100: 08       PUSH  A             (0402)     push  A
0101: 28       ROMX                (0403)     romx                               ; Get the run length (CPU.A <- *pXIData)
0102: 53 BF    MOV   [__r1],A      (0404)     mov   [__r1], A                    ; Initialize downcounter
0104: 50 00    MOV   A,0           (0405)     mov   A, 0                         ; Initialize source data
                                   (0406) 
                                   (0407) .ClearRAMBlockLoop:
                                   (0408)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                   (0409)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                   (0410)     ;
0106: 3F C0    MVI   [__r0],A      (0411)     mvi   [__r0], A                    ; Clear a byte
0108: 47 C0 FF TST   [192],255     (0412)     tst   [__r0], 0xff                 ; Check for page crossing
010B: B0 08    JNZ   0x0114        (0413)     jnz   .ClearLoopTail               ;   No crossing, keep going
010D: 5D D5    MOV   A,REG[213]    (0414)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
010F: 74       INC   A             (0415)     inc   A
0110: 60 D5    MOV   REG[213],A    (0416)     mov   reg[ MVW_PP], A
0112: 50 00    MOV   A,0           (0417)     mov   A, 0                         ; Restore the zero used for clearing
                                   (0418) .ClearLoopTail:
0114: 7A BF    DEC   [__r1]        (0419)     dec   [__r1]                       ; Was this the last byte?
0116: BF EF    JNZ   0x0106        (0420)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0118: 18       POP   A             (0421)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0119: 8F AA    JMP   0x00C4        (0422)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                   (0423) 
                                   (0424) .C_RTE_WrapUp:
011B: 18       POP   A             (0425)     pop   A                            ; balance stack
                                   (0426) 
                                   (0427) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                   (0428) 
                                   (0429) C_RTE_Done:
                                   (0430) 
                                   (0431) ENDIF ; C_LANGUAGE_SUPPORT
                                   (0432) 
                                   (0433) 
                                   (0434)     ;-------------------------------
                                   (0435)     ; Set Power-On Reset (POR) Level
                                   (0436)     ;-------------------------------
011C: 71 10    OR    F,16          (0437)     M8C_SetBank1
                                   (0438) 
                                   (0439) IF (POWER_SETTING & POWER_SET_3V3)             ; 3.3V Operation?
                                   (0440)     or   reg[VLT_CR], VLT_CR_POR_LOW           ;   Yes, change to midpoint trip
                                   (0441) ELSE										   ; 5V Operation
                                   (0442)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz )    ;      As fast as 24MHz?
011E: 43 E3 00 OR    REG[227],0    (0443)     or   reg[VLT_CR], VLT_CR_POR_LOW           ;         No, change to midpoint trip
                                   (0444)   ELSE ; 24HMz                                 ;
                                   (0445)     or    reg[VLT_CR], VLT_CR_POR_HIGH         ;        Yes, switch to	highest setting
                                   (0446)   ENDIF ; 24MHz
                                   (0447) ENDIF ; 3.3V Operation
                                   (0448) 
0121: 70 EF    AND   F,239         (0449)     M8C_SetBank0
                                   (0450) 
                                   (0451)     ;----------------------------
                                   (0452)     ; Wrap up and invoke "main"
                                   (0453)     ;----------------------------
                                   (0454) 
                                   (0455)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                   (0456)     ; no interrupts should be enabled now, so may as well clear the register.
                                   (0457)     ;
0123: 62 E0 00 MOV   REG[224],0    (0458)     mov  reg[INT_MSK0],0
                                   (0459) 
                                   (0460)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                   (0461)     ;
0126: 71 10    OR    F,16          (0462)     M8C_SetBank1
0128: 62 E0 02 MOV   REG[224],2    (0463)     mov  reg[OSC_CR0],(SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
012B: 70 EF    AND   F,239         (0464)     M8C_SetBank0
                                   (0465) 
                                   (0466)     ; Global Interrupt are NOT enabled, this should be done in main().
                                   (0467)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                   (0468)     ; Global Interrupts should be enabled as soon as possible in main().
                                   (0469)     ;
012D: 62 E2 00 MOV   REG[226],0    (0470)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                   (0471)                                    ; have been set during the boot process.
                                   (0472) IF ENABLE_LJMP_TO_MAIN
                                   (0473)     ljmp  _main                    ; goto main (no return)
                                   (0474) ELSE
0130: 7C 13 E4 LCALL _main         (0475)     lcall _main                    ; call main
                                   (0476) .Exit:
0133: 8F FF    JMP   0x0133        (0477)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                   (0478) ENDIF
                                   (0479) 
                                   (0480)     ;---------------------------------
                                   (0481)     ; Library Access to Global Parms
                                   (0482)     ;---------------------------------
                                   (0483)     ;
                                   (0484)  bGetPowerSetting:
                                   (0485) _bGetPowerSetting:
                                   (0486)     ; Returns value of POWER_SETTING in the A register.
                                   (0487)     ; No inputs. No Side Effects.
                                   (0488)     ;
0135: 50 10    MOV   A,16          (0489)     mov   A, POWER_SETTING          ; Supply voltage and internal main osc
0137: 7F       RET                 (0490)     ret
0138: 30       HALT  
0139: 30       HALT  
013A: 30       HALT  
013B: 30       HALT  
013C: 30       HALT  
013D: 30       HALT  
013E: 30       HALT  
013F: 30       HALT  
0140: 30       HALT  
0141: 30       HALT  
0142: 30       HALT  
0143: 30       HALT  
0144: 30       HALT  
0145: 30       HALT  
0146: 30       HALT  
0147: 30       HALT  
0148: 30       HALT  
0149: 30       HALT  
014A: 30       HALT  
014B: 30       HALT  
014C: 30       HALT  
014D: 30       HALT  
014E: 30       HALT  
014F: 30       HALT  
0150: 30       HALT  
0151: 30       HALT  
0152: 30       HALT  
0153: 30       HALT  
0154: 30       HALT  
0155: 30       HALT  
0156: 30       HALT  
0157: 30       HALT  
0158: 30       HALT  
0159: 30       HALT  
015A: 30       HALT  
015B: 30       HALT  
015C: 30       HALT  
015D: 30       HALT  
015E: 30       HALT  
015F: 30       HALT  
0160: 30       HALT  
0161: 30       HALT  
0162: 30       HALT  
0163: 30       HALT  
0164: 30       HALT  
0165: 30       HALT  
0166: 30       HALT  
0167: 30       HALT  
0168: 30       HALT  
0169: 30       HALT  
016A: 30       HALT  
016B: 30       HALT  
016C: 30       HALT  
016D: 30       HALT  
016E: 30       HALT  
016F: 30       HALT  
0170: 30       HALT  
0171: 30       HALT  
0172: 30       HALT  
0173: 30       HALT  
0174: 30       HALT  
0175: 30       HALT  
0176: 30       HALT  
0177: 30       HALT  
0178: 30       HALT  
0179: 30       HALT  
017A: 30       HALT  
017B: 30       HALT  
017C: 30       HALT  
017D: 30       HALT  
017E: 30       HALT  
017F: 30       HALT  
0180: 30       HALT  
0181: 30       HALT  
0182: 30       HALT  
0183: 30       HALT  
0184: 30       HALT  
0185: 30       HALT  
0186: 30       HALT  
0187: 30       HALT  
0188: 30       HALT  
0189: 30       HALT  
018A: 30       HALT  
018B: 30       HALT  
018C: 30       HALT  
018D: 30       HALT  
018E: 30       HALT  
018F: 30       HALT  
0190: 30       HALT  
0191: 30       HALT  
0192: 30       HALT  
0193: 30       HALT  
0194: 30       HALT  
0195: 30       HALT  
0196: 30       HALT  
0197: 30       HALT  
0198: 30       HALT  
0199: 30       HALT  
019A: 30       HALT  
019B: 30       HALT  
019C: 30       HALT  
019D: 30       HALT  
019E: 30       HALT  
019F: 30       HALT  
01A0: 30       HALT  
01A1: 30       HALT  
01A2: 30       HALT  
01A3: 30       HALT  
01A4: 30       HALT  
01A5: 30       HALT  
01A6: 30       HALT  
01A7: 30       HALT  
01A8: 30       HALT  
01A9: 30       HALT  
01AA: 30       HALT  
01AB: 30       HALT  
01AC: 30       HALT  
01AD: 30       HALT  
01AE: 30       HALT  
01AF: 30       HALT  
01B0: 30       HALT  
01B1: 30       HALT  
01B2: 30       HALT  
01B3: 30       HALT  
01B4: 30       HALT  
01B5: 30       HALT  
01B6: 30       HALT  
01B7: 30       HALT  
01B8: 30       HALT  
01B9: 30       HALT  
01BA: 30       HALT  
01BB: 30       HALT  
01BC: 30       HALT  
01BD: 30       HALT  
01BE: 30       HALT  
01BF: 30       HALT  
01C0: 30       HALT  
01C1: 30       HALT  
01C2: 30       HALT  
01C3: 30       HALT  
01C4: 30       HALT  
01C5: 30       HALT  
01C6: 30       HALT  
01C7: 30       HALT  
01C8: 30       HALT  
01C9: 30       HALT  
01CA: 30       HALT  
01CB: 30       HALT  
01CC: 30       HALT  
01CD: 30       HALT  
01CE: 30       HALT  
01CF: 30       HALT  
01D0: 30       HALT  
01D1: 30       HALT  
01D2: 30       HALT  
01D3: 30       HALT  
01D4: 30       HALT  
01D5: 30       HALT  
01D6: 30       HALT  
01D7: 30       HALT  
01D8: 30       HALT  
01D9: 30       HALT  
01DA: 30       HALT  
01DB: 30       HALT  
01DC: 30       HALT  
01DD: 30       HALT  
01DE: 30       HALT  
01DF: 30       HALT  
01E0: 30       HALT  
01E1: 30       HALT  
01E2: 30       HALT  
01E3: 30       HALT  
01E4: 30       HALT  
01E5: 30       HALT  
01E6: 30       HALT  
01E7: 30       HALT  
01E8: 30       HALT  
01E9: 30       HALT  
01EA: 30       HALT  
01EB: 30       HALT  
01EC: 30       HALT  
01ED: 30       HALT  
01EE: 30       HALT  
01EF: 30       HALT  
01F0: 30       HALT  
01F1: 30       HALT  
01F2: 30       HALT  
01F3: 30       HALT  
01F4: 30       HALT  
01F5: 30       HALT  
01F6: 30       HALT  
01F7: 30       HALT  
01F8: 30       HALT  
01F9: 30       HALT  
01FA: 30       HALT  
01FB: 30       HALT  
01FC: 30       HALT  
01FD: 30       HALT  
01FE: 30       HALT  
01FF: 18       POP   A
0200: E8 01    JACC  0xFA02
0202: 02 06    ADD   A,[6]
0204: 02 51    ADD   A,[81]
0206: 01 02    ADD   A,2
0208: 11 02    SUB   A,2
020A: 0B 02    ADC   A,[X+2]
020C: 15 02    SUB   [X+2],A
020E: 20       POP   X
020F: 02 17    ADD   A,[23]
0211: 7F       RET   
0212: 00       SWI   
0213: 80 7F    JMP   0x0293
0215: 02 29    ADD   A,[41]
0217: 00       SWI   
0218: 00       SWI   
0219: 00       SWI   
021A: 09 09    ADC   A,9
021C: 7D 00 00 LJMP  0x0000
021F: DE 00    JNC   0x0020
0221: 00       SWI   
0222: 00       SWI   
0223: 1C 09    SBB   [9],A
0225: 94 00    CALL  0x0627
0227: 00       SWI   
0228: DE 04    JNC   0x002D
022A: 02 36    ADD   A,[54]
022C: 00       SWI   
022D: 00       SWI   
022E: 02 3F    ADD   A,[63]
0230: 00       SWI   
0231: 00       SWI   
0232: 02 48    ADD   A,[72]
0234: 00       SWI   
0235: 00       SWI   
0236: 00       SWI   
0237: 01 00    ADD   A,0
0239: 08       PUSH  A
023A: 00       SWI   
023B: 27 00 00 AND   [X+0],0
023E: DE 00    JNC   0x003F
0240: 01 00    ADD   A,0
0242: 08       PUSH  A
0243: 00       SWI   
0244: 2F 00 00 OR    [X+0],0
0247: DE 00    JNC   0x0048
0249: 01 00    ADD   A,0
024B: 00       SWI   
024C: 00       SWI   
024D: 37 00 00 XOR   [X+0],0
0250: DE 00    JNC   0x0051
0252: 00       SWI   
0253: 00       SWI   
0254: 29 09    OR    A,9
0256: 6B 00    RLC   [0]
0258: 00       SWI   
0259: DE 00    JNC   0x005A
025B: 00       SWI   
025C: 00       SWI   
025D: 12 09    SUB   A,[9]
025F: 59 00    MOV   X,[X+0]
0261: 00       SWI   
0262: DE 71    JNC   0x00D4

FILE: lib\psocconfigtbl.asm
                                   (0001) ; Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0002) ;
                                   (0003) include "m8c.inc"
                                   (0004) ;  Personalization tables 
                                   (0005) export LoadConfigTBL_usb
                                   (0006) AREA psoc_config(rom, rel)
                                   (0007) LoadConfigTBL_usb:
                                   (0008) ;  Ordered Global Register values
0264: 10       PUSH  X             (0009) 	M8C_SetBank1
0265: 62 00 FF MOV   REG[0],255    (0010) 	mov	reg[00h], ffh		; Port_0_DriveMode_0 register (PRT0DM0)
0268: 62 01 00 MOV   REG[1],0      (0011) 	mov	reg[01h], 00h		; Port_0_DriveMode_1 register (PRT0DM1)
026B: 70 EF    AND   F,239         (0012) 	M8C_SetBank0
026D: 62 03 00 MOV   REG[3],0      (0013) 	mov	reg[03h], 00h		; Port_0_DriveMode_2 register (PRT0DM2)
0270: 62 02 00 MOV   REG[2],0      (0014) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
0273: 71 10    OR    F,16          (0015) 	M8C_SetBank1
0275: 62 02 00 MOV   REG[2],0      (0016) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
0278: 62 03 00 MOV   REG[3],0      (0017) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
027B: 70 EF    AND   F,239         (0018) 	M8C_SetBank0
027D: 62 01 00 MOV   REG[1],0      (0019) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
0280: 71 10    OR    F,16          (0020) 	M8C_SetBank1
0282: 62 04 A0 MOV   REG[4],160    (0021) 	mov	reg[04h], a0h		; Port_1_DriveMode_0 register (PRT1DM0)
0285: 62 05 FF MOV   REG[5],255    (0022) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
0288: 70 EF    AND   F,239         (0023) 	M8C_SetBank0
028A: 62 07 FF MOV   REG[7],255    (0024) 	mov	reg[07h], ffh		; Port_1_DriveMode_2 register (PRT1DM2)
028D: 62 06 00 MOV   REG[6],0      (0025) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
0290: 71 10    OR    F,16          (0026) 	M8C_SetBank1
0292: 62 06 00 MOV   REG[6],0      (0027) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
0295: 62 07 00 MOV   REG[7],0      (0028) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
0298: 70 EF    AND   F,239         (0029) 	M8C_SetBank0
029A: 62 05 00 MOV   REG[5],0      (0030) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
029D: 71 10    OR    F,16          (0031) 	M8C_SetBank1
029F: 62 08 50 MOV   REG[8],80     (0032) 	mov	reg[08h], 50h		; Port_2_DriveMode_0 register (PRT2DM0)
02A2: 62 09 AF MOV   REG[9],175    (0033) 	mov	reg[09h], afh		; Port_2_DriveMode_1 register (PRT2DM1)
02A5: 70 EF    AND   F,239         (0034) 	M8C_SetBank0
02A7: 62 0B AF MOV   REG[11],175   (0035) 	mov	reg[0bh], afh		; Port_2_DriveMode_2 register (PRT2DM2)
02AA: 62 0A 00 MOV   REG[10],0     (0036) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
02AD: 71 10    OR    F,16          (0037) 	M8C_SetBank1
02AF: 62 0A 00 MOV   REG[10],0     (0038) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
02B2: 62 0B 00 MOV   REG[11],0     (0039) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
02B5: 70 EF    AND   F,239         (0040) 	M8C_SetBank0
02B7: 62 09 00 MOV   REG[9],0      (0041) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
02BA: 71 10    OR    F,16          (0042) 	M8C_SetBank1
02BC: 62 0C 00 MOV   REG[12],0     (0043) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
02BF: 62 0D BF MOV   REG[13],191   (0044) 	mov	reg[0dh], bfh		; Port_3_DriveMode_1 register (PRT3DM1)
02C2: 70 EF    AND   F,239         (0045) 	M8C_SetBank0
02C4: 62 0F BF MOV   REG[15],191   (0046) 	mov	reg[0fh], bfh		; Port_3_DriveMode_2 register (PRT3DM2)
02C7: 62 0E 00 MOV   REG[14],0     (0047) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
02CA: 71 10    OR    F,16          (0048) 	M8C_SetBank1
02CC: 62 0E 00 MOV   REG[14],0     (0049) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
02CF: 62 0F 00 MOV   REG[15],0     (0050) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
02D2: 70 EF    AND   F,239         (0051) 	M8C_SetBank0
02D4: 62 0D 00 MOV   REG[13],0     (0052) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
02D7: 71 10    OR    F,16          (0053) 	M8C_SetBank1
02D9: 62 10 00 MOV   REG[16],0     (0054) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
02DC: 62 11 FF MOV   REG[17],255   (0055) 	mov	reg[11h], ffh		; Port_4_DriveMode_1 register (PRT4DM1)
02DF: 70 EF    AND   F,239         (0056) 	M8C_SetBank0
02E1: 62 13 FF MOV   REG[19],255   (0057) 	mov	reg[13h], ffh		; Port_4_DriveMode_2 register (PRT4DM2)
02E4: 62 12 00 MOV   REG[18],0     (0058) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
02E7: 71 10    OR    F,16          (0059) 	M8C_SetBank1
02E9: 62 12 00 MOV   REG[18],0     (0060) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
02EC: 62 13 00 MOV   REG[19],0     (0061) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
02EF: 70 EF    AND   F,239         (0062) 	M8C_SetBank0
02F1: 62 11 00 MOV   REG[17],0     (0063) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
02F4: 71 10    OR    F,16          (0064) 	M8C_SetBank1
02F6: 62 14 00 MOV   REG[20],0     (0065) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
02F9: 62 15 FF MOV   REG[21],255   (0066) 	mov	reg[15h], ffh		; Port_5_DriveMode_1 register (PRT5DM1)
02FC: 70 EF    AND   F,239         (0067) 	M8C_SetBank0
02FE: 62 17 FF MOV   REG[23],255   (0068) 	mov	reg[17h], ffh		; Port_5_DriveMode_2 register (PRT5DM2)
0301: 62 16 00 MOV   REG[22],0     (0069) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
0304: 71 10    OR    F,16          (0070) 	M8C_SetBank1
0306: 62 16 00 MOV   REG[22],0     (0071) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
0309: 62 17 00 MOV   REG[23],0     (0072) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
030C: 70 EF    AND   F,239         (0073) 	M8C_SetBank0
030E: 62 15 00 MOV   REG[21],0     (0074) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
0311: 71 10    OR    F,16          (0075) 	M8C_SetBank1
0313: 62 1C 81 MOV   REG[28],129   (0076) 	mov	reg[1ch], 81h		; Port_7_DriveMode_0 register (PRT7DM0)
0316: 62 1D 00 MOV   REG[29],0     (0077) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
0319: 70 EF    AND   F,239         (0078) 	M8C_SetBank0
031B: 62 1F 00 MOV   REG[31],0     (0079) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
031E: 62 1E 00 MOV   REG[30],0     (0080) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
0321: 71 10    OR    F,16          (0081) 	M8C_SetBank1
0323: 62 1E 00 MOV   REG[30],0     (0082) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
0326: 62 1F 00 MOV   REG[31],0     (0083) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
0329: 70 EF    AND   F,239         (0084) 	M8C_SetBank0
032B: 62 1D 00 MOV   REG[29],0     (0085) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
032E: 70 EF    AND   F,239         (0086) 	M8C_SetBank0
                                   (0087) ;  Global Register values
0330: 62 60 01 MOV   REG[96],1     (0088) 	mov	reg[60h], 01h		; AnalogColumnInputSelect register (AMX_IN)
0333: 62 66 00 MOV   REG[102],0    (0089) 	mov	reg[66h], 00h		; AnalogComparatorControl1 register (CMP_CR1)
0336: 62 61 00 MOV   REG[97],0     (0090) 	mov	reg[61h], 00h		; AnalogMuxBusConfig register (AMUXCFG)
0339: 62 63 15 MOV   REG[99],21    (0091) 	mov	reg[63h], 15h		; AnalogReferenceControl register (ARF_CR)
033C: 62 65 00 MOV   REG[101],0    (0092) 	mov	reg[65h], 00h		; AnalogSyncControl register (ASY_CR)
033F: 62 FD 00 MOV   REG[253],0    (0093) 	mov	reg[fdh], 00h		; DAC_Data register (DAC_D)
0342: 62 E6 00 MOV   REG[230],0    (0094) 	mov	reg[e6h], 00h		; DecimatorControl_0 register (DEC_CR0)
0345: 62 E7 00 MOV   REG[231],0    (0095) 	mov	reg[e7h], 00h		; DecimatorControl_1 register (DEC_CR1)
0348: 62 56 00 MOV   REG[86],0     (0096) 	mov	reg[56h], 00h		; Endpoint0Control register (EP0_CR)
034B: 62 57 00 MOV   REG[87],0     (0097) 	mov	reg[57h], 00h		; Endpoint0Count register (EP0_CNT)
034E: 62 58 00 MOV   REG[88],0     (0098) 	mov	reg[58h], 00h		; Endpoint0Data0 register (EP0_DR0)
0351: 62 59 00 MOV   REG[89],0     (0099) 	mov	reg[59h], 00h		; Endpoint0Data1 register (EP0_DR1)
0354: 62 5A 00 MOV   REG[90],0     (0100) 	mov	reg[5ah], 00h		; Endpoint0Data2 register (EP0_DR2)
0357: 62 5B 00 MOV   REG[91],0     (0101) 	mov	reg[5bh], 00h		; Endpoint0Data3 register (EP0_DR3)
035A: 62 5C 00 MOV   REG[92],0     (0102) 	mov	reg[5ch], 00h		; Endpoint0Data4 register (EP0_DR4)
035D: 62 5D 00 MOV   REG[93],0     (0103) 	mov	reg[5dh], 00h		; Endpoint0Data5 register (EP0_DR5)
0360: 62 5E 00 MOV   REG[94],0     (0104) 	mov	reg[5eh], 00h		; Endpoint0Data6 register (EP0_DR6)
0363: 62 5F 00 MOV   REG[95],0     (0105) 	mov	reg[5fh], 00h		; Endpoint0Data7 register (EP0_DR7)
0366: 62 4F 00 MOV   REG[79],0     (0106) 	mov	reg[4fh], 00h		; Endpoint1Count0 register (EP1_CNT)
0369: 62 4E 00 MOV   REG[78],0     (0107) 	mov	reg[4eh], 00h		; Endpoint1Count1 register (EP1_CNT1)
036C: 62 51 00 MOV   REG[81],0     (0108) 	mov	reg[51h], 00h		; Endpoint2Count0 register (EP2_CNT)
036F: 62 50 00 MOV   REG[80],0     (0109) 	mov	reg[50h], 00h		; Endpoint2Count1 register (EP2_CNT1)
0372: 62 53 00 MOV   REG[83],0     (0110) 	mov	reg[53h], 00h		; Endpoint3Count0 register (EP3_CNT)
0375: 62 52 00 MOV   REG[82],0     (0111) 	mov	reg[52h], 00h		; Endpoint3Count1 register (EP3_CNT1)
0378: 62 55 00 MOV   REG[85],0     (0112) 	mov	reg[55h], 00h		; Endpoint4Count0 register (EP4_CNT)
037B: 62 54 00 MOV   REG[84],0     (0113) 	mov	reg[54h], 00h		; Endpoint4Count1 register (EP4_CNT1)
037E: 62 D6 04 MOV   REG[214],4    (0114) 	mov	reg[d6h], 04h		; I2CConfig register (I2CCFG)
0381: 62 B0 00 MOV   REG[176],0    (0115) 	mov	reg[b0h], 00h		; Row_0_InputMux register (RDI0RI)
0384: 62 B1 00 MOV   REG[177],0    (0116) 	mov	reg[b1h], 00h		; Row_0_InputSync register (RDI0SYN)
0387: 62 B2 00 MOV   REG[178],0    (0117) 	mov	reg[b2h], 00h		; Row_0_LogicInputAMux register (RDI0IS)
038A: 62 B3 33 MOV   REG[179],51   (0118) 	mov	reg[b3h], 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
038D: 62 B4 33 MOV   REG[180],51   (0119) 	mov	reg[b4h], 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
0390: 62 B5 00 MOV   REG[181],0    (0120) 	mov	reg[b5h], 00h		; Row_0_OutputDrive_0 register (RDI0SRO0)
0393: 62 B6 00 MOV   REG[182],0    (0121) 	mov	reg[b6h], 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
0396: 62 4A 00 MOV   REG[74],0     (0122) 	mov	reg[4ah], 00h		; USBControl_0 register (USB_CR0)
0399: 62 4B 00 MOV   REG[75],0     (0123) 	mov	reg[4bh], 00h		; USBIOControl_0 register (USBIO_CR0)
039C: 62 4C 00 MOV   REG[76],0     (0124) 	mov	reg[4ch], 00h		; USBIOControl_1 register (USBIO_CR1)
                                   (0125) ;  Instance name Counter16_1, User Module Counter16
                                   (0126) ;       Instance name Counter16_1, Block Name CNTR16_LSB(DCB02)
039F: 62 2B 00 MOV   REG[43],0     (0127) 	mov	reg[2bh], 00h		;Counter16_1_CONTROL_LSB_REG(DCB02CR0)
03A2: 62 29 FA MOV   REG[41],250   (0128) 	mov	reg[29h], fah		;Counter16_1_PERIOD_LSB_REG(DCB02DR1)
03A5: 62 2A FD MOV   REG[42],253   (0129) 	mov	reg[2ah], fdh		;Counter16_1_COMPARE_LSB_REG(DCB02DR2)
                                   (0130) ;       Instance name Counter16_1, Block Name CNTR16_MSB(DCB03)
03A8: 62 2F 00 MOV   REG[47],0     (0131) 	mov	reg[2fh], 00h		;Counter16_1_CONTROL_MSB_REG(DCB03CR0)
03AB: 62 2D FF MOV   REG[45],255   (0132) 	mov	reg[2dh], ffh		;Counter16_1_PERIOD_MSB_REG(DCB03DR1)
03AE: 62 2E 7F MOV   REG[46],127   (0133) 	mov	reg[2eh], 7fh		;Counter16_1_COMPARE_MSB_REG(DCB03DR2)
                                   (0134) ;  Instance name I2CHW_1, User Module I2CHW
                                   (0135) ;  Instance name USBFS_1, User Module USBFS
03B1: 71 10    OR    F,16          (0136) 	M8C_SetBank1
                                   (0137) ;  Global Register values
03B3: 62 61 00 MOV   REG[97],0     (0138) 	mov	reg[61h], 00h		; AnalogClockSelect1 register (CLK_CR1)
03B6: 62 69 00 MOV   REG[105],0    (0139) 	mov	reg[69h], 00h		; AnalogClockSelect2 register (CLK_CR2)
03B9: 62 60 00 MOV   REG[96],0     (0140) 	mov	reg[60h], 00h		; AnalogColumnClockSelect register (CLK_CR0)
03BC: 62 62 00 MOV   REG[98],0     (0141) 	mov	reg[62h], 00h		; AnalogIOControl_0 register (ABF_CR0)
03BF: 62 67 33 MOV   REG[103],51   (0142) 	mov	reg[67h], 33h		; AnalogLUTControl0 register (ALT_CR0)
03C2: 62 68 00 MOV   REG[104],0    (0143) 	mov	reg[68h], 00h		; AnalogLUTControl1 register (ALT_CR1)
03C5: 62 63 00 MOV   REG[99],0     (0144) 	mov	reg[63h], 00h		; AnalogModulatorControl_0 register (AMD_CR0)
03C8: 62 66 00 MOV   REG[102],0    (0145) 	mov	reg[66h], 00h		; AnalogModulatorControl_1 register (AMD_CR1)
03CB: 62 64 00 MOV   REG[100],0    (0146) 	mov	reg[64h], 00h		; ComparatorGlobalOutEn register (CMP_GO_EN)
03CE: 62 64 00 MOV   REG[100],0    (0147) 	mov	reg[64h], 00h		; ComparatorGlobalOutEn1 register (CMP_GO_EN1)
03D1: 62 FD 80 MOV   REG[253],128  (0148) 	mov	reg[fdh], 80h		; DAC_Control register (DAC_CR)
03D4: 62 C4 00 MOV   REG[196],0    (0149) 	mov	reg[c4h], 00h		; Endpoint1Control register (EP1_CR)
03D7: 62 C5 00 MOV   REG[197],0    (0150) 	mov	reg[c5h], 00h		; Endpoint2Control register (EP2_CR)
03DA: 62 C6 00 MOV   REG[198],0    (0151) 	mov	reg[c6h], 00h		; Endpoint3Control register (EP3_CR)
03DD: 62 C7 00 MOV   REG[199],0    (0152) 	mov	reg[c7h], 00h		; Endpoint4Control register (EP4_CR)
03E0: 62 D1 00 MOV   REG[209],0    (0153) 	mov	reg[d1h], 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
03E3: 62 D3 00 MOV   REG[211],0    (0154) 	mov	reg[d3h], 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
03E6: 62 D0 00 MOV   REG[208],0    (0155) 	mov	reg[d0h], 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
03E9: 62 D2 00 MOV   REG[210],0    (0156) 	mov	reg[d2h], 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
03EC: 62 E1 F0 MOV   REG[225],240  (0157) 	mov	reg[e1h], f0h		; OscillatorControl_1 register (OSC_CR1)
03EF: 62 E2 00 MOV   REG[226],0    (0158) 	mov	reg[e2h], 00h		; OscillatorControl_2 register (OSC_CR2)
03F2: 62 DF 09 MOV   REG[223],9    (0159) 	mov	reg[dfh], 09h		; OscillatorControl_3 register (OSC_CR3)
03F5: 62 DE 00 MOV   REG[222],0    (0160) 	mov	reg[deh], 00h		; OscillatorControl_4 register (OSC_CR4)
03F8: 62 DD 00 MOV   REG[221],0    (0161) 	mov	reg[ddh], 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
03FB: 62 D8 00 MOV   REG[216],0    (0162) 	mov	reg[d8h], 00h		; Port_0_MUXBusCtrl register (MUX_CR0)
03FE: 62 D9 00 MOV   REG[217],0    (0163) 	mov	reg[d9h], 00h		; Port_1_MUXBusCtrl register (MUX_CR1)
0401: 62 DA 00 MOV   REG[218],0    (0164) 	mov	reg[dah], 00h		; Port_2_MUXBusCtrl register (MUX_CR2)
0404: 62 DB 00 MOV   REG[219],0    (0165) 	mov	reg[dbh], 00h		; Port_3_MUXBusCtrl register (MUX_CR3)
0407: 62 EC 00 MOV   REG[236],0    (0166) 	mov	reg[ech], 00h		; Port_4_MUXBusCtrl register (MUX_CR4)
040A: 62 ED 00 MOV   REG[237],0    (0167) 	mov	reg[edh], 00h		; Port_5_MUXBusCtrl register (MUX_CR5)
040D: 62 E7 00 MOV   REG[231],0    (0168) 	mov	reg[e7h], 00h		; Type2Decimator_Control register (DEC_CR2)
0410: 62 C1 00 MOV   REG[193],0    (0169) 	mov	reg[c1h], 00h		; USBControl_1 register (USB_CR1)
                                   (0170) ;  Instance name Counter16_1, User Module Counter16
                                   (0171) ;       Instance name Counter16_1, Block Name CNTR16_LSB(DCB02)
0413: 62 28 01 MOV   REG[40],1     (0172) 	mov	reg[28h], 01h		;Counter16_1_FUNC_LSB_REG(DCB02FN)
0416: 62 29 11 MOV   REG[41],17    (0173) 	mov	reg[29h], 11h		;Counter16_1_INPUT_LSB_REG(DCB02IN)
0419: 62 2A 40 MOV   REG[42],64    (0174) 	mov	reg[2ah], 40h		;Counter16_1_OUTPUT_LSB_REG(DCB02OU)
                                   (0175) ;       Instance name Counter16_1, Block Name CNTR16_MSB(DCB03)
041C: 62 2C 21 MOV   REG[44],33    (0176) 	mov	reg[2ch], 21h		;Counter16_1_FUNC_MSB_REG(DCB03FN)
041F: 62 2D 31 MOV   REG[45],49    (0177) 	mov	reg[2dh], 31h		;Counter16_1_INPUT_MSB_REG(DCB03IN)
0422: 62 2E 40 MOV   REG[46],64    (0178) 	mov	reg[2eh], 40h		;Counter16_1_OUTPUT_MSB_REG(DCB03OU)
                                   (0179) ;  Instance name I2CHW_1, User Module I2CHW
                                   (0180) ;  Instance name USBFS_1, User Module USBFS
0425: 70 EF    AND   F,239         (0181) 	M8C_SetBank0
0427: 7F       RET                 (0182) 	ret

FILE: lib\psocconfig.asm
                                   (0001) ; Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0002) ;
                                   (0003) ;==========================================================================
                                   (0004) ;  PSoCConfig.asm
                                   (0005) ;  @PSOC_VERSION
                                   (0006) ;
                                   (0007) ;  Version: 0.85
                                   (0008) ;  Revised: June 22, 2004
                                   (0009) ;  Copyright Cypress MicroSystems 2000-2004. All Rights Reserved.
                                   (0010) ;
                                   (0011) ;  This file is generated by the Device Editor on Application Generation.
                                   (0012) ;  It contains code which loads the configuration data table generated in
                                   (0013) ;  the file PSoCConfigTBL.asm
                                   (0014) ;
                                   (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                   (0016) ;  Edits to this file will not be preserved.
                                   (0017) ;==========================================================================
                                   (0018) ;
                                   (0019) include "m8c.inc"
                                   (0020) include "memory.inc"
                                   (0021) include "GlobalParams.inc"
                                   (0022) 
                                   (0023) export LoadConfigInit
                                   (0024) export _LoadConfigInit
                                   (0025) export LoadConfig_usb
                                   (0026) export _LoadConfig_usb
                                   (0027) export Port_1_Data_SHADE
                                   (0028) export _Port_1_Data_SHADE
                                   (0029) 
                                   (0030) 
                                   (0031) export NO_SHADOW
                                   (0032) export _NO_SHADOW
                                   (0033) 
                                   (0034) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                   (0035) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                   (0036) 
                                   (0037) AREA psoc_config(rom, rel)
                                   (0038) 
                                   (0039) 
                                   (0040) ;---------------------------------------------------------------------------
                                   (0041) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                   (0042) ;                  parameters handled by boot code, like CPU speed). This
                                   (0043) ;                  function can be called from user code, but typically it
                                   (0044) ;                  is only called from boot.
                                   (0045) ;
                                   (0046) ;       INPUTS: None.
                                   (0047) ;      RETURNS: Nothing.
                                   (0048) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                   (0049) ;               In the large memory model currently only the page
                                   (0050) ;               pointer registers listed below are modified.  This does
                                   (0051) ;               not guarantee that in future implementations of this
                                   (0052) ;               function other page pointer registers will not be
                                   (0053) ;               modified.
                                   (0054) ;          
                                   (0055) ;               Page Pointer Registers Modified: 
                                   (0056) ;               CUR_PP
                                   (0057) ;
                                   (0058) _LoadConfigInit:
                                   (0059)  LoadConfigInit:
                                   (0060)     RAM_PROLOGUE RAM_USE_CLASS_4
                                   (0061)     
0428: 55 47 00 MOV   [71],0        (0062) 	mov		[Port_1_Data_SHADE], 0h
                                   (0063) 
042B: 7C 04 2F LCALL 0x042F        (0064) 	lcall	LoadConfig_usb
                                   (0065) 
                                   (0066) 
                                   (0067)     RAM_EPILOGUE RAM_USE_CLASS_4
042E: 7F       RET                 (0068)     ret
                                   (0069) 
                                   (0070) ;---------------------------------------------------------------------------
                                   (0071) ; Load Configuration usb
                                   (0072) ;
                                   (0073) ;    Load configuration registers for usb.
                                   (0074) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                   (0075) ;
                                   (0076) ;       INPUTS: None.
                                   (0077) ;      RETURNS: Nothing.
                                   (0078) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                   (0079) ;               modified as may the Page Pointer registers!
                                   (0080) ;               In the large memory model currently only the page
                                   (0081) ;               pointer registers listed below are modified.  This does
                                   (0082) ;               not guarantee that in future implementations of this
                                   (0083) ;               function other page pointer registers will not be
                                   (0084) ;               modified.
                                   (0085) ;          
                                   (0086) ;               Page Pointer Registers Modified: 
                                   (0087) ;               CUR_PP
                                   (0088) ;
                                   (0089) _LoadConfig_usb:
                                   (0090)  LoadConfig_usb:
                                   (0091)     RAM_PROLOGUE RAM_USE_CLASS_4
042F: 7C 02 63 LCALL 0x0263        (0092)     lcall   LoadConfigTBL_usb            ; Call load config table routine
                                   (0093) 
                                   (0094) 
0432: 70 EF    AND   F,239         (0095)     M8C_SetBank0                    ; Force return to bank 0
                                   (0096)     RAM_EPILOGUE RAM_USE_CLASS_4
0434: 7F       RET                 (0097)     ret

FILE: lib\usbfs_1_std.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: USBFS_1_std.asm
                                   (0004) ;;  Version: 1.1, Updated on 2006/06/19 at 11:41:37
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: USB Device User Module software implementation file
                                   (0008) ;;               for the CY8C24090 and CY7C64215 family of devices.
                                   (0009) ;;
                                   (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                   (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                   (0012) ;;        This means it is the caller's responsibility to preserve any values
                                   (0013) ;;        in the X and A registers that are still needed after the API functions
                                   (0014) ;;        returns. For Large Memory Model devices it is also the caller's 
                                   (0015) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                   (0016) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                   (0017) ;;        now, there is no guarantee that will remain the case in future releases.
                                   (0018) ;;-----------------------------------------------------------------------------
                                   (0019) ;;  Copyright (c) Cypress Semiconductor 2005. All Rights Reserved.
                                   (0020) ;;*****************************************************************************
                                   (0021) ;;*****************************************************************************
                                   (0022) 
                                   (0023) include "m8c.inc"
                                   (0024) include "USBFS_1_macros.inc"
                                   (0025) include "USBFS_1.inc"
                                   (0026) 
                                   (0027) ;-----------------------------------------------
                                   (0028) ;  Global Symbols
                                   (0029) ;-----------------------------------------------
                                   (0030) 
                                   (0031) AREA bss (RAM,REL)
                                   (0032) 
                                   (0033) ;-----------------------------------------------
                                   (0034) ;  Constant Definitions
                                   (0035) ;-----------------------------------------------
                                   (0036) ;-----------------------------------------------
                                   (0037) ; Variable Allocation
                                   (0038) ;-----------------------------------------------
                                   (0039) 
                                   (0040) AREA UserModules (ROM, REL)
                                   (0041) 
                                   (0042) ;-----------------------------------------------------------------------------
                                   (0043) ;  FUNCTION NAME: USBFS_1_Not_Supported
                                   (0044) ;
                                   (0045) ;  DESCRIPTION:
                                   (0046) ;
                                   (0047) ;-----------------------------------------------------------------------------
                                   (0048) ;
                                   (0049) ;  ARGUMENTS:
                                   (0050) ;
                                   (0051) ;  RETURNS:
                                   (0052) ;
                                   (0053) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0054) ;
                                   (0055) ;  THEORY of OPERATION or PROCEDURE:
                                   (0056) ;
                                   (0057) ;-----------------------------------------------------------------------------
                                   (0058) 
                                   (0059) ; d2h_std_dev
                                   (0060) IF (USB_CB_SRC_d2h_std_dev_00 & USB_NOT_SUPPORTED)
                                   (0061) export  USBFS_1_CB_d2h_std_dev_00
                                   (0062) USBFS_1_CB_d2h_std_dev_00:
                                   (0063) ENDIF
                                   (0064) IF (USB_CB_SRC_d2h_std_dev_01 & USB_NOT_SUPPORTED)
                                   (0065) export  USBFS_1_CB_d2h_std_dev_01
                                   (0066) USBFS_1_CB_d2h_std_dev_01:
                                   (0067) ENDIF
                                   (0068) IF (USB_CB_SRC_d2h_std_dev_02 & USB_NOT_SUPPORTED)
                                   (0069) export  USBFS_1_CB_d2h_std_dev_02
                                   (0070) USBFS_1_CB_d2h_std_dev_02:
                                   (0071) ENDIF
                                   (0072) IF (USB_CB_SRC_d2h_std_dev_03 & USB_NOT_SUPPORTED)
                                   (0073) export  USBFS_1_CB_d2h_std_dev_03
                                   (0074) USBFS_1_CB_d2h_std_dev_03:
                                   (0075) ENDIF
                                   (0076) IF (USB_CB_SRC_d2h_std_dev_04 & USB_NOT_SUPPORTED)
                                   (0077) export  USBFS_1_CB_d2h_std_dev_04
                                   (0078) USBFS_1_CB_d2h_std_dev_04:
                                   (0079) ENDIF
                                   (0080) IF (USB_CB_SRC_d2h_std_dev_05 & USB_NOT_SUPPORTED)
                                   (0081) export  USBFS_1_CB_d2h_std_dev_05
                                   (0082) USBFS_1_CB_d2h_std_dev_05:
                                   (0083) ENDIF
                                   (0084) IF (USB_CB_SRC_d2h_std_dev_06 & USB_NOT_SUPPORTED)
                                   (0085) export  USBFS_1_CB_d2h_std_dev_06
                                   (0086) USBFS_1_CB_d2h_std_dev_06:
                                   (0087) ENDIF
                                   (0088) IF (USB_CB_SRC_d2h_std_dev_07 & USB_NOT_SUPPORTED)
                                   (0089) export  USBFS_1_CB_d2h_std_dev_07
                                   (0090) USBFS_1_CB_d2h_std_dev_07:
                                   (0091) ENDIF
                                   (0092) IF (USB_CB_SRC_d2h_std_dev_08 & USB_NOT_SUPPORTED)
                                   (0093) export  USBFS_1_CB_d2h_std_dev_08
                                   (0094) USBFS_1_CB_d2h_std_dev_08:
                                   (0095) ENDIF
                                   (0096) 
                                   (0097) ; h2d_std_dev
                                   (0098) IF (USB_CB_SRC_h2d_std_dev_00 & USB_NOT_SUPPORTED)
                                   (0099) export  USBFS_1_CB_h2d_std_dev_00
                                   (0100) USBFS_1_CB_h2d_std_dev_00:
                                   (0101) ENDIF
                                   (0102) IF (USB_CB_SRC_h2d_std_dev_01 & USB_NOT_SUPPORTED)
                                   (0103) export  USBFS_1_CB_h2d_std_dev_01
                                   (0104) USBFS_1_CB_h2d_std_dev_01:
                                   (0105) ENDIF
                                   (0106) IF (USB_CB_SRC_h2d_std_dev_02 & USB_NOT_SUPPORTED)
                                   (0107) export  USBFS_1_CB_h2d_std_dev_02
                                   (0108) USBFS_1_CB_h2d_std_dev_02:
                                   (0109) ENDIF
                                   (0110) IF (USB_CB_SRC_h2d_std_dev_03 & USB_NOT_SUPPORTED)
                                   (0111) export  USBFS_1_CB_h2d_std_dev_03
                                   (0112) USBFS_1_CB_h2d_std_dev_03:
                                   (0113) ENDIF
                                   (0114) IF (USB_CB_SRC_h2d_std_dev_04 & USB_NOT_SUPPORTED)
                                   (0115) export  USBFS_1_CB_h2d_std_dev_04
                                   (0116) USBFS_1_CB_h2d_std_dev_04:
                                   (0117) ENDIF
                                   (0118) IF (USB_CB_SRC_h2d_std_dev_05 & USB_NOT_SUPPORTED)
                                   (0119) export  USBFS_1_CB_h2d_std_dev_05
                                   (0120) USBFS_1_CB_h2d_std_dev_05:
                                   (0121) ENDIF
                                   (0122) IF (USB_CB_SRC_h2d_std_dev_06 & USB_NOT_SUPPORTED)
                                   (0123) export  USBFS_1_CB_h2d_std_dev_06
                                   (0124) USBFS_1_CB_h2d_std_dev_06:
                                   (0125) ENDIF
                                   (0126) IF (USB_CB_SRC_h2d_std_dev_07 & USB_NOT_SUPPORTED)
                                   (0127) export  USBFS_1_CB_h2d_std_dev_07
                                   (0128) USBFS_1_CB_h2d_std_dev_07:
                                   (0129) ENDIF
                                   (0130) IF (USB_CB_SRC_h2d_std_dev_08 & USB_NOT_SUPPORTED)
                                   (0131) export  USBFS_1_CB_h2d_std_dev_08
                                   (0132) USBFS_1_CB_h2d_std_dev_08:
                                   (0133) ENDIF
                                   (0134) IF (USB_CB_SRC_h2d_std_dev_09 & USB_NOT_SUPPORTED)
                                   (0135) export  USBFS_1_CB_h2d_std_dev_09
                                   (0136) USBFS_1_CB_h2d_std_dev_09:
                                   (0137) ENDIF
                                   (0138) 
                                   (0139) ; d2h_std_ifc
                                   (0140) IF (USB_CB_SRC_d2h_std_ifc_00 & USB_NOT_SUPPORTED)
                                   (0141) export  USBFS_1_CB_d2h_std_ifc_00
                                   (0142) USBFS_1_CB_d2h_std_ifc_00:
                                   (0143) ENDIF
                                   (0144) IF (USB_CB_SRC_d2h_std_ifc_01 & USB_NOT_SUPPORTED)
                                   (0145) export  USBFS_1_CB_d2h_std_ifc_01
                                   (0146) USBFS_1_CB_d2h_std_ifc_01:
                                   (0147) ENDIF
                                   (0148) IF (USB_CB_SRC_d2h_std_ifc_02 & USB_NOT_SUPPORTED)
                                   (0149) export  USBFS_1_CB_d2h_std_ifc_02
                                   (0150) USBFS_1_CB_d2h_std_ifc_02:
                                   (0151) ENDIF
                                   (0152) IF (USB_CB_SRC_d2h_std_ifc_03 & USB_NOT_SUPPORTED)
                                   (0153) export  USBFS_1_CB_d2h_std_ifc_03
                                   (0154) USBFS_1_CB_d2h_std_ifc_03:
                                   (0155) ENDIF
                                   (0156) IF (USB_CB_SRC_d2h_std_ifc_04 & USB_NOT_SUPPORTED)
                                   (0157) export  USBFS_1_CB_d2h_std_ifc_04
                                   (0158) USBFS_1_CB_d2h_std_ifc_04:
                                   (0159) ENDIF
                                   (0160) IF (USB_CB_SRC_d2h_std_ifc_05 & USB_NOT_SUPPORTED)
                                   (0161) export  USBFS_1_CB_d2h_std_ifc_05
                                   (0162) USBFS_1_CB_d2h_std_ifc_05:
                                   (0163) ENDIF
                                   (0164) IF (USB_CB_SRC_d2h_std_ifc_06 & USB_NOT_SUPPORTED)
                                   (0165) export  USBFS_1_CB_d2h_std_ifc_06
                                   (0166) USBFS_1_CB_d2h_std_ifc_06:
                                   (0167) ENDIF
                                   (0168) IF (USB_CB_SRC_d2h_std_ifc_07 & USB_NOT_SUPPORTED)
                                   (0169) export  USBFS_1_CB_d2h_std_ifc_07
                                   (0170) USBFS_1_CB_d2h_std_ifc_07:
                                   (0171) ENDIF
                                   (0172) IF (USB_CB_SRC_d2h_std_ifc_08 & USB_NOT_SUPPORTED)
                                   (0173) export  USBFS_1_CB_d2h_std_ifc_08
                                   (0174) USBFS_1_CB_d2h_std_ifc_08:
                                   (0175) ENDIF
                                   (0176) IF (USB_CB_SRC_d2h_std_ifc_09 & USB_NOT_SUPPORTED)
                                   (0177) export  USBFS_1_CB_d2h_std_ifc_09
                                   (0178) USBFS_1_CB_d2h_std_ifc_09:
                                   (0179) ENDIF
                                   (0180) IF (USB_CB_SRC_d2h_std_ifc_10 & USB_NOT_SUPPORTED)
                                   (0181) export  USBFS_1_CB_d2h_std_ifc_10
                                   (0182) USBFS_1_CB_d2h_std_ifc_10:
                                   (0183) ENDIF
                                   (0184) 
                                   (0185) ; d2h_std_ifc
                                   (0186) IF (USB_CB_SRC_h2d_std_ifc_00 & USB_NOT_SUPPORTED)
                                   (0187) export  USBFS_1_CB_h2d_std_ifc_00
                                   (0188) USBFS_1_CB_h2d_std_ifc_00:
                                   (0189) ENDIF
                                   (0190) 
                                   (0191) ; d2h_std_ep
                                   (0192) IF (USB_CB_SRC_d2h_std_ep_00 & USB_NOT_SUPPORTED)
                                   (0193) export  USBFS_1_CB_d2h_std_ep_00
                                   (0194) USBFS_1_CB_d2h_std_ep_00:
                                   (0195) ENDIF
                                   (0196) 
                                   (0197) ; h2d_std_ep
                                   (0198) IF (USB_CB_SRC_h2d_std_ep_00 & USB_NOT_SUPPORTED)
                                   (0199) export  USBFS_1_CB_h2d_std_ep_00
                                   (0200) USBFS_1_CB_h2d_std_ep_00:
                                   (0201) ENDIF
                                   (0202) IF (USB_CB_SRC_h2d_std_ep_01 & USB_NOT_SUPPORTED)
                                   (0203) export  USBFS_1_CB_h2d_std_ep_01
                                   (0204) USBFS_1_CB_h2d_std_ep_01:
                                   (0205) ENDIF
                                   (0206) IF (USB_CB_SRC_h2d_std_ep_02 & USB_NOT_SUPPORTED)
                                   (0207) export  USBFS_1_CB_h2d_std_ep_02
                                   (0208) USBFS_1_CB_h2d_std_ep_02:
                                   (0209) ENDIF
                                   (0210) IF (USB_CB_SRC_h2d_std_ep_03 & USB_NOT_SUPPORTED)
                                   (0211) export  USBFS_1_CB_h2d_std_ep_03
                                   (0212) USBFS_1_CB_h2d_std_ep_03:
                                   (0213) ENDIF
                                   (0214) 
                                   (0215) export  USBFS_1_Not_Supported
                                   (0216) export _USBFS_1_Not_Supported
                                   (0217) USBFS_1_Not_Supported:
                                   (0218) _USBFS_1_Not_Supported:
0435: 50 00    MOV   A,0           (0219)    MOV    A, 0                         ; Count 0
0437: 57 03    MOV   X,3           (0220)    MOV    X, USB_MODE_STALL_IN_OUT     ; Stall the request
0439: 7D 06 FC LJMP  0x06FC        (0221)    LJMP   USBFS_1_EP0_UPD_MODE_EXIT
043C: 00       SWI   
043D: 01 00    ADD   A,0
043F: 02 00    ADD   A,[0]
0441: 0C 00    ADC   [0],A
0443: 00       SWI   
0444: DE 55    JNC   0x029A
                                   (0222) ;-----------------------------------------------------------------------------
                                   (0223) ;  FUNCTION NAME: USBFS_1_CB_d2h_std_dev_00
                                   (0224) ;
                                   (0225) ;  DESCRIPTION:   Get Device Status
                                   (0226) ;
                                   (0227) ;****************************************************************
                                   (0228) ; STANDARD DEVICE IN REQUEST: Get_Device_Status
                                   (0229) ;****************************************************************
                                   (0230) ;
                                   (0231) ; bmRequestType  : (IN | STANDARD | DEVICE)       = 80h     
                                   (0232) ; bRequest       : GET_STATUS                     = 00h    
                                   (0233) ; wValue         : RESERVED                       = 0000h  
                                   (0234) ; wIndex         : RESERVED                       = 0000h
                                   (0235) ; wLength        : SIZEOF_ENDPOINT_STATUS         = 0002h  
                                   (0236) ; 
                                   (0237) ; The GET_DEVICE_STATUS request returns the current device status.
                                   (0238) ;
                                   (0239) ;****************************************************************
                                   (0240) ;-----------------------------------------------------------------------------
                                   (0241) ;
                                   (0242) ;  ARGUMENTS:
                                   (0243) ;
                                   (0244) ;  RETURNS:
                                   (0245) ;
                                   (0246) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0247) ;
                                   (0248) ;  THEORY of OPERATION or PROCEDURE:
                                   (0249) ;
                                   (0250) ;-----------------------------------------------------------------------------
                                   (0251) IF (USB_CB_SRC_d2h_std_dev_00 & USB_UM_SUPPLIED)
                                   (0252) .LITERAL
                                   (0253) GetStatusTransferDescrTable:
                                   (0254)     TD_START_TABLE 1                   ; One entry
                                   (0255)     TD_ENTRY    USB_DS_RAM, 2, USBFS_1_TransferBuffer, NULL_PTR  ; Intermediate Buffer
                                   (0256) .ENDLITERAL
                                   (0257) export  USBFS_1_CB_d2h_std_dev_00
                                   (0258) USBFS_1_CB_d2h_std_dev_00:
0446: 1F 00 55 SBB   [X+0],85      (0259)     MOV     [USBFS_1_t2], 0            ; Use the UM temp var--Selector
                                   (0260) 
0449: 0D 00    ADC   [X+0],A       (0261)     MOV     [USBFS_1_TransferBuffer+1], 0  ; Use the UM Transfer Buffer
044B: 5F 0C 03 MOV   [12],[3]      (0262)     MOV     [USBFS_1_TransferBuffer], [USBFS_1_DeviceStatus]
                                   (0263) 
044E: 50 04    MOV   A,4           (0264)     MOV     A,>GetStatusTransferDescrTable  ; Get the ROM Address MSB
0450: 57 3C    MOV   X,60          (0265)     MOV     X,<GetStatusTransferDescrTable  ; Get the ROM Address LSB
0452: 82 88    JMP   0x06DB        (0266)     JMP     USBFS_1_GetTableEntry_Local_Std
                                   (0267) ENDIF
                                   (0268) ;-----------------------------------------------------------------------------
                                   (0269) ; FUNCTION NAME: USBFS_1_CB_d2h_std_dev_06
                                   (0270) ;
                                   (0271) ; DESCRIPTION:   Get Device Descriptor
                                   (0272) ;
                                   (0273) ;****************************************************************
                                   (0274) ; STANDARD DEVICE IN REQUEST: Get_Device_Descriptor
                                   (0275) ;****************************************************************
                                   (0276) ;
                                   (0277) ; bmRequestType  : (IN | STANDARD | DEVICE)       = 80h
                                   (0278) ; bRequest       : GET_DESCRIPTOR                 = 06h    
                                   (0279) ; wValue         : DESCRIPTOR TYPE | INDEX        = xxxxh  
                                   (0280) ; wIndex         : ZERO or LANG_ID                = xxxxh
                                   (0281) ; wLength        : SIZEOF_DESCRIPTOR              = --xxh  
                                   (0282) ; 
                                   (0283) ; The GET_DEVICE_DESCRIPTOR returns the specified descriptor if 
                                   (0284) ; the descriptor exists. 
                                   (0285) ; 
                                   (0286) ; The upper byte of wValue contains the descriptor type and 
                                   (0287) ; the lower byte contains the descriptor index. wIndex 
                                   (0288) ; contains either 0000h or the Language ID. wLength contains 
                                   (0289) ; the descriptor length. The actual descriptor information is 
                                   (0290) ; transferred in subsequent data packets. 
                                   (0291) ;
                                   (0292) ;****************************************************************
                                   (0293) ;
                                   (0294) ;-----------------------------------------------------------------------------
                                   (0295) ;
                                   (0296) ;  ARGUMENTS:
                                   (0297) ;
                                   (0298) ;  RETURNS:
                                   (0299) ;
                                   (0300) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0301) ;
                                   (0302) ;  THEORY of OPERATION or PROCEDURE:
                                   (0303) ;
                                   (0304) ;-----------------------------------------------------------------------------
                                   (0305) IF (USB_CB_SRC_d2h_std_dev_06 & USB_UM_SUPPLIED)
                                   (0306) export  USBFS_1_CB_d2h_std_dev_06
                                   (0307) USBFS_1_CB_d2h_std_dev_06:
                                   (0308) ;-----------------------------------------------------------------------------
                                   (0309) ; Dispatch to the proper handler
                                   (0310) ;-----------------------------------------------------------------------------
0454: 5D 5B    MOV   A,REG[91]     (0311)     MOV     A, REG[USBFS_1_EP0DATA+wValueHi] ; Get the descrptor type
0456: 64       ASL   A             (0312)     ASL     A                          ; Make it into a offset
0457: 39 08    CMP   A,8           (0313)     CMP     A, GET_DESCR_DISPATCH_SIZE         ; Validity check
0459: DF DB    JNC   0x0435        (0314)     JNC     USBFS_1_Not_Supported
                                   (0315) 
045B: E0 01    JACC  0x045D        (0316)     JACC    GET_DESCR_DISPATCH
                                   (0317) 
                                   (0318) GET_DESCR_DISPATCH:
045D: 8F D7    JMP   0x0435        (0319)     JMP     USBFS_1_Not_Supported      ; Invalid
045F: 80 28    JMP   0x0488        (0320)     JMP     USBFS_1_SendDeviceDescr    ; Device Descriptor
0461: 80 03    JMP   0x0465        (0321)     JMP     USBFS_1_SendConfigDescr    ; Configuration Descriptor
                                   (0322) IF  USBFS_1_bNumStringDescrs           ; Number of String Descriptor defined with the Wizard
0463: 80 34    JMP   0x0498        (0323)     JMP     USBFS_1_SendStringDescr    ; String Descriptor
                                   (0324) ELSE
                                   (0325)     JMP     USBFS_1_Not_Supported      ; Not supported if we don't have
                                   (0326)                                             ; any String Descriptor
                                   (0327) ENDIF
                                   (0328) 
                                   (0329) GET_DESCR_DISPATCH_END:
                                   (0330) GET_DESCR_DISPATCH_SIZE: EQU (GET_DESCR_DISPATCH_END - GET_DESCR_DISPATCH)     
                                   (0331) ;-----------------------------------------------------------------------------
                                   (0332) ; Configuration Descriptor Handler
                                   (0333) ;-----------------------------------------------------------------------------
                                   (0334) USBFS_1_SendConfigDescr:
0465: 94 57    CALL  0x08BE        (0335)     CALL    USBFS_1_GET_DEVICE_TABLE_ENTRY
0467: 4B       SWAP  A,X           (0336)     SWAP    A, X
0468: 01 02    ADD   A,2           (0337)     ADD     A, 2                       ; We want the pointer to the descriptor table (second entry)
046A: 4B       SWAP  A,X           (0338)     SWAP    A, X
046B: 09 00    ADC   A,0           (0339)     ADC     A, 0                       ; Don't forget the carry
046D: 55 1F 20 MOV   [31],32       (0340)     MOV    [USBFS_1_t2], USBFS_1_t1    ; Set up the destination  
0470: 94 3B    CALL  0x08AD        (0341)     CALL    USBFS_1_GETWORD            ; Get the pointer
                                   (0342)     
0472: 51 20    MOV   A,[32]        (0343)     MOV     A, [USBFS_1_t1]            ; Pointer MSB
0474: 58 21    MOV   X,[33]        (0344)     MOV     X, [USBFS_1_t1+1]          ; Pointer LSB
                                   (0345)     
0476: 08       PUSH  A             (0346)     PUSH    A                          ; Save the MSB
                                   (0347)     
0477: 5D 5A    MOV   A,REG[90]     (0348)     MOV     A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the descrptor index
0479: 53 1F    MOV   [31],A        (0349)     MOV     [USBFS_1_t2], A            ; Use the UM temp var--Selector
047B: 18       POP   A             (0350)     POP     A                          ; Need the MSB for the range check
047C: 08       PUSH  A             (0351)     PUSH    A                          ; Save the MSB for after the range check
047D: 28       ROMX                (0352)     ROMX                               ; First entry is the table size (only a byte)
047E: 3A 1F    CMP   A,[31]        (0353)     CMP     A, [USBFS_1_t2]            ; Range check
0480: D0 04    JNC   0x0485        (0354)     JNC     .range_ok
                                   (0355)     
0482: 18       POP   A             (0356)     POP     A                          ; Fix the stack
0483: 8F B1    JMP   0x0435        (0357)     JMP    USBFS_1_Not_Supported
                                   (0358) 
                                   (0359) .range_ok:
0485: 18       POP   A             (0360)     POP     A                          ; Get the MSB back
0486: 82 54    JMP   0x06DB        (0361)     JMP     USBFS_1_GetTableEntry_Local_Std
                                   (0362) ;-----------------------------------------------------------------------------
                                   (0363) ; Device Descriptor Handler
                                   (0364) ;-----------------------------------------------------------------------------
                                   (0365) USBFS_1_SendDeviceDescr:
0488: 5F 1F 01 MOV   [31],[1]      (0366)     MOV     [USBFS_1_t2], [USBFS_1_bCurrentDevice]  ; Use the UM temp var--Selector
048B: 50 02    MOV   A,2           (0367)     MOV     A,>USBFS_1_DEVICE_DESCR_TABLE  ; Get the ROM Address MSB
048D: 57 5A    MOV   X,90          (0368)     MOV     X,<USBFS_1_DEVICE_DESCR_TABLE  ; Get the ROM Address LSB
048F: 28       ROMX                (0369)     ROMX                               ; First entry is the table size (only a byte)
0490: 3A 1F    CMP   A,[31]        (0370)     CMP     A, [USBFS_1_t2]            ; Range check
0492: CF A2    JC    0x0435        (0371)     JC      USBFS_1_Not_Supported
                                   (0372) 
0494: 50 02    MOV   A,2           (0373)     MOV     A,>USBFS_1_DEVICE_DESCR_TABLE  ; Get the ROM Address MSB
                                   (0374) 
0496: 82 44    JMP   0x06DB        (0375)     JMP     USBFS_1_GetTableEntry_Local_Std
                                   (0376) ;-----------------------------------------------------------------------------
                                   (0377) ; String Descriptor Handler
                                   (0378) ;-----------------------------------------------------------------------------
                                   (0379) IF  USBFS_1_bNumStringDescrs    ; Not needed if we don't have any String Descriptors
                                   (0380) USBFS_1_SendStringDescr:
0498: 5D 5A    MOV   A,REG[90]     (0381)     MOV     A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the descrptor index
049A: 53 1F    MOV   [31],A        (0382)     MOV     [USBFS_1_t2], A            ; Use the UM temp var--Selector
                                   (0383) 
049C: 50 09    MOV   A,9           (0384)     MOV     A,>USBFS_1_StringTable     ; Get the ROM Address MSB
049E: 57 B0    MOV   X,176         (0385)     MOV     X,<USBFS_1_StringTable     ; Get the ROM Address LSB
04A0: 28       ROMX                (0386)     ROMX                               ; First entry is the table size (only a byte)
04A1: 3A 1F    CMP   A,[31]        (0387)     CMP     A, [USBFS_1_t2]            ; Range check
04A3: CF 91    JC    0x0435        (0388)     JC      USBFS_1_Not_Supported
                                   (0389) 
04A5: 50 09    MOV   A,9           (0390)     MOV     A,>USBFS_1_StringTable     ; Get the ROM Address MSB
                                   (0391) 
04A7: 82 33    JMP   0x06DB        (0392)     JMP     USBFS_1_GetTableEntry_Local_Std
04A9: 00       SWI   
04AA: 01 00    ADD   A,0
04AC: 01 00    ADD   A,0
04AE: 02 00    ADD   A,[0]
04B0: 00       SWI   
04B1: DE 55    JNC   0x0307
                                   (0393) ENDIF
                                   (0394) ENDIF
                                   (0395) ;-----------------------------------------------------------------------------
                                   (0396) ;  FUNCTION NAME: USBFS_1_CB_d2h_std_dev_08
                                   (0397) ;
                                   (0398) ;  DESCRIPTION:   Get Device Configuration
                                   (0399) ;
                                   (0400) ;****************************************************************
                                   (0401) ; STANDARD DEVICE IN REQUEST: Get_Device_Configuration
                                   (0402) ;****************************************************************
                                   (0403) ;
                                   (0404) ; bmRequestType  : (IN | STANDARD | DEVICE)       = 80h
                                   (0405) ; bRequest       : GET_CONFIGURATION              = 08h    
                                   (0406) ; wValue         : RESERVED                       = 0000h  
                                   (0407) ; wIndex         : RESERVED                       = 0000h
                                   (0408) ; wLength        : SIZEOF_DEVICE_CONFIGURATION    = 0001h  
                                   (0409) ; 
                                   (0410) ; The GET_DEVICE_CONFIGURATION request returns the currently 
                                   (0411) ; selected device configuration number. 
                                   (0412) ;
                                   (0413) ; request_value and request_index contain 0000h. request_length 
                                   (0414) ; contains 0001h and the one-byte configuration number is returned 
                                   (0415) ; in a separate data transfer.
                                   (0416) ;
                                   (0417) ;-----------------------------------------------------------------------------
                                   (0418) ;
                                   (0419) ;  ARGUMENTS:
                                   (0420) ;
                                   (0421) ;  RETURNS:
                                   (0422) ;
                                   (0423) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0424) ;
                                   (0425) ;  THEORY of OPERATION or PROCEDURE:
                                   (0426) ;
                                   (0427) ;-----------------------------------------------------------------------------
                                   (0428) IF (USB_CB_SRC_d2h_std_dev_08 & USB_UM_SUPPLIED)
                                   (0429) .LITERAL
                                   (0430) GetConfigTransferDescrTable:
                                   (0431)     TD_START_TABLE  1                  ; One entry
                                   (0432)     TD_ENTRY    USB_DS_RAM, 1, USBFS_1_Configuration, NULL_PTR  ; Current configuration
                                   (0433) .ENDLITERAL
                                   (0434) export  USBFS_1_CB_d2h_std_dev_08
                                   (0435) USBFS_1_CB_d2h_std_dev_08:
04B3: 1F 00 50 SBB   [X+0],80      (0436)     MOV     [USBFS_1_t2], 0            ; Use the UM temp var--Selector
04B6: 04 57    ADD   [87],A        (0437)     MOV     A,>GetConfigTransferDescrTable  ; Get the ROM Address MSB
04B8: A9 82    JZ    0xFE3B        (0438)     MOV     X,<GetConfigTransferDescrTable  ; Get the ROM Address LSB
04BA: 21 5D    AND   A,93          (0439)     JMP     USBFS_1_GetTableEntry_Local_Std
                                   (0440) ENDIF
                                   (0441) ;-----------------------------------------------------------------------------
                                   (0442) ;  FUNCTION NAME: USBFS_1_CB_h2d_std_dev_01
                                   (0443) ;
                                   (0444) ;  DESCRIPTION:   Clear Device Feature
                                   (0445) ;
                                   (0446) ;****************************************************************
                                   (0447) ; STANDARD DEVICE OUT REQUEST: Clear_Device_Feature
                                   (0448) ;****************************************************************
                                   (0449) ;
                                   (0450) ; bmRequestType  : (OUT | STANDARD | DEVICE)      = 00h
                                   (0451) ; bRequest       : CLEAR_FEATURE                  = 01h    
                                   (0452) ; wValue         : FEATURE_SELECTOR               = --xxh  
                                   (0453) ; wIndex         : RESERVED                       = 0000h
                                   (0454) ; wLength        : RESERVED                       = 0000h  
                                   (0455) ; 
                                   (0456) ; The CLEAR_DEVICE_FEATURE request disables a particular feature 
                                   (0457) ; for a device. The only feature supported for a device is the 
                                   (0458) ; REMOTE_WAKEUP feature.
                                   (0459) ; 
                                   (0460) ;****************************************************************
                                   (0461) ;-----------------------------------------------------------------------------
                                   (0462) ;
                                   (0463) ;  ARGUMENTS:
                                   (0464) ;
                                   (0465) ;  RETURNS:
                                   (0466) ;
                                   (0467) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0468) ;
                                   (0469) ;  THEORY of OPERATION or PROCEDURE:
                                   (0470) ;
                                   (0471) ;-----------------------------------------------------------------------------
                                   (0472) IF (USB_CB_SRC_h2d_std_dev_01 & USB_UM_SUPPLIED)
                                   (0473) export  USBFS_1_CB_h2d_std_dev_01
                                   (0474) USBFS_1_CB_h2d_std_dev_01:
04BC: 5A 39    MOV   [57],X        (0475)     MOV     A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the Feature Selector
                                   (0476)                                        ; Check against valid features
                                   (0477)                                        ;  for device receipient
04BE: 01 BF    ADD   A,191         (0478)     CMP     A, USB_DEVICE_REMOTE_WAKEUP  ; Only remote wakeup is defined for clear
04C0: 75       INC   X             (0479)     JNZ     USBFS_1_Not_Supported      ;      
04C1: 26 03 FD AND   [3],253       (0480)     AND     [USBFS_1_DeviceStatus], ~USB_DEVICE_STATUS_REMOTE_WAKEUP
04C4: 82 19    JMP   0x06DE        (0481)     JMP     USBFS_1_NoDataStageControlTransfer_Local_Std
                                   (0482) ENDIF
                                   (0483) ;-----------------------------------------------------------------------------
                                   (0484) ;  FUNCTION NAME: USBFS_1_CB_h2d_std_dev_03
                                   (0485) ;
                                   (0486) ;  DESCRIPTION:   Set Device Featue
                                   (0487) ;
                                   (0488) ;****************************************************************
                                   (0489) ; STANDARD DEVICE OUT REQUEST: Set_Device_Feature
                                   (0490) ;****************************************************************
                                   (0491) ;
                                   (0492) ; bmRequestType  : (OUT | STANDARD | DEVICE)      = 00h
                                   (0493) ; bRequest       : SET_FEATURE                    = 03h    
                                   (0494) ; wValue         : FEATURE_SELECTOR               = --xxh  
                                   (0495) ; wIndex         : RESERVED                       = 0000h
                                   (0496) ; wLength        : RESERVED                       = 0000h  
                                   (0497) ; 
                                   (0498) ; The SET_DEVICE_FEATURE request enables a particular feature
                                   (0499) ; on a device. The only feature supported for a device is the 
                                   (0500) ; REMOTE_WAKEUP feature.
                                   (0501) ;
                                   (0502) ;****************************************************************
                                   (0503) ;-----------------------------------------------------------------------------
                                   (0504) ;
                                   (0505) ;  ARGUMENTS:
                                   (0506) ;
                                   (0507) ;  RETURNS:
                                   (0508) ;
                                   (0509) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0510) ;
                                   (0511) ;  THEORY of OPERATION or PROCEDURE:
                                   (0512) ;
                                   (0513) ;-----------------------------------------------------------------------------
                                   (0514) IF (USB_CB_SRC_h2d_std_dev_03 & USB_UM_SUPPLIED)
                                   (0515) export  USBFS_1_CB_h2d_std_dev_03
                                   (0516) USBFS_1_CB_h2d_std_dev_03:
04C6: 5D 5A    MOV   A,REG[90]     (0517)     MOV     A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the Feature Selector
                                   (0518)                                        ; Check against valid features
                                   (0519)                                        ;  for device receipient
04C8: 39 01    CMP   A,1           (0520)     CMP     A, USB_DEVICE_REMOTE_WAKEUP  ; Remote wakeup?
04CA: A0 07    JZ    0x04D2        (0521)     JZ      .remote_wakeup
                                   (0522) 
04CC: 39 02    CMP   A,2           (0523)     CMP     A, USB_TEST_MODE           ; Test Mode 
04CE: A0 08    JZ    0x04D7        (0524)     JZ      .test_mode
                                   (0525) ; Flow here for any other selector is invalid for device receipient
04D0: 8F 64    JMP   0x0435        (0526)     JMP     USBFS_1_Not_Supported
                                   (0527) ; Jump here to enable remote wake up
                                   (0528) .remote_wakeup:
04D2: 2E 03 02 OR    [3],2         (0529)     OR      [USBFS_1_DeviceStatus], USB_DEVICE_STATUS_REMOTE_WAKEUP
04D5: 80 03    JMP   0x04D9        (0530)     JMP     .finish
                                   (0531) ; Jump here to enable test mode
                                   (0532) .test_mode:
04D7: 8F 5D    JMP   0x0435        (0533)     JMP     USBFS_1_Not_Supported
                                   (0534) .finish:
04D9: 82 04    JMP   0x06DE        (0535)     JMP     USBFS_1_NoDataStageControlTransfer_Local_Std
                                   (0536) ENDIF
                                   (0537) ;-----------------------------------------------------------------------------
                                   (0538) ;  FUNCTION NAME: USBFS_1_CB_h2d_std_dev_05
                                   (0539) ;
                                   (0540) ;  DESCRIPTION:   Set Device Address
                                   (0541) ;
                                   (0542) ;****************************************************************
                                   (0543) ; STANDARD DEVICE OUT REQUEST: Set_Device_Address
                                   (0544) ;****************************************************************
                                   (0545) ;
                                   (0546) ; bmRequestType  : (OUT | STANDARD | DEVICE)      = 00h
                                   (0547) ; bRequest       : SET_ADDRESS                    = 05h    
                                   (0548) ; wValue         : DEVICE_ADDRESS                 = 00xxh  
                                   (0549) ; wIndex         : RESERVED                       = 0000h
                                   (0550) ; wLength        : RESERVED                       = 0000h  
                                   (0551) ; 
                                   (0552) ; The SET_DEVICE_ADDRESS request sets the USB device address
                                   (0553) ; for all future USB accesses. 
                                   (0554) ;
                                   (0555) ;****************************************************************
                                   (0556) ;
                                   (0557) ;-----------------------------------------------------------------------------
                                   (0558) ;
                                   (0559) ;  ARGUMENTS:
                                   (0560) ;
                                   (0561) ;  RETURNS:
                                   (0562) ;
                                   (0563) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0564) ;
                                   (0565) ;  THEORY of OPERATION or PROCEDURE:
                                   (0566) ;
                                   (0567) ;-----------------------------------------------------------------------------
                                   (0568) 
                                   (0569) IF (USB_CB_SRC_h2d_std_dev_05 & USB_UM_SUPPLIED)
                                   (0570) export  USBFS_1_CB_h2d_std_dev_05
                                   (0571) USBFS_1_CB_h2d_std_dev_05:
                                   (0572)       
04DB: 55 1E 01 MOV   [30],1        (0573)     MOV     [USBFS_1_fDataPending], USB_ADDRESS_CHANGE_PENDING       
04DE: 5D 5A    MOV   A,REG[90]     (0574)     MOV     A, REG[USBFS_1_EP0DATA+wValueLo]       
04E0: 53 0C    MOV   [12],A        (0575)     MOV     [USBFS_1_TransferBuffer],A       
                                   (0576)                                                    
04E2: 81 FB    JMP   0x06DE        (0577)     JMP     USBFS_1_NoDataStageControlTransfer_Local_Std
                                   (0578) ENDIF
                                   (0579) 
                                   (0580) 
                                   (0581) ;-----------------------------------------------------------------------------
                                   (0582) ;  FUNCTION NAME: USBFS_1_CB_h2d_std_dev_09
                                   (0583) ;
                                   (0584) ;  DESCRIPTION:   Set Configuration
                                   (0585) ;
                                   (0586) ;****************************************************************
                                   (0587) ; STANDARD DEVICE OUT REQUEST: Set_Device_Configuration
                                   (0588) ;****************************************************************
                                   (0589) ;
                                   (0590) ; bmRequestType  : (OUT | STANDARD | DEVICE)      = 00h
                                   (0591) ; bRequest       : SET_CONFIGURATION              = 09h    
                                   (0592) ; wValue         : CONFIGURATION_VALUE            = --xxh  
                                   (0593) ; wIndex         : RESERVED                       = 0000h
                                   (0594) ; wLength        : RESERVED                       = 0000h  
                                   (0595) ; 
                                   (0596) ; The SET_DEVICE_CONFIGURATION request selects a device 
                                   (0597) ; configuration to be activated as the current configuration. 
                                   (0598) ;
                                   (0599) ;****************************************************************
                                   (0600) ;-----------------------------------------------------------------------------
                                   (0601) ;
                                   (0602) ;  ARGUMENTS:
                                   (0603) ;
                                   (0604) ;  RETURNS:
                                   (0605) ;
                                   (0606) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0607) ;
                                   (0608) ;  THEORY of OPERATION or PROCEDURE:
                                   (0609) ;
                                   (0610) ;-----------------------------------------------------------------------------
                                   (0611) 
                                   (0612) IF (USB_CB_SRC_h2d_std_dev_09 & USB_UM_SUPPLIED)
                                   (0613) export  USBFS_1_CB_h2d_std_dev_09
                                   (0614) USBFS_1_CB_h2d_std_dev_09:
04E4: 93 D8    CALL  0x08BE        (0615)     CALL    USBFS_1_GET_DEVICE_TABLE_ENTRY  ; Get the selected device
04E6: 55 1F 20 MOV   [31],32       (0616)     MOV     [USBFS_1_t2],USBFS_1_t1    ; Set the GETWORD destination 
04E9: 93 C2    CALL  0x08AD        (0617)     CALL    USBFS_1_GETWORD            ; Get the pointer to the CONFIG_LOOKUP table
                                   (0618)                                        ; ITempW has the address
04EB: 5D 5A    MOV   A,REG[90]     (0619)     MOV     A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the configuration number
04ED: 53 1F    MOV   [31],A        (0620)     MOV     [USBFS_1_t2],A             ; Save it 
04EF: 51 20    MOV   A,[32]        (0621)     MOV     A, [USBFS_1_t1]            ; Get the CONFIG_LOOKUP ROM Address MSB
04F1: 58 21    MOV   X,[33]        (0622)     MOV     X, [USBFS_1_t1+1]          ; Get the CONFIG_LOOKUP ROM Address LSB
04F3: 28       ROMX                (0623)     ROMX                               ; First entry is the table size (only a byte)
04F4: 3A 1F    CMP   A,[31]        (0624)     CMP     A, [USBFS_1_t2]            ; Range check
04F6: CF 3E    JC    0x0435        (0625)     JC      USBFS_1_Not_Supported
                                   (0626) 
                                   (0627) ; Refactored from the two loops below
04F8: 5F 02 1F MOV   [2],[31]      (0628)     MOV     [USBFS_1_Configuration],[USBFS_1_t2]  ; Save the config number
                                   (0629) 
04FB: 3C 1F 00 CMP   [31],0        (0630)     CMP     [USBFS_1_t2], 0            ; Unconfigure?
04FE: A0 25    JZ    0x0524        (0631)     JZ      .unconfigure
                                   (0632) 
                                   (0633) ; Flow here to configure the endpoints
0500: 51 20    MOV   A,[32]        (0634)     MOV     A, [USBFS_1_t1]            ; Get the CONFIG_LOOKUP ROM Address MSB
0502: 58 21    MOV   X,[33]        (0635)     MOV     X, [USBFS_1_t1+1]          ; Get the CONFIG_LOOKUP ROM Address LSB
0504: 75       INC   X             (0636)     INC     X                          ; Point to the first table entry
0505: 09 00    ADC   A,0           (0637)     ADC     A, 0                       ;
0507: 55 1F 20 MOV   [31],32       (0638)     MOV    [USBFS_1_t2], USBFS_1_t1    ; Set up the destination  
050A: 93 A1    CALL  0x08AD        (0639)     CALL    USBFS_1_GETWORD            ; Get the pointer to the CONFIG_LOOKUP table
                                   (0640)                                        ; ITempW has the address
050C: 57 00    MOV   X,0           (0641)     MOV     X, 0                       ; Start the index at 0, but we INC first
                                   (0642) .configure_next:
050E: 75       INC   X             (0643)     INC     X                          ; Do the next one
050F: 10       PUSH  X             (0644)     PUSH    X                          ; Save the endpoint number
0510: 51 20    MOV   A,[32]        (0645)     MOV     A, [USBFS_1_t1]            ; Get the CONFIG_LOOKUP ROM Address MSB
0512: 58 21    MOV   X,[33]        (0646)     MOV     X, [USBFS_1_t1+1]          ; Get the CONFIG_LOOKUP ROM Address LSB
0514: 28       ROMX                (0647)     ROMX
0515: 76 21    INC   [33]          (0648)     INC     [USBFS_1_t1+1]             ; Point to the next 
0517: 0E 20 00 ADC   [32],0        (0649)     ADC     [USBFS_1_t1], 0            ;
051A: 20       POP   X             (0650)     POP     X
051B: 90 B8    CALL  0x05D5        (0651)     CALL    ConfigureEP                ; X contains the EP number
                                   (0652)                                        ; A contains the EP Direction
051D: 5B       MOV   A,X           (0653)     MOV     A, X                       ; 
051E: 39 04    CMP   A,4           (0654)     CMP     A, USB_MAX_EP_NUMBER       ; Configure each of the endpoints
0520: BF ED    JNZ   0x050E        (0655)     JNZ     .configure_next            ; Do another one?
                                   (0656) ; Flow here when we are done
0522: 80 10    JMP   0x0533        (0657)     JMP     .done
                                   (0658) 
                                   (0659) ; Jump here to unconfigure the endpoints
                                   (0660) .unconfigure:
0524: 71 10    OR    F,16          (0661)     M8C_SetBank1	; _EP1MODE is in Bank 1
0526: 57 04    MOV   X,4           (0662)     MOV     X, USB_MAX_EP_NUMBER       ; Configure each of the endpoints
                                   (0663) .unconfigure_next:
0528: 56 22 02 MOV   [X+34],2      (0664)     MOV     [X+USBFS_1_EndpointAPIStatus], NO_EVENT_ALLOWED ; For the API
052B: 63 C3 00 MOV   REG[X+195],0  (0665)     MOV     REG[X+USBFS_1_EP1MODE-1], USB_MODE_DISABLE ; Disable the endpoint
052E: 79       DEC   X             (0666)     DEC     X                          ; One more down
052F: BF F8    JNZ   0x0528        (0667)     JNZ     .unconfigure_next          ; Don't unconfigure EP0
0531: 70 EF    AND   F,239         (0668) 	M8C_SetBank0
                                   (0669) .done:
0533: 81 AA    JMP   0x06DE        (0670)     JMP     USBFS_1_NoDataStageControlTransfer_Local_Std
0535: 00       SWI   
0536: 01 00    ADD   A,0
0538: 02 00    ADD   A,[0]
053A: 0C 00    ADC   [0],A
053C: 00       SWI   
053D: DE 55    JNC   0x0393
                                   (0671) ENDIF
                                   (0672) 
                                   (0673) 
                                   (0674) ;-----------------------------------------------------------------------------
                                   (0675) ;  FUNCTION NAME: USBFS_1_CB_d2h_std_ifc_00
                                   (0676) ;
                                   (0677) ;  DESCRIPTION:   Get Interface Status
                                   (0678) ;
                                   (0679) ;****************************************************************
                                   (0680) ; STANDARD INTERFACE IN REQUEST: Get_Interface_Status
                                   (0681) ;****************************************************************
                                   (0682) ;
                                   (0683) ; bmRequestType  : (IN | STANDARD | INTERFACE)    = 81h    
                                   (0684) ; bRequest       : GET_STATUS                     = 00h    
                                   (0685) ; wValue         : RESERVED                       = 0000h  
                                   (0686) ; wIndex         : INTERFACE                      = --xxh
                                   (0687) ; wLength        : SIZEOF_INTERFACE_STATUS        = 0002h  
                                   (0688) ; 
                                   (0689) ; The GET_INTERFACE_STATUS request returns status for the 
                                   (0690) ; specified interface.
                                   (0691) ;
                                   (0692) ;****************************************************************
                                   (0693) ;-----------------------------------------------------------------------------
                                   (0694) ;
                                   (0695) ;  ARGUMENTS:
                                   (0696) ;
                                   (0697) ;  RETURNS:
                                   (0698) ;
                                   (0699) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0700) ;
                                   (0701) ;  THEORY of OPERATION or PROCEDURE:
                                   (0702) ;
                                   (0703) ;-----------------------------------------------------------------------------
                                   (0704) IF (USB_CB_SRC_d2h_std_ifc_00 & USB_UM_SUPPLIED)
                                   (0705) .LITERAL
                                   (0706) GetInterfaceStatusTransferDescrTable:
                                   (0707)     TD_START_TABLE  1                  ; One entry
                                   (0708)     TD_ENTRY        USB_DS_RAM, 2, USBFS_1_TransferBuffer, NULL_PTR  ; Reuse the transfer buffer
                                   (0709) .ENDLITERAL
                                   (0710) export  USBFS_1_CB_d2h_std_ifc_00
                                   (0711) USBFS_1_CB_d2h_std_ifc_00:
                                   (0712) 
053F: 0C 00    ADC   [0],A         (0713)     MOV     [USBFS_1_TransferBuffer], 0     ; Zero the transfer buffer
0541: 55 0D 00 MOV   [13],0        (0714)     MOV     [USBFS_1_TransferBuffer+1], 0  ; 
                                   (0715) 
0544: 55 1F 00 MOV   [31],0        (0716)     MOV     [USBFS_1_t2], 0            ; Use the UM temp var--Selector
0547: 50 05    MOV   A,5           (0717)     MOV     A,>GetInterfaceStatusTransferDescrTable  ; Get the ROM Address MSB
0549: 57 35    MOV   X,53          (0718)     MOV     X,<GetInterfaceStatusTransferDescrTable  ; Get the ROM Address LSB
                                   (0719) 
054B: 81 8F    JMP   0x06DB        (0720)     JMP     USBFS_1_GetTableEntry_Local_Std
054D: 00       SWI   
054E: 01 00    ADD   A,0
0550: 01 00    ADD   A,0
0552: 0C 00    ADC   [0],A
0554: 00       SWI   
0555: DE 5D    JNC   0x03B3
                                   (0721) ENDIF
                                   (0722) ;-----------------------------------------------------------------------------
                                   (0723) ;  FUNCTION NAME: USBFS_1_CB_d2h_std_ifc_10
                                   (0724) ;
                                   (0725) ;  DESCRIPTION:   Get Interface
                                   (0726) ;
                                   (0727) ;****************************************************************
                                   (0728) ; STANDARD INTERFACE IN REQUEST: Get_Interface
                                   (0729) ;****************************************************************
                                   (0730) ;
                                   (0731) ; bmRequestType  : (IN | STANDARD | INTERFACE)    = 81h
                                   (0732) ; bRequest       : GET_INTERFACE                  = 0Ah    
                                   (0733) ; wValue         : RESERVED                       = 0000h  
                                   (0734) ; wIndex         : INTERFACE                      = xxxxh
                                   (0735) ; wLength        : SIZEOF_GET_INTERFACE           = 0001h  
                                   (0736) ; 
                                   (0737) ; The GET_INTERFACE request returns the selected alternate 
                                   (0738) ; setting for the specified interface. 
                                   (0739) ;
                                   (0740) ;****************************************************************
                                   (0741) ;-----------------------------------------------------------------------------
                                   (0742) ;
                                   (0743) ;  ARGUMENTS:
                                   (0744) ;
                                   (0745) ;  RETURNS:
                                   (0746) ;
                                   (0747) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0748) ;
                                   (0749) ;  THEORY of OPERATION or PROCEDURE:
                                   (0750) ;
                                   (0751) ;-----------------------------------------------------------------------------
                                   (0752) 
                                   (0753) IF (USB_CB_SRC_d2h_std_ifc_10 & USB_UM_SUPPLIED)
                                   (0754) .LITERAL
                                   (0755) GetInterfaceTransferDescrTable:
                                   (0756)     TD_START_TABLE  1                  ; One entry
                                   (0757)     TD_ENTRY        USB_DS_RAM, 1, USBFS_1_TransferBuffer, NULL_PTR  ; Reuse the transfer buffer
                                   (0758) .ENDLITERAL
                                   (0759) export  USBFS_1_CB_d2h_std_ifc_10
                                   (0760) USBFS_1_CB_d2h_std_ifc_10:
0557: 5C       MOV   X,A           (0761)     MOV     A, REG[USBFS_1_EP0DATA+wIndexLo]  ; Get the interface number
0558: 39 01    CMP   A,1           (0762)     CMP     A, 1h                      ; Valid interface number? (UM Parameter: NumInterfaces)
055A: DE DA    JNC   0x0435        (0763)     JNC     USBFS_1_Not_Supported
                                   (0764) 
055C: 5C       MOV   X,A           (0765)     MOV     X, A                       ; The interface number is the index into alternates settings table
                                   (0766) 
055D: 52 04    MOV   A,[X+4]       (0767)     MOV     A, [X + USBFS_1_InterfaceSetting]  ; Save the current interface setting
055F: 53 0C    MOV   [12],A        (0768)     MOV     [USBFS_1_TransferBuffer], A     ; into the transfer buffer
                                   (0769) 
0561: 55 1F 00 MOV   [31],0        (0770)     MOV     [USBFS_1_t2], 0            ; Use the UM temp var--Selector
0564: 50 05    MOV   A,5           (0771)     MOV     A,>GetInterfaceTransferDescrTable  ; Get the ROM Address MSB
0566: 57 4D    MOV   X,77          (0772)     MOV     X,<GetInterfaceTransferDescrTable  ; Get the ROM Address LSB
                                   (0773) 
0568: 81 72    JMP   0x06DB        (0774)     JMP     USBFS_1_GetTableEntry_Local_Std
                                   (0775) ENDIF
                                   (0776) 
                                   (0777) 
                                   (0778) ;-----------------------------------------------------------------------------
                                   (0779) ;  FUNCTION NAME: USBFS_1_CB_d2h_std_ep_00
                                   (0780) ;
                                   (0781) ;  DESCRIPTION:   Get Endpoint Status
                                   (0782) ;
                                   (0783) ;****************************************************************
                                   (0784) ; STANDARD ENDPOINT IN REQUEST: Get_Endpoint_Status
                                   (0785) ;****************************************************************
                                   (0786) ;
                                   (0787) ; bmRequestType  : (IN | STANDARD | ENDPOINT)     = 82h    
                                   (0788) ; bRequest       : GET_STATUS                     = 00h    
                                   (0789) ; wValue         : RESERVED                       = 0000h  
                                   (0790) ; wIndex         : ENDPOINT                       = 00xxh
                                   (0791) ; wLength        : SIZEOF_ENDPOINT_STATUS         = 0002h  
                                   (0792) ; 
                                   (0793) ; The GET_ENDPOINT_STATUS request returns status for the specified 
                                   (0794) ; endpoint.
                                   (0795) ;
                                   (0796) ;****************************************************************
                                   (0797) ;-----------------------------------------------------------------------------
                                   (0798) ;
                                   (0799) ;  ARGUMENTS:
                                   (0800) ;
                                   (0801) ;  RETURNS:
                                   (0802) ;
                                   (0803) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0804) ;
                                   (0805) ;  THEORY of OPERATION or PROCEDURE:
                                   (0806) ;
                                   (0807) ;-----------------------------------------------------------------------------
                                   (0808) IF (USB_CB_SRC_d2h_std_ep_00 & USB_UM_SUPPLIED)
                                   (0809) export  USBFS_1_CB_d2h_std_ep_00
                                   (0810) USBFS_1_CB_d2h_std_ep_00:
056A: 5D 5C    MOV   A,REG[92]     (0811)     MOV     A, REG[USBFS_1_EP0DATA+wIndexLo]  ; Get the endpoint number
056C: 21 7F    AND   A,127         (0812)     AND     A, ~USB_DIR_IN             ; Strip off the direction bit
056E: 39 05    CMP   A,5           (0813)     CMP     A, USB_NUM_ENDPOINTS       ; Range check
0570: DE C4    JNC   0x0435        (0814)     JNC     USBFS_1_Not_Supported
                                   (0815) 
0572: 5C       MOV   X,A           (0816)     MOV     X, A                       ; The endpoint number is the index
                                   (0817) 
0573: 55 1F 00 MOV   [31],0        (0818)     MOV     [USBFS_1_t2], 0            ; Use the UM temp var--Selector
                                   (0819) 
0576: 55 0D 00 MOV   [13],0        (0820)     MOV     [USBFS_1_TransferBuffer + 1], 0  ; Use the UM Transfer Buffer
0579: 52 05    MOV   A,[X+5]       (0821)     MOV     A, [X + USBFS_1_EndpointStatus]  ; Get the status
057B: 53 0C    MOV   [12],A        (0822)     MOV     [USBFS_1_TransferBuffer], A  ; Save it in the report
                                   (0823) 
057D: 50 04    MOV   A,4           (0824)     MOV     A,>GetStatusTransferDescrTable  ; Get the ROM Address MSB
057F: 57 3C    MOV   X,60          (0825)     MOV     X,<GetStatusTransferDescrTable  ; Get the ROM Address LSB
                                   (0826) 
0581: 81 59    JMP   0x06DB        (0827)     JMP     USBFS_1_GetTableEntry_Local_Std
                                   (0828) ENDIF
                                   (0829) 
                                   (0830) ;-----------------------------------------------------------------------------
                                   (0831) ;  FUNCTION NAME: USBFS_1_CB_h2d_std_ep_01
                                   (0832) ;
                                   (0833) ;  DESCRIPTION:   Clear Endpoint Feature
                                   (0834) ;
                                   (0835) ;****************************************************************
                                   (0836) ; STANDARD ENDPOINT OUT REQUEST: Clear_Endpoint_Feature
                                   (0837) ;****************************************************************
                                   (0838) ;
                                   (0839) ; bmRequestType  : (OUT | STANDARD | ENDPOINT)    = 02h
                                   (0840) ; bRequest       : CLEAR_FEATURE                  = 01h    
                                   (0841) ; wValue         : FEATURE_SELECTOR               = --xxh  
                                   (0842) ; wIndex         : ENDPOINT                       = 00xxh
                                   (0843) ; wLength        : RESERVED                       = 0000h  
                                   (0844) ; 
                                   (0845) ; The CLEAR_ENDPOINT_FEATURE request disables a particular 
                                   (0846) ; feature for an endpoint. 
                                   (0847) ;
                                   (0848) ; The only feature supported for an endpoint is the EP_HALT 
                                   (0849) ; feature.
                                   (0850) ;
                                   (0851) ;****************************************************************
                                   (0852) ;-----------------------------------------------------------------------------
                                   (0853) ;
                                   (0854) ;  ARGUMENTS:
                                   (0855) ;
                                   (0856) ;  RETURNS:
                                   (0857) ;
                                   (0858) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0859) ;
                                   (0860) ;  THEORY of OPERATION or PROCEDURE:
                                   (0861) ;
                                   (0862) ;-----------------------------------------------------------------------------
                                   (0863) IF (USB_CB_SRC_h2d_std_ep_01 & USB_UM_SUPPLIED)
                                   (0864) export  USBFS_1_CB_h2d_std_ep_01
                                   (0865) USBFS_1_CB_h2d_std_ep_01:
0583: 5D 5A    MOV   A,REG[90]     (0866)     MOV     A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the feature selector
0585: 39 00    CMP   A,0           (0867)     CMP     A, USB_ENDPOINT_HALT       ; Halt is the only selector defined for endpoints
0587: BE AD    JNZ   0x0435        (0868)     JNZ     USBFS_1_Not_Supported
                                   (0869) 
0589: 5D 5C    MOV   A,REG[92]     (0870)     MOV     A, REG[USBFS_1_EP0DATA+wIndexLo]  ; Get the Endpoint number
058B: 21 7F    AND   A,127         (0871)     AND     A, ~USB_DIR_IN             ; Strip off the direction bit
058D: 39 00    CMP   A,0           (0872)     CMP     A, 0                       ; Since we can't halt the Control Endpoint
058F: A0 18    JZ    0x05A8        (0873)     JZ      .done
                                   (0874) 
0591: 39 05    CMP   A,5           (0875)     CMP     A, USB_NUM_ENDPOINTS       ; Range check
0593: DE A1    JNC   0x0435        (0876)     JNC     USBFS_1_Not_Supported
                                   (0877) 
0595: 5C       MOV   X,A           (0878)     MOV     X, A                       ; Endpoint number is the index
0596: 27 05 FE AND   [X+5],254     (0879)     AND     [X+USBFS_1_EndpointStatus], ~USB_ENDPOINT_STATUS_HALT  ; Clear the endpoint halt
                                   (0880) 
0599: 49 5C 80 TST   REG[92],128   (0881)     TST     REG[USBFS_1_EP0DATA+wIndexLo], USB_DIR_IN  ; IN or OUT endpoint?
059C: 71 10    OR    F,16          (0882)     M8C_SetBank1	                      ; For EP1_MODE register
059E: B0 06    JNZ   0x05A5        (0883)     JNZ     .in
                                   (0884) 
05A0: 63 C3 08 MOV   REG[X+195],8  (0885)     MOV     REG[X + USBFS_1_EP1MODE - 1], USB_MODE_NAK_OUT  ; NAK the endpoint
05A3: 80 04    JMP   0x05A8        (0886)     JMP     .done    
                                   (0887) .in:
05A5: 63 C3 0C MOV   REG[X+195],12 (0888)     MOV     REG[X + USBFS_1_EP1MODE - 1], USB_MODE_NAK_IN  ; NAK the endpoint
                                   (0889) .done:
05A8: 70 EF    AND   F,239         (0890) 	M8C_SetBank0
05AA: 81 33    JMP   0x06DE        (0891)     JMP     USBFS_1_NoDataStageControlTransfer_Local_Std
                                   (0892) ENDIF
                                   (0893) ;-----------------------------------------------------------------------------
                                   (0894) ;  FUNCTION NAME: USBFS_1_CB_h2d_std_ep_03
                                   (0895) ;
                                   (0896) ;  DESCRIPTION:   Set Endpoint Feature
                                   (0897) ;
                                   (0898) ;****************************************************************
                                   (0899) ; STANDARD ENDPOINT OUT REQUEST: Set_Endpoint_Feature
                                   (0900) ;****************************************************************
                                   (0901) ;
                                   (0902) ; bmRequestType  : (OUT | STANDARD | ENDPOINT)    = 02h
                                   (0903) ; bRequest       : SET_FEATURE                    = 03h    
                                   (0904) ; wValue         : FEATURE_SELECTOR               = --xxh  
                                   (0905) ; wIndex         : ENDPOINT                       = 00xxh
                                   (0906) ; wLength        : RESERVED                       = 0000h  
                                   (0907) ; 
                                   (0908) ; The SET_ENDPOINT_FEATURE request enables a particular feature
                                   (0909) ; for a specific endpoint. The only feature supported for an 
                                   (0910) ; endpoint is the EP_HALT feature.
                                   (0911) ; 
                                   (0912) ;****************************************************************
                                   (0913) ;-----------------------------------------------------------------------------
                                   (0914) ;
                                   (0915) ;  ARGUMENTS:
                                   (0916) ;
                                   (0917) ;  RETURNS:
                                   (0918) ;
                                   (0919) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0920) ;
                                   (0921) ;  THEORY of OPERATION or PROCEDURE:
                                   (0922) ;
                                   (0923) ;-----------------------------------------------------------------------------
                                   (0924) IF (USB_CB_SRC_h2d_std_ep_03 & USB_UM_SUPPLIED)
                                   (0925) export  USBFS_1_CB_h2d_std_ep_03
                                   (0926) USBFS_1_CB_h2d_std_ep_03:
05AC: 5D 5A    MOV   A,REG[90]     (0927)     MOV     A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the feature selector
05AE: 39 00    CMP   A,0           (0928)     CMP     A, USB_ENDPOINT_HALT       ; Halt is the only selector defined for endpoints
05B0: BE 84    JNZ   0x0435        (0929)     JNZ     USBFS_1_Not_Supported
                                   (0930) 
05B2: 5D 5C    MOV   A,REG[92]     (0931)     MOV     A, REG[USBFS_1_EP0DATA+wIndexLo]  ; Get the Endpoint number
05B4: 21 7F    AND   A,127         (0932)     AND     A, ~USB_DIR_IN             ; Strip off the direction bit
05B6: 39 00    CMP   A,0           (0933)     CMP     A, 0                       ; Never halt the Control Endpoint
05B8: A0 18    JZ    0x05D1        (0934)     JZ      .done
                                   (0935) 
05BA: 39 05    CMP   A,5           (0936)     CMP     A, USB_NUM_ENDPOINTS       ; Range check
05BC: DE 78    JNC   0x0435        (0937)     JNC     USBFS_1_Not_Supported
                                   (0938) 
05BE: 5C       MOV   X,A           (0939)     MOV     X, A                       ; Endpoint number is the index
                                   (0940) 
05BF: 2F 05 01 OR    [X+5],1       (0941)     OR      [X+USBFS_1_EndpointStatus], USB_ENDPOINT_STATUS_HALT  ; Halt the endpoint
                                   (0942) 
05C2: 49 5C 80 TST   REG[92],128   (0943)     TST     REG[USBFS_1_EP0DATA+wIndexLo], USB_DIR_IN  ; IN or OUT endpoint?
05C5: 71 10    OR    F,16          (0944)     M8C_SetBank1	                      ; For EP1_MODE register
05C7: B0 06    JNZ   0x05CE        (0945)     JNZ     .in
                                   (0946) 
05C9: 63 C3 89 MOV   REG[X+195],137(0947)     MOV     REG[X + USBFS_1_EP1MODE - 1], USB_MODE_STALL_DATA_EP | USB_MODE_ACK_OUT  ; Stall the endpoint
05CC: 80 04    JMP   0x05D1        (0948)     JMP     .done    
                                   (0949) .in:
05CE: 63 C3 8D MOV   REG[X+195],141(0950)     MOV     REG[X + USBFS_1_EP1MODE - 1], USB_MODE_STALL_DATA_EP | USB_MODE_ACK_IN  ; Stall the endpoint
                                   (0951) .done:        
05D1: 70 EF    AND   F,239         (0952) 	M8C_SetBank0
05D3: 81 0A    JMP   0x06DE        (0953)     JMP     USBFS_1_NoDataStageControlTransfer_Local_Std
                                   (0954) ENDIF
                                   (0955) ;-----------------------------------------------------------------------------
                                   (0956) ;  FUNCTION NAME: ConfigureEP
                                   (0957) ;
                                   (0958) ;  DESCRIPTION:   Configure an endpoint
                                   (0959) ;
                                   (0960) ;  ARGUMENTS:    A contains the endpoint direction
                                   (0961) ;                X contains the endpoint number
                                   (0962) ;
                                   (0963) ;  RETURNS:
                                   (0964) ;
                                   (0965) ;  SIDE EFFECTS:  The A REGISTER IS VOLATILE.  X REGISTER IS MAINTAINED!
                                   (0966) ;
                                   (0967) ;  THEORY of OPERATION or PROCEDURE:
                                   (0968) ;
                                   (0969) ;-----------------------------------------------------------------------------
                                   (0970) ConfigureEP:
05D5: 39 7F    CMP   A,127         (0971)     CMP     A, USB_DIR_UNUSED          ; Is this endpoint unused?
05D7: B0 02    JNZ   0x05DA        (0972)     JNZ     .enable                    ; Only enable it if it is used
05D9: 7F       RET                 (0973)     RET                                ; Quick exit if this endpoint is unused
                                   (0974) 
                                   (0975) ; Jump here to enable an endpoint
                                   (0976) .enable:
05DA: 08       PUSH  A             (0977)     PUSH    A		                        ; Save the endpoint direction
05DB: 5B       MOV   A,X           (0978)     MOV     A, X	                      ; We are using a JACC to dispatch to enable the interrupt
05DC: 64       ASL   A             (0979)     ASL     A		                        ;  
05DD: E0 01    JACC  0x05DF        (0980)     JACC    .EP_INT_ENABLE             ;  
                                   (0981) 
                                   (0982) 
                                   (0983) .EP_INT_ENABLE:
05DF: 80 09    JMP   0x05E9        (0984)     JMP     .EP0IntEnable              ; Enable EP0
05E1: 80 0C    JMP   0x05EE        (0985)     JMP     .EP1IntEnable              ; Enable EP1
05E3: 80 0F    JMP   0x05F3        (0986)     JMP     .EP2IntEnable              ; Enable EP2
05E5: 80 12    JMP   0x05F8        (0987)     JMP     .EP3IntEnable              ; Enable EP3
05E7: 80 15    JMP   0x05FD        (0988)     JMP     .EP4IntEnable              ; Enable EP4
                                   (0989) 
                                   (0990) ; Jump here to enable EP0 Interrupts
                                   (0991) .EP0IntEnable:
05E9: 43 DF 04 OR    REG[223],4    (0992)     M8C_EnableIntMask USBFS_1_INT_REG, USBFS_1_INT_EP0_MASK
                                   (0993) ;    JMP   .exit2
05EC: 80 15    JMP   0x0602        (0994)     JMP   .cont
                                   (0995) .EP1IntEnable:
05EE: 43 DF 08 OR    REG[223],8    (0996)     M8C_EnableIntMask USBFS_1_INT_REG, USBFS_1_INT_EP1_MASK
05F1: 80 10    JMP   0x0602        (0997)     JMP   .cont
                                   (0998) .EP2IntEnable:
05F3: 43 DF 10 OR    REG[223],16   (0999)     M8C_EnableIntMask USBFS_1_INT_REG, USBFS_1_INT_EP2_MASK
05F6: 80 0B    JMP   0x0602        (1000)     JMP   .cont
                                   (1001) .EP3IntEnable:
05F8: 43 DF 20 OR    REG[223],32   (1002)     M8C_EnableIntMask USBFS_1_INT_REG, USBFS_1_INT_EP3_MASK
05FB: 80 06    JMP   0x0602        (1003)     JMP   .cont
                                   (1004) .EP4IntEnable:
05FD: 43 DF 40 OR    REG[223],64   (1005)     M8C_EnableIntMask USBFS_1_INT_REG, USBFS_1_INT_EP4_MASK  
0600: 80 01    JMP   0x0602        (1006) 	JMP   .cont
                                   (1007) 
                                   (1008) ; Jump or flow here to continue configuring the endpoint    
                                   (1009) ;.contEP0:
                                   (1010) ;    POP   A                           ; Get the endpoint direction back
                                   (1011) ;    AND   A, USB_DIR_IN               ; Is it an IN endpoint?
                                   (1012) ;    JNZ   .inEP0                      ; Jump on IN
                                   (1013) ; Flow here for an OUT Endpoint
                                   (1014) ;    MOV   [USBFS_1_TempMode], USB_MODE_NAK_OUT ; NAK the endpoint
                                   (1015) ;    JMP   .exit2
                                   (1016) ; Jump here for an IN Endpoint
                                   (1017) ;.inEP0:
                                   (1018) ;    MOV   [USBFS_1_TempMode], USB_MODE_NAK_IN ; NAK the endpoint
                                   (1019) ;	JMP   .exit2
                                   (1020) .cont:
0602: 5B       MOV   A,X           (1021)     MOV     A, X	                      ; Get the endpoint number from X
0603: F6 01    INDEX 0x0C06        (1022)     INDEX   USBFS_1_USB_EP_BIT_LOOKUP	 ; Find bit position for endpoint
0605: 31 FF    XOR   A,255         (1023)     XOR     A, FFh
0607: 24 1D    AND   [29],A        (1024)     AND     [USBFS_1_EPDataToggle], A ; Clear the data toggle for this endpoint
                                   (1025) 
                                   (1026) ; if endpoint 0 set EP0MODE
                                   (1027) ; then exit
                                   (1028) ;    MOV     A, X	                     ; Get the endpoint number from X
                                   (1029) ;    CMP     A, EP0	                   ; Is this endpoint zero?
                                   (1030) ;    JNZ     .enable                   ; Only enable it if it is used
                                   (1031) 
0609: 71 10    OR    F,16          (1032)     M8C_SetBank1
060B: 18       POP   A             (1033)     POP   A                            ; Get the endpoint direction back
060C: 21 80    AND   A,128         (1034)     AND   A, USB_DIR_IN                ; Is it an IN endpoint?
060E: B0 09    JNZ   0x0618        (1035)     JNZ   .in                          ; Jump on IN
                                   (1036) ; Flow here for an OUT Endpoint
0610: 63 C3 08 MOV   REG[X+195],8  (1037)     MOV   REG[X+USBFS_1_EP1MODE-1], USB_MODE_NAK_OUT ; NAK the endpoint
0613: 56 22 00 MOV   [X+34],0      (1038)     MOV   [X+USBFS_1_EndpointAPIStatus], NO_EVENT_PENDING ; For the API
0616: 80 04    JMP   0x061B        (1039)     JMP   .exit1
                                   (1040) ; Jump here for an IN Endpoint
                                   (1041) .in:
0618: 63 C3 0C MOV   REG[X+195],12 (1042)     MOV   REG[X+USBFS_1_EP1MODE-1], USB_MODE_NAK_IN ; NAK the endpoint
                                   (1043) ; Jump or flow here to set the API event and exit    
                                   (1044) .exit1:
061B: 70 EF    AND   F,239         (1045) 	M8C_SetBank0
                                   (1046) .exit2:
                                   (1047) ;    MOV   [X+USBFS_1_EPDataToggle], 0  ; Clear all EP data toggles?  Is this right?
061D: 56 22 01 MOV   [X+34],1      (1048)     MOV   [X+USBFS_1_EndpointAPIStatus], EVENT_PENDING ; For the API
0620: 7F       RET                 (1049)     RET
                                   (1050) 
                                   (1051) ;-----------------------------------------------------------------------------
                                   (1052) ;  USB 2nd Tier Dispactch Jump Tables for Standard Requests (based on bRequest)
                                   (1053) ;-----------------------------------------------------------------------------
                                   (1054) ;  FUNCTION NAME: ;  USB 2nd Tier Dispactch Jump Table
                                   (1055) ;
                                   (1056) ;  DESCRIPTION:   The following tables dispatch to the Standard request handler
                                   (1057) ;                 functions.  (Assumes bmRequestType(5:6) is 0, Standard)
                                   (1058) ;
                                   (1059) ;-----------------------------------------------------------------------------
                                   (1060) ;
                                   (1061) ;  ARGUMENTS:
                                   (1062) ;
                                   (1063) ;  RETURNS:
                                   (1064) ;
                                   (1065) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (1066) ;
                                   (1067) ;  THEORY of OPERATION or PROCEDURE:
                                   (1068) ;
                                   (1069) ;-----------------------------------------------------------------------------
                                   (1070) USBFS_1_DT_d2h_std_dev:
                                   (1071) ;-----------------------------------------------------------------------------
                                   (1072) 
0621: 8E 23    JMP   0x0445        (1073)     jmp     USBFS_1_CB_d2h_std_dev_00
0623: 8E 11    JMP   0x0435        (1074)     jmp     USBFS_1_CB_d2h_std_dev_01
0625: 8E 0F    JMP   0x0435        (1075)     jmp     USBFS_1_CB_d2h_std_dev_02
0627: 8E 0D    JMP   0x0435        (1076)     jmp     USBFS_1_CB_d2h_std_dev_03
0629: 8E 0B    JMP   0x0435        (1077)     jmp     USBFS_1_CB_d2h_std_dev_04
062B: 8E 09    JMP   0x0435        (1078)     jmp     USBFS_1_CB_d2h_std_dev_05
062D: 8E 26    JMP   0x0454        (1079)     jmp     USBFS_1_CB_d2h_std_dev_06
062F: 8E 05    JMP   0x0435        (1080)     jmp     USBFS_1_CB_d2h_std_dev_07
0631: 8E 80    JMP   0x04B2        (1081)     jmp     USBFS_1_CB_d2h_std_dev_08
                                   (1082) 
                                   (1083) USBFS_1_DT_d2h_std_dev_End:
                                   (1084) USBFS_1_DT_d2h_std_dev_Size: equ (USBFS_1_DT_d2h_std_dev_End-USBFS_1_DT_d2h_std_dev) / 2
                                   (1085) USBFS_1_DT_d2h_std_dev_Dispatch::
0633: 5D 59    MOV   A,REG[89]     (1086)     MOV    A, REG[USBFS_1_EP0DATA + bRequest]
0635: 39 09    CMP   A,9
0637: D0 04    JNC   0x063C        (1087)     DISPATCHER USBFS_1_DT_d2h_std_dev, USBFS_1_DT_d2h_std_dev_Size, USBFS_1_Not_Supported 
0639: 64       ASL   A
063A: EF E6    JACC  0x0621
063C: 8D F8    JMP   0x0435
                                   (1088) 
                                   (1089) ;-----------------------------------------------------------------------------
                                   (1090) USBFS_1_DT_h2d_std_dev:
                                   (1091) ;-----------------------------------------------------------------------------
                                   (1092) 
063E: 8D F6    JMP   0x0435        (1093)     jmp     USBFS_1_CB_h2d_std_dev_00
0640: 8E 7A    JMP   0x04BB        (1094)     jmp     USBFS_1_CB_h2d_std_dev_01
0642: 8D F2    JMP   0x0435        (1095)     jmp     USBFS_1_CB_h2d_std_dev_02
0644: 8E 81    JMP   0x04C6        (1096)     jmp     USBFS_1_CB_h2d_std_dev_03
0646: 8D EE    JMP   0x0435        (1097)     jmp     USBFS_1_CB_h2d_std_dev_04
0648: 8E 92    JMP   0x04DB        (1098)     jmp     USBFS_1_CB_h2d_std_dev_05
064A: 8D EA    JMP   0x0435        (1099)     jmp     USBFS_1_CB_h2d_std_dev_06
064C: 8D E8    JMP   0x0435        (1100)     jmp     USBFS_1_CB_h2d_std_dev_07
064E: 8D E6    JMP   0x0435        (1101)     jmp     USBFS_1_CB_h2d_std_dev_08
0650: 8E 93    JMP   0x04E4        (1102)     jmp     USBFS_1_CB_h2d_std_dev_09
                                   (1103) 
                                   (1104) USBFS_1_DT_h2d_std_dev_End:
                                   (1105) USBFS_1_DT_h2d_std_dev_Size: equ (USBFS_1_DT_h2d_std_dev_End-USBFS_1_DT_h2d_std_dev) / 2
                                   (1106) USBFS_1_DT_h2d_std_dev_Dispatch::
                                   (1107) 
0652: 5D 59    MOV   A,REG[89]     (1108)     MOV     A, REG[USBFS_1_EP0DATA + bRequest]
0654: 39 0A    CMP   A,10
0656: D0 04    JNC   0x065B        (1109)     DISPATCHER USBFS_1_DT_h2d_std_dev, USBFS_1_DT_h2d_std_dev_Size, USBFS_1_Not_Supported 
0658: 64       ASL   A
0659: EF E4    JACC  0x063E
065B: 8D D9    JMP   0x0435
                                   (1110) 
                                   (1111) 
                                   (1112) ;-----------------------------------------------------------------------------
                                   (1113) USBFS_1_DT_d2h_std_ifc:
                                   (1114) ;-----------------------------------------------------------------------------
                                   (1115) 
065D: 8E E0    JMP   0x053E        (1116)     jmp     USBFS_1_CB_d2h_std_ifc_00
065F: 8D D5    JMP   0x0435        (1117)     jmp     USBFS_1_CB_d2h_std_ifc_01
0661: 8D D3    JMP   0x0435        (1118)     jmp     USBFS_1_CB_d2h_std_ifc_02
0663: 8D D1    JMP   0x0435        (1119)     jmp     USBFS_1_CB_d2h_std_ifc_03
0665: 8D CF    JMP   0x0435        (1120)     jmp     USBFS_1_CB_d2h_std_ifc_04
0667: 8D CD    JMP   0x0435        (1121)     jmp     USBFS_1_CB_d2h_std_ifc_05
0669: 84 08    JMP   0x0A72        (1122)     jmp     USBFS_1_CB_d2h_std_ifc_06
066B: 8D C9    JMP   0x0435        (1123)     jmp     USBFS_1_CB_d2h_std_ifc_07
066D: 8D C7    JMP   0x0435        (1124)     jmp     USBFS_1_CB_d2h_std_ifc_08
066F: 8D C5    JMP   0x0435        (1125)     jmp     USBFS_1_CB_d2h_std_ifc_09
0671: 8E E4    JMP   0x0556        (1126)     jmp     USBFS_1_CB_d2h_std_ifc_10
                                   (1127) 
                                   (1128) USBFS_1_DT_d2h_std_ifc_End:
                                   (1129) USBFS_1_DT_d2h_std_ifc_Size: equ (USBFS_1_DT_d2h_std_ifc_End-USBFS_1_DT_d2h_std_ifc) / 2
                                   (1130) USBFS_1_DT_d2h_std_ifc_Dispatch::
0673: 3C 02 00 CMP   [2],0         (1131)     CMP     [USBFS_1_Configuration], 0 ; Is the device configured?
0676: B0 03    JNZ   0x067A        (1132)     JNZ     .configured                ; Jump on configured
0678: 8D BC    JMP   0x0435        (1133)     JMP    _USBFS_1_Not_Supported      ; Stall the request if not configured
                                   (1134) ; Jump here if the device is configured
                                   (1135) .configured:
067A: 5D 59    MOV   A,REG[89]     (1136)     MOV     A, REG[USBFS_1_EP0DATA + bRequest]
067C: 39 0B    CMP   A,11
067E: D0 04    JNC   0x0683        (1137)     DISPATCHER USBFS_1_DT_d2h_std_ifc, USBFS_1_DT_d2h_std_ifc_Size, USBFS_1_Not_Supported 
0680: 64       ASL   A
0681: EF DB    JACC  0x065D
0683: 8D B1    JMP   0x0435
                                   (1138) 
                                   (1139) ;-----------------------------------------------------------------------------
                                   (1140) USBFS_1_DT_h2d_std_ifc:
                                   (1141) ;-----------------------------------------------------------------------------
                                   (1142) 
0685: 8D AF    JMP   0x0435        (1143)     jmp     USBFS_1_CB_h2d_std_ifc_00
                                   (1144) 
                                   (1145) USBFS_1_DT_h2d_std_ifc_End:
                                   (1146) USBFS_1_DT_h2d_std_ifc_Size: equ (USBFS_1_DT_h2d_std_ifc_End-USBFS_1_DT_h2d_std_ifc) / 2
                                   (1147) USBFS_1_DT_h2d_std_ifc_Dispatch::
0687: 3C 02 00 CMP   [2],0         (1148)     CMP     [USBFS_1_Configuration], 0 ; Is the device configured?
068A: B0 03    JNZ   0x068E        (1149)     JNZ     .configured                ; Jump on configured
068C: 8D A8    JMP   0x0435        (1150)     JMP    _USBFS_1_Not_Supported      ; Stall the request if not configured
                                   (1151) ; Jump here if the device is configured
                                   (1152) .configured:
068E: 5D 59    MOV   A,REG[89]     (1153)     MOV     A, REG[USBFS_1_EP0DATA + bRequest]
0690: 39 01    CMP   A,1
                                   (1154)     
                                   (1155)    ;---------------------------------------------------
                                   (1156)    ;@PSoC_UserCode_BODY_2@ (Do not change this line.)
                                   (1157)    ;---------------------------------------------------
                                   (1158)    ; Add your custom Interface change logic below
                                   (1159)    ;---------------------------------------------------    
                                   (1160)     
                                   (1161)    ;---------------------------------------------------
                                   (1162)    ; Insert your custom code above this banner
                                   (1163)    ;---------------------------------------------------
                                   (1164)    ;@PSoC_UserCode_END@ (Do not change this line.)    
                                   (1165) 
0692: D0 04    JNC   0x0697        (1166)     DISPATCHER USBFS_1_DT_h2d_std_ifc, USBFS_1_DT_h2d_std_ifc_Size, USBFS_1_Not_Supported 
0694: 64       ASL   A
0695: EF EF    JACC  0x0685
0697: 8D 9D    JMP   0x0435
                                   (1167) 
                                   (1168) ;-----------------------------------------------------------------------------
                                   (1169) USBFS_1_DT_d2h_std_ep:
                                   (1170) ;-----------------------------------------------------------------------------
0699: 8E D0    JMP   0x056A        (1171)     jmp     USBFS_1_CB_d2h_std_ep_00
                                   (1172) 
                                   (1173) USBFS_1_DT_d2h_std_ep_End:
                                   (1174) USBFS_1_DT_d2h_std_ep_Size: equ (USBFS_1_DT_d2h_std_ep_End-USBFS_1_DT_d2h_std_ep) / 2
                                   (1175) USBFS_1_DT_d2h_std_ep_Dispatch::
069B: 3C 02 00 CMP   [2],0         (1176)     CMP     [USBFS_1_Configuration], 0 ; Is the device configured?
069E: B0 0D    JNZ   0x06AC        (1177)     JNZ     .configured                ; Jump on configured
                                   (1178) 
06A0: 5D 5D    MOV   A,REG[93]     (1179)     MOV     A, REG[USBFS_1_EP0DATA + wIndexHi] ; Is the request for EP0?
06A2: 53 1F    MOV   [31],A        (1180)     MOV     [USBFS_1_t2], A            ; Use the UM temp var--Selector
06A4: 5D 5C    MOV   A,REG[92]     (1181)     MOV     A, REG[USBFS_1_EP0DATA + wIndexLo] ;
06A6: 2C 1F    OR    [31],A        (1182)     OR      [USBFS_1_t2], A            ; Use the UM temp var--Selector
06A8: A0 03    JZ    0x06AC        (1183)     JZ      .ep0_request
                                   (1184) 
06AA: 8D 8A    JMP   0x0435        (1185)     JMP    _USBFS_1_Not_Supported      ; Stall the request if not configured
                                   (1186) ; Jump here if the device is configured or EP0 request
                                   (1187) .configured:
                                   (1188) .ep0_request:
06AC: 5D 59    MOV   A,REG[89]     (1189)     MOV     A, REG[USBFS_1_EP0DATA + bRequest]
06AE: 39 01    CMP   A,1
06B0: D0 04    JNC   0x06B5        (1190)     DISPATCHER USBFS_1_DT_d2h_std_ep, USBFS_1_DT_d2h_std_ep_Size, USBFS_1_Not_Supported 
06B2: 64       ASL   A
06B3: EF E5    JACC  0x0699
06B5: 8D 7F    JMP   0x0435
                                   (1191) 
                                   (1192) 
                                   (1193) ;-----------------------------------------------------------------------------
                                   (1194) USBFS_1_DT_h2d_std_ep:
                                   (1195) ;-----------------------------------------------------------------------------
06B7: 8D 7D    JMP   0x0435        (1196)     jmp     USBFS_1_CB_h2d_std_ep_00
06B9: 8E C9    JMP   0x0583        (1197)     jmp     USBFS_1_CB_h2d_std_ep_01
06BB: 8D 79    JMP   0x0435        (1198)     jmp     USBFS_1_CB_h2d_std_ep_02
06BD: 8E EE    JMP   0x05AC        (1199)     jmp     USBFS_1_CB_h2d_std_ep_03
                                   (1200) 
                                   (1201) USBFS_1_DT_h2d_std_ep_End:
                                   (1202) USBFS_1_DT_h2d_std_ep_Size: equ (USBFS_1_DT_h2d_std_ep_End-USBFS_1_DT_h2d_std_ep) / 2
                                   (1203) USBFS_1_DT_h2d_std_ep_Dispatch::
06BF: 3C 02 00 CMP   [2],0         (1204)     CMP     [USBFS_1_Configuration], 0 ; Is the device configured?
06C2: B0 0D    JNZ   0x06D0        (1205)     JNZ     .configured                ; Jump on configured
                                   (1206) 
06C4: 5D 5D    MOV   A,REG[93]     (1207)     MOV     A, REG[USBFS_1_EP0DATA + wIndexHi] ; Is the request for EP0?
06C6: 53 1F    MOV   [31],A        (1208)     MOV     [USBFS_1_t2], A            ; Use the UM temp var--Selector
06C8: 5D 5C    MOV   A,REG[92]     (1209)     MOV     A, REG[USBFS_1_EP0DATA + wIndexLo] ;
06CA: 2C 1F    OR    [31],A        (1210)     OR      [USBFS_1_t2], A            ; Use the UM temp var--Selector
06CC: A0 03    JZ    0x06D0        (1211)     JZ      .ep0_request
                                   (1212) 
06CE: 8D 66    JMP   0x0435        (1213)     JMP    _USBFS_1_Not_Supported      ; Stall the request if not configured
                                   (1214) ; Jump here if the device is configured or EP0 request
                                   (1215) .configured:
                                   (1216) .ep0_request:
06D0: 5D 59    MOV   A,REG[89]     (1217)     MOV     A, REG[USBFS_1_EP0DATA + bRequest]
06D2: 39 04    CMP   A,4
06D4: D0 04    JNC   0x06D9        (1218)     DISPATCHER USBFS_1_DT_h2d_std_ep, USBFS_1_DT_h2d_std_ep_Size, USBFS_1_Not_Supported 
06D6: 64       ASL   A
06D7: EF DF    JACC  0x06B7
06D9: 8D 5B    JMP   0x0435
                                   (1219) 
                                   (1220) USBFS_1_GetTableEntry_Local_Std:
06DB: 7D 08 79 LJMP  0x0879        (1221)     LJMP    USBFS_1_GetTableEntry
                                   (1222) 
                                   (1223) USBFS_1_NoDataStageControlTransfer_Local_Std:
06DE: 7D 07 7E LJMP  0x077E        (1224)     LJMP    USBFS_1_NoDataStageControlTransfer

FILE: lib\usbfs_1_drv.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: USBFS_1_drv.asm
                                   (0004) ;;  Version: 1.1, Updated on 2006/06/19 at 11:41:37
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: USB Device User Module control endpoint driver
                                   (0008) ;;               for the CY8C24090 and CY7C64215 family of devices
                                   (0009) ;;
                                   (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                   (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                   (0012) ;;        This means it is the caller's responsibility to preserve any values
                                   (0013) ;;        in the X and A registers that are still needed after the API functions
                                   (0014) ;;        returns. For Large Memory Model devices it is also the caller's
                                   (0015) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and
                                   (0016) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                   (0017) ;;        now, there is no guarantee that will remain the case in future releases.
                                   (0018) ;;-----------------------------------------------------------------------------
                                   (0019) ;;  Copyright (c) Cypress Semiconductor 2005. All Rights Reserved.
                                   (0020) ;;*****************************************************************************
                                   (0021) ;;*****************************************************************************
                                   (0022) 
                                   (0023) include "m8c.inc"
                                   (0024) include "memory.inc"
                                   (0025) include "USBFS_1_macros.inc"
                                   (0026) include "USBFS_1.inc"
                                   (0027) 
                                   (0028) ;-----------------------------------------------
                                   (0029) ;  Global Symbols
                                   (0030) ;-----------------------------------------------
                                   (0031) export _USBFS_1_EP0_ISR
                                   (0032) export  USBFS_1_InitControlRead
                                   (0033) export _USBFS_1_InitControlRead
                                   (0034) export  USBFS_1_InitControlWrite
                                   (0035) export _USBFS_1_InitControlWrite
                                   (0036) export  USBFS_1_InitNoDataStageControlTransfer
                                   (0037) export _USBFS_1_InitNoDataStageControlTransfer
                                   (0038) export  USBFS_1_NoDataStageControlTransfer
                                   (0039) 
                                   (0040) ;-----------------------------------------------
                                   (0041) ;  Macro Definitions
                                   (0042) ;-----------------------------------------------
                                   (0043) 
                                   (0044) ;-----------------------------------------------
                                   (0045) ;  Constant Definitions
                                   (0046) ;-----------------------------------------------
                                   (0047) 
                                   (0048) ;-----------------------------------------------
                                   (0049) ; Variable Allocation
                                   (0050) ;-----------------------------------------------
                                   (0051) AREA InterruptRAM (RAM,REL,CON)
                                   (0052) ;----------------------------------------------------------------------------
                                   (0053) ; Current Device
                                   (0054) ;----------------------------------------------------------------------------
                                   (0055) EXPORT USBFS_1_bCurrentDevice, _USBFS_1_bCurrentDevice
                                   (0056)  USBFS_1_bCurrentDevice:
                                   (0057) _USBFS_1_bCurrentDevice:                BLK   1    ;  Current Device
                                   (0058) ;----------------------------------------------------------------------------
                                   (0059) ; Current Configuration
                                   (0060) ;----------------------------------------------------------------------------
                                   (0061) EXPORT USBFS_1_Configuration, _USBFS_1_Configuration
                                   (0062)  USBFS_1_Configuration:
                                   (0063) _USBFS_1_Configuration:                 BLK   1    ;  Current Configuration
                                   (0064) ;----------------------------------------------------------------------------
                                   (0065) ; Current Device Status
                                   (0066) ;----------------------------------------------------------------------------
                                   (0067) EXPORT USBFS_1_DeviceStatus, _USBFS_1_DeviceStatus
                                   (0068)  USBFS_1_DeviceStatus:
                                   (0069) _USBFS_1_DeviceStatus:                  BLK   1    ;  Current Device Status
                                   (0070) ;----------------------------------------------------------------------------
                                   (0071) ; Interface Setting
                                   (0072) ;----------------------------------------------------------------------------
                                   (0073) ; TODO: User Module Parameter determines the number of interfaces
                                   (0074) EXPORT USBFS_1_InterfaceSetting, _USBFS_1_InterfaceSetting
                                   (0075)  USBFS_1_InterfaceSetting:
                                   (0076) _USBFS_1_InterfaceSetting:              BLK   1h    ; Interface Setting
                                   (0077) ;----------------------------------------------------------------------------
                                   (0078) ; Endpoint Status--USB Status
                                   (0079) ;----------------------------------------------------------------------------
                                   (0080) EXPORT USBFS_1_EndpointStatus, _USBFS_1_EndpointStatus
                                   (0081)  USBFS_1_EndpointStatus:
                                   (0082) _USBFS_1_EndpointStatus:                BLK   USB_NUM_ENDPOINTS    ; Endpoint Status
                                   (0083) ;----------------------------------------------------------------------------
                                   (0084) ; Last Packet Size
                                   (0085) ;----------------------------------------------------------------------------
                                   (0086) EXPORT USBFS_1_LastSize
                                   (0087)  USBFS_1_LastSize:                      BLK   1    ; Last Packet Size
                                   (0088) ;----------------------------------------------------------------------------
                                   (0089) ; Control Transfer State Machine
                                   (0090) ; State values for Control Write
                                   (0091) ; State values for Control Read
                                   (0092) ;----------------------------------------------------------------------------
                                   (0093) EXPORT USBFS_1_TransferType
                                   (0094)  USBFS_1_TransferType:                  BLK   1    ; Control Transfer State Machine
                                   (0095) ;----------------------------------------------------------------------------
                                   (0096) ; Control Transfer Intermediate Buffer--Shared among the requests
                                   (0097) ;----------------------------------------------------------------------------
                                   (0098) EXPORT USBFS_1_TransferBuffer
                                   (0099)  USBFS_1_TransferBuffer:                BLK   8
                                   (0100) ;----------------------------------------------------------------------------
                                   (0101) ; Transfer Descriptor Data for Control Transfer
                                   (0102) ;  --The following data have the same format as the first 5 bytes of the TD_ENTRY
                                   (0103) ;----------------------------------------------------------------------------
                                   (0104) ; Control Transfer Data Source
                                   (0105) ;   USB_DS_ROM
                                   (0106) ;   USB_DS_RAM
                                   (0107) ;   USB_DS_RAM_AS_NEEDED
                                   (0108) ;----------------------------------------------------------------------------
                                   (0109) EXPORT USBFS_1_CurrentTD, _USBFS_1_CurrentTD
                                   (0110) _USBFS_1_CurrentTD:
                                   (0111)  USBFS_1_CurrentTD:
                                   (0112) EXPORT USBFS_1_DataSource, _USBFS_1_DataSource
                                   (0113) _USBFS_1_DataSource:
                                   (0114)  USBFS_1_DataSource:                    BLK   1
                                   (0115) ;----------------------------------------------------------------------------
                                   (0116) ; Control Transfer Data Size
                                   (0117) ;----------------------------------------------------------------------------
                                   (0118) EXPORT USBFS_1_TransferSize, _USBFS_1_TransferSize
                                   (0119) _USBFS_1_TransferSize:
                                   (0120)  USBFS_1_TransferSize:                  BLK   2
                                   (0121) ;----------------------------------------------------------------------------
                                   (0122) ; Control Transfer Data Pointer
                                   (0123) ;   Source for Control Read
                                   (0124) ;   Destination for Control Write
                                   (0125) ;----------------------------------------------------------------------------
                                   (0126) EXPORT USBFS_1_DataPtr, _USBFS_1_DataPtr
                                   (0127) _USBFS_1_DataPtr:
                                   (0128)  USBFS_1_DataPtr:                       BLK   2
                                   (0129) ;----------------------------------------------------------------------------
                                   (0130) ; Transfer Completion Notification
                                   (0131) ;----------------------------------------------------------------------------
                                   (0132) EXPORT USBFS_1_StatusBlockPtr, _USBFS_1_StatusBlockPtr
                                   (0133) _USBFS_1_StatusBlockPtr:
                                   (0134)  USBFS_1_StatusBlockPtr:                BLK   2
                                   (0135) 
                                   (0136) ;----------------------------------------------------------------------------
                                   (0137) ; Control Transfer _TransferByteCount (Actually transfered
                                   (0138) ;----------------------------------------------------------------------------
                                   (0139)  USBFS_1_TransferByteCount:             BLK   2
                                   (0140) 
                                   (0141) ;----------------------------------------------------------------------------
                                   (0142) ; Control Endpoint Data toggle
                                   (0143) EXPORT USBFS_1_EPDataToggle, _USBFS_1_EPDataToggle
                                   (0144)  _USBFS_1_EPDataToggle:
                                   (0145)  USBFS_1_EPDataToggle:
                                   (0146)  USBFS_1_EP0DataToggle:                 BLK   1
                                   (0147) ;----------------------------------------------------------------------------
                                   (0148) ; Control Endpoint Data Pending Flag
                                   (0149) EXPORT USBFS_1_fDataPending
                                   (0150)  USBFS_1_fDataPending:                  BLK   1
                                   (0151) ;----------------------------------------------------------------------------
                                   (0152) ; Control Endpoint Data Pending Flag
                                   (0153) ;EXPORT USBFS_1_PendingData
                                   (0154) ; USBFS_1_PendingData:                  BLK   1
                                   (0155) ;----------------------------------------------------------------------------
                                   (0156) ; Temporary Data registers
                                   (0157) EXPORT USBFS_1_t2, USBFS_1_t1, USBFS_1_t0
                                   (0158)  USBFS_1_t2:                            BLK   1    ; Temporary shared by the UM
                                   (0159)  USBFS_1_t1:                            BLK   1    ; Temporary shared by the UM
                                   (0160)  USBFS_1_t0:                            BLK   1    ; Temporary shared by the UM
                                   (0161) 
                                   (0162) ;EXPORT USBFS_1_IntState
                                   (0163) ; USBFS_1_IntState:                     BLK  1
                                   (0164) ;EXPORT USBFS_1_StackPointer
                                   (0165) ; USBFS_1_StackPointer:                 BLK  1
                                   (0166) ;EXPORT USBFS_1_TempMode
                                   (0167) ; USBFS_1_TempMode:                     BLK 1
                                   (0168) ;----------------------------------------------------------------------------
                                   (0169) ; Endpoint Transfer--API Status
                                   (0170) ;----------------------------------------------------------------------------
                                   (0171) EXPORT USBFS_1_EndpointAPIStatus, _USBFS_1_EndpointAPIStatus
                                   (0172)  USBFS_1_EndpointAPIStatus:
                                   (0173) _USBFS_1_EndpointAPIStatus:             BLK   USB_NUM_ENDPOINTS    ; Endpoint Status
                                   (0174) 
                                   (0175) IF 1
                                   (0176) ELSE
                                   (0177) ERROR_RUN_USB_WIZARD
                                   (0178) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                   (0179) ; In order for the USB User Module to compile properly the USB Wizard must be run.
                                   (0180) ; To do this navigate back to the Device Editor Window, right click on the icon for the
                                   (0181) ; USB User Module and select the 'USB Setup Wizard...'.  Configure the device as needed
                                   (0182) ; and then click OK.  Re-generate source before compiling again.
                                   (0183) ; For HID devices it is important that all instances of HID Class Descriptors point to a valid
                                   (0184) ; HID report.
                                   (0185) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                   (0186) ENDIF
                                   (0187) 
                                   (0188) AREA UserModules (ROM, REL)
                                   (0189) ;-----------------------------------------------------------------------------
                                   (0190) ;  FUNCTION NAME: USBFS_1_EP0_ISR
                                   (0191) 
                                   (0192) ;
                                   (0193) ;  DESCRIPTION:   The EPO ISR serves the control endpoint interrupts and
                                   (0194) ;                 dispaches all SETUP, IN, and OUT transfers to the proper
                                   (0195) ;                 dispatch routines for all supported USB requests.
                                   (0196) ;
                                   (0197) ;-----------------------------------------------------------------------------
                                   (0198) ;
                                   (0199) ;  ARGUMENTS:   n/a
                                   (0200) ;
                                   (0201) ;  RETURNS:     n/a
                                   (0202) ;
                                   (0203) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0204) ;
                                   (0205) ;  THEORY of OPERATION or PROCEDURE:
                                   (0206) ;
                                   (0207) ;-----------------------------------------------------------------------------
                                   (0208)  USBFS_1_EP0_ISR:
                                   (0209) _USBFS_1_EP0_ISR:
06E1: 08       PUSH  A             (0210)         push A
06E2: 10       PUSH  X             (0211)         push X
06E3: 5D D5    MOV   A,REG[213]
06E5: 08       PUSH  A             (0212)     REG_PRESERVE MVW_PP
06E6: 5D D4    MOV   A,REG[212]
06E8: 08       PUSH  A             (0213)     REG_PRESERVE MVR_PP
                                   (0214) 
06E9: 62 D5 00 MOV   REG[213],0    (0215)     RAM_SETPAGE_MVW 0
06EC: 62 D4 00 MOV   REG[212],0    (0216)     RAM_SETPAGE_MVR 0
                                   (0217) 
                                   (0218)     ; Dispatch to setup/in/out handlers
06EF: 5D 56    MOV   A,REG[86]     (0219)     MOV  A, reg[USBFS_1_EP0MODE]        ; Get the mode reg
                                   (0220) 
                                   (0221)  ;   MOV  [USBFS_1_TempMode], USB_MODE_NAK_IN_OUT
                                   (0222)  ;   MOV  reg[USBFS_1_EP0MODE], USB_MODE_NAK_IN_OUT
                                   (0223)     ; MSB is the SETUP bit, followed by IN, then OUT
06F1: 64       ASL   A             (0224)     ASL  A                              ; Shift to the carry and jump if SETUP bit set
06F2: C0 17    JC    0x070A        (0225)     JC   USBFS_1_EP0_Setup
                                   (0226) 
06F4: 64       ASL   A             (0227)     ASL  A                              ; Shift to the carry and jump if IN bit set
06F5: C0 34    JC    0x072A        (0228)     JC   USBFS_1_EP0_IN
                                   (0229) 
06F7: 64       ASL   A             (0230)     ASL  A                              ; Shift to the carry and jump if OUT bit set
06F8: C0 3D    JC    0x0736        (0231)     JC   USBFS_1_EP0_OUT
                                   (0232) 
06FA: 82 5B    JMP   0x0956        (0233)     JMP    USBFS_1_Not_Supported_Local_Drv
                                   (0234) 
                                   (0235) ; ISR Exit Point to update the mode register
                                   (0236) ;   mode and count have been pushed onto the stack
                                   (0237) EXPORT USBFS_1_EP0_UPD_MODE_EXIT
                                   (0238) USBFS_1_EP0_UPD_MODE_EXIT:
                                   (0239) 
06FC: 60 57    MOV   REG[87],A     (0240)     MOV    REG[USBFS_1_EP0CNT], A      ; Update the count
06FE: 5B       MOV   A,X           (0241)     MOV    A, X                        ; Get the new mode
06FF: 60 56    MOV   REG[86],A     (0242)     MOV    REG[USBFS_1_EP0MODE], A     ; Update the node
0701: 18       POP   A
                                   (0243) 
                                   (0244) ; Common Exit Point
                                   (0245) USBFS_1_EP0_ISR_EXIT:
0702: 60 D4    MOV   REG[212],A    (0246)     REG_RESTORE MVR_PP
0704: 18       POP   A
0705: 60 D5    MOV   REG[213],A    (0247)     REG_RESTORE MVW_PP
0707: 20       POP   X             (0248)     POP  X                              ;
                                   (0249) ;       MOV  A, [USBFS_1_TempMode]
                                   (0250) ;       MOV  reg[USBFS_1_EP0MODE], A
0708: 18       POP   A             (0251)     POP  A                              ; Restore Context
0709: 7E       RETI                (0252)     RETI
                                   (0253) 
                                   (0254) 
                                   (0255) ;-----------------------------------------------------------------------------
                                   (0256) ;  FUNCTION NAME: USBFS_1_EP0_Setup
                                   (0257) ;
                                   (0258) ;  DESCRIPTION:   Dispatch a USB SETUP
                                   (0259) ;
                                   (0260) ;-----------------------------------------------------------------------------
                                   (0261)  USBFS_1_EP0_Setup:
                                   (0262) _USBFS_1_EP0_Setup:
                                   (0263) ; Check the byte count and validity.  All SETUP are 8 bytes and 0 toggle
070A: 08       PUSH  A             (0264)     PUSH    A                          ; Save the mode register
070B: 50 02    MOV   A,2           (0265)     MOV     A, USB_XFER_PREMATURE      ; Return a Premature Completion?
070D: 91 D7    CALL  0x08E6        (0266)     CALL    USBFS_1_UpdateStatusBlock
070F: 18       POP   A             (0267)     POP     A                          ; Restore the mode register
0710: 5D 57    MOV   A,REG[87]     (0268)     MOV    A, REG[USBFS_1_EP0CNT]            ; Get the count reg
0712: 39 4A    CMP   A,74          (0269)     CMP    A, (USB_CNT_VALID | 0x0A)
0714: A0 03    JZ    0x0718        (0270)     JZ      .dispatch
                                   (0271) 
0716: 82 3F    JMP   0x0956        (0272)     JMP    USBFS_1_Not_Supported_Local_Drv
                                   (0273) 
                                   (0274) 
                                   (0275) ;-----------------------------------------------------------------------------
                                   (0276) ; Jump here to dispatch the request
                                   (0277) ; The SETUP request is encoded in [bmRequestType]. Among the 8 bits in [bmRequestType], only bits
                                   (0278) ; 7,6,5,1,0 determine what the request is. Bits [2:4] are default to zero. The below code
                                   (0279) ; re-organizes [bmRequestType] to the following format:
                                   (0280) ; ( Zero, Zero, Bit7, Bit6, Bit5, Bit1, Bit0, Zero ), and depending on the value of this
                                   (0281) ; "re-organization", the firmware will jump to an appropriate table to handle the request.
                                   (0282) ;-----------------------------------------------------------------------------
                                   (0283) .dispatch:
0718: 5D 58    MOV   A,REG[88]     (0284)     MOV     A, REG[USBFS_1_EP0DATA+bmRequestType]   ; Get bmRequestType
071A: 21 E3    AND   A,227         (0285)     AND     A, E3h                           ; clear bits 4-3-2, these unused for our purposes
071C: 08       PUSH  A             (0286)     PUSH    A                                ; store value on the stack
071D: 67       ASR   A             (0287)     ASR     A                                ; move bits 7-6-5 into 4-3-2's place
071E: 67       ASR   A             (0288)     ASR     A                                ; "asr" instruction shift all bits one place to the right.
071F: 67       ASR   A             (0289)     ASR     A                                ; Bit7 remains the same.
0720: 53 1F    MOV   [31],A        (0290)     MOV     [USBFS_1_t2], A                  ; store shifted value
0722: 18       POP   A             (0291)     POP     A                                ; get original value
0723: 2A 1F    OR    A,[31]        (0292)     OR      A, [USBFS_1_t2]                  ; or the two to get the 5-bit field
0725: 21 1F    AND   A,31          (0293)     AND     A, 1Fh                           ; clear bits 7-6-5 (asr wraps bit7)
                                   (0294)                                              ; Bit0 is loaded with a Zero. This results in multiplying
                                   (0295)                                              ; the accumulator by 2, and the reason to mutiply it by 2
                                   (0296)                                              ; is that each "jmp" instruction in the tables is two bytes long.
                                   (0297) 
0727: 7D 09 4D LJMP  0x094D        (0298)     LJMP USBFS_1_bmRequestType_Dispatch
                                   (0299) 
                                   (0300) 
                                   (0301) ;-----------------------------------------------------------------------------
                                   (0302) ;  FUNCTION NAME: USBFS_1_EP0_IN
                                   (0303) ;
                                   (0304) ;  DESCRIPTION: Handles an IN request.  Depending on the state of the
                                   (0305) ;               enumeration sequence it decides what to do next
                                   (0306) ;
                                   (0307) ;-----------------------------------------------------------------------------
                                   (0308)  USBFS_1_EP0_IN:
                                   (0309) _USBFS_1_EP0_IN:
                                   (0310) 
072A: 51 0B    MOV   A,[11]        (0311)     MOV  A, [USBFS_1_TransferType]
                                   (0312) ;    CALL USBFS_1_ControlInDispatch
                                   (0313) ;    JMP  USBFS_1_EP0_ISR_EXIT               ; And exit
                                   (0314) USBFS_1_ControlInDispatch:
072C: E0 01    JACC  0x072E        (0315)     JACC    USBFS_1_ControlInDispatchTable
                                   (0316) USBFS_1_ControlInDispatchTable:
072E: 82 27    JMP   0x0956        (0317)     JMP     USBFS_1_Not_Supported_Local_Drv  ; USB_TRANS_STATE_IDLE
0730: 80 37    JMP   0x0768        (0318)     JMP     USBFS_1_ControlReadDataStage     ; USB_TRANS_STATE_CONTROL_READ
0732: 80 AD    JMP   0x07E0        (0319)     JMP     USBFS_1_ControlWriteStatusStage  ; USB_TRANS_STATE_CONTROL_WRITE
0734: 80 B8    JMP   0x07ED        (0320)     JMP     USBFS_1_NoDataControlStatusStage ; USB_TRANS_STATE_NO_DATA_CONTROL
                                   (0321) 
                                   (0322) 
                                   (0323) ;-----------------------------------------------------------------------------
                                   (0324) ;  FUNCTION NAME: USBFS_1_EP0_OUT
                                   (0325) ;
                                   (0326) ;  DESCRIPTION: HANDles an OUT request.  Depending on the state of the
                                   (0327) ;               enumeration sequence it decides what to do next
                                   (0328) ;
                                   (0329) ;-----------------------------------------------------------------------------
                                   (0330)  USBFS_1_EP0_OUT:
                                   (0331) _USBFS_1_EP0_OUT:
0736: 51 0B    MOV   A,[11]        (0332)     MOV     A, [USBFS_1_TransferType]
0738: E0 01    JACC  0x073A        (0333)     JACC    USBFS_1_ControlOutDispatchTable
                                   (0334) USBFS_1_ControlOutDispatchTable:
073A: 82 1B    JMP   0x0956        (0335)     JMP     USBFS_1_Not_Supported_Local_Drv  ; USB_TRANS_STATE_IDLE
073C: 80 2D    JMP   0x076A        (0336)     JMP     USBFS_1_ControlReadStatusStage   ; USB_TRANS_STATE_CONTROL_READ
073E: 80 5E    JMP   0x079D        (0337)     JMP     USBFS_1_ControlWriteDataStage    ; USB_TRANS_STATE_CONTROL_WRITE
0740: 80 C6    JMP   0x0807        (0338)     JMP     USBFS_1_NoDataControlError       ; USB_TRANS_STATE_NO_DATA_CONTROL
                                   (0339) 
                                   (0340) 
                                   (0341) ;-----------------------------------------------------------------------------
                                   (0342) ;  FUNCTION NAME: USBFS_1_InitControlRead
                                   (0343) ;
                                   (0344) ;  DESCRIPTION:   This routine initializes a control read.  It must be JUMPed to,
                                   (0345) ;                 not called.  It assumes a tranfer descriptor has been loaded
                                   (0346) ;                 into the driver USBFS_1_CurrentTD data structure.
                                   (0347) ;
                                   (0348) ;-----------------------------------------------------------------------------
                                   (0349)  USBFS_1_InitControlRead:
                                   (0350) _USBFS_1_InitControlRead:
0742: 53 0A    MOV   [10],A        (0351)     MOV     [USBFS_1_LastSize], A      ; Save the packet size?
0744: 91 B6    CALL  0x08FC        (0352)     CALL    USBFS_1_InitializeStatusBlock
0746: 55 0B 02 MOV   [11],2        (0353)     MOV     [USBFS_1_TransferType], USB_TRANS_STATE_CONTROL_READ
                                   (0354) 
                                   (0355)     ; Check the transfer size against the request size
0749: 5D 5F    MOV   A,REG[95]     (0356)     MOV    A, REG[USBFS_1_EP0DATA+wLengthHi] ; MSB of wLength
074B: 3A 15    CMP   A,[21]        (0357)     CMP    A, [USBFS_1_TransferSize]
074D: B0 07    JNZ   0x0755        (0358)     JNZ    .L1
                                   (0359) 
074F: 5D 5E    MOV   A,REG[94]     (0360)     MOV    A, REG[USBFS_1_EP0DATA+wLengthLo] ; LSB of wLength
0751: 3A 16    CMP   A,[22]        (0361)     CMP    A, [USBFS_1_TransferSize+1]
0753: A0 09    JZ    0x075D        (0362)     JZ     .L9
                                   (0363) .L1:
0755: D0 07    JNC   0x075D        (0364)     JNC    .L9
                                   (0365) ;
0757: 53 16    MOV   [22],A        (0366)     MOV    [USBFS_1_TransferSize+1], A ;
0759: 5D 5F    MOV   A,REG[95]     (0367)     MOV    A, REG[USBFS_1_EP0DATA+wLengthHi] ;
075B: 53 15    MOV   [21],A        (0368)     MOV    [USBFS_1_TransferSize], A   ;
                                   (0369) .L9:
075D: 55 1B 00 MOV   [27],0        (0370)     MOV    [USBFS_1_TransferByteCount], 0 ;
0760: 55 1C 00 MOV   [28],0        (0371)     MOV    [USBFS_1_TransferByteCount+1], 0 ;
                                   (0372) 
0763: 2E 1D 01 OR    [29],1        (0373)     OR     [USBFS_1_EP0DataToggle], 1 ; setup EP0 data toggle
0766: 80 AA    JMP   0x0811        (0374)     JMP    USBFS_1_LoadEndpoint        ;
                                   (0375) ;-----------------------------------------------------------------------------
                                   (0376) ;  FUNCTION NAME: USBFS_1_ControlReadDataStage
                                   (0377) ;
                                   (0378) ;  DESCRIPTION:   This routine processes the data stage of a control read.  It
                                   (0379) ;                 must be JUMPed to, not called.  It assumes a tranfer descriptor
                                   (0380) ;                 has been loaded into the driver USBFS_1_CurrentTD
                                   (0381) ;                 data structure.
                                   (0382) ;
                                   (0383) ;-----------------------------------------------------------------------------
                                   (0384)  USBFS_1_ControlReadDataStage:
0768: 80 A8    JMP   0x0811        (0385)     JMP     USBFS_1_LoadEndpoint
                                   (0386) 
                                   (0387) ;-----------------------------------------------------------------------------
                                   (0388) ;  FUNCTION NAME: USBFS_1_ControlReadStatusStage
                                   (0389) ;
                                   (0390) ;  DESCRIPTION:   This routine processes the status stage of a control read.  It
                                   (0391) ;                 must be JUMPed to, not called.  It handles short or 0 packet
                                   (0392) ;                 It assumes a tranfer descriptor has been loaded into the
                                   (0393) ;                 driver USBFS_1_CurrentTD data structure.
                                   (0394) ;
                                   (0395) ;-----------------------------------------------------------------------------
                                   (0396)  USBFS_1_ControlReadStatusStage:
076A: 51 0A    MOV   A,[10]        (0397)     MOV    A, [USBFS_1_LastSize]       ; Get the number of bytes from the last transfer
076C: 04 1C    ADD   [28],A        (0398)     ADD    [USBFS_1_TransferByteCount + 1], A ; Update the transfer byte count
076E: 0E 1B 00 ADC   [27],0        (0399)     ADC    [USBFS_1_TransferByteCount], 0 ;
0771: 50 01    MOV   A,1           (0400)     MOV    A, USB_XFER_STATUS_ACK      ; Return a Status ACK Completion
0773: 91 71    CALL  0x08E6        (0401)     CALL   USBFS_1_UpdateStatusBlock
0775: 55 0B 00 MOV   [11],0        (0402)     MOV    [USBFS_1_TransferType], USB_TRANS_STATE_IDLE
0778: 50 00    MOV   A,0           (0403)     MOV    A, 0                        ; Count Register
077A: 57 03    MOV   X,3           (0404)     MOV    X, USB_MODE_STALL_IN_OUT
077C: 8F 7F    JMP   0x06FC        (0405)     JMP    USBFS_1_EP0_UPD_MODE_EXIT
                                   (0406) ;-----------------------------------------------------------------------------
                                   (0407) ;  FUNCTION NAME: USBFS_1_NoDataStageControlTransfer
                                   (0408) ;                 USBFS_1_InitNoDataStageControlTransfer
                                   (0409) ;
                                   (0410) ;  DESCRIPTION:   This routine processes the status stage of a no data control
                                   (0411) ;                 write.  It must be JUMPed to, not called.
                                   (0412) ;
                                   (0413) ;-----------------------------------------------------------------------------
                                   (0414)  USBFS_1_NoDataStageControlTransfer:
                                   (0415) _USBFS_1_InitNoDataStageControlTransfer:
                                   (0416)  USBFS_1_InitNoDataStageControlTransfer:
077E: 91 7C    CALL  0x08FC        (0417)     CALL    USBFS_1_InitializeStatusBlock
                                   (0418) 
0780: 55 0B 06 MOV   [11],6        (0419)     MOV    [USBFS_1_TransferType], USB_TRANS_STATE_NO_DATA_CONTROL
                                   (0420) 
0783: 50 00    MOV   A,0           (0421)     MOV    A, 0                        ; Count Register
0785: 57 06    MOV   X,6           (0422)     MOV    X, USB_MODE_STATUS_IN_ONLY
0787: 8F 74    JMP   0x06FC        (0423)     JMP    USBFS_1_EP0_UPD_MODE_EXIT
                                   (0424) 
                                   (0425) 
                                   (0426) ;-----------------------------------------------------------------------------
                                   (0427) ;  FUNCTION NAME: USBFS_1_InitControlWrite
                                   (0428) ;
                                   (0429) ;  DESCRIPTION:   This routine initializes control write.  It must be JUMPed
                                   (0430) ;                 to, not called.  It assumes a tranfer descriptor has been loaded
                                   (0431) ;                 into the driver USBFS_1_CurrentTD data structure.
                                   (0432) ;
                                   (0433) ;-----------------------------------------------------------------------------
                                   (0434)  USBFS_1_InitControlWrite:
                                   (0435) _USBFS_1_InitControlWrite:
0789: 51 14    MOV   A,[20]        (0436)     MOV     A, [USBFS_1_DataSource]    ; Need to make sure the destination is not ROM
078B: 39 00    CMP   A,0           (0437)     CMP     A, USB_DS_ROM
078D: A1 C8    JZ    0x0956        (0438)     JZ      USBFS_1_Not_Supported_Local_Drv
                                   (0439) 
078F: 91 6B    CALL  0x08FC        (0440)     CALL    USBFS_1_InitializeStatusBlock
                                   (0441) 
0791: 55 0B 04 MOV   [11],4        (0442)     MOV    [USBFS_1_TransferType], USB_TRANS_STATE_CONTROL_WRITE
                                   (0443) 
0794: 2E 1D 01 OR    [29],1        (0444)     OR     [USBFS_1_EP0DataToggle], 1 ; setup EP0 data toggle
                                   (0445) 
0797: 50 00    MOV   A,0           (0446)     MOV    A, 0                        ; Count Register
0799: 57 0B    MOV   X,11          (0447)     MOV    X, USB_MODE_ACK_OUT_STATUS_IN
079B: 8F 60    JMP   0x06FC        (0448)     JMP    USBFS_1_EP0_UPD_MODE_EXIT
                                   (0449) 
                                   (0450) 
                                   (0451) ;-----------------------------------------------------------------------------
                                   (0452) ;  FUNCTION NAME: USBFS_1_ControlWriteDataStage
                                   (0453) ;
                                   (0454) ;  DESCRIPTION:   This routine processes the data stage of a control
                                   (0455) ;                 write.  It must be JUMPed to, not called.  It assumes a
                                   (0456) ;                 tranfer descriptor has been loaded into the driver
                                   (0457) ;                 USBFS_1_CurrentTD data structure.
                                   (0458) ;
                                   (0459) ;-----------------------------------------------------------------------------
                                   (0460)  USBFS_1_ControlWriteDataStage:
079D: 36 1D 01 XOR   [29],1        (0461)     XOR    [USBFS_1_EP0DataToggle], 1  ; Update data toggle
                                   (0462) 
07A0: 5D 57    MOV   A,REG[87]     (0463)     MOV    A,REG[USBFS_1_EP0CNT]       ; Get the count
                                   (0464) 
07A2: 21 0F    AND   A,15          (0465)     AND     A, 0x0F
07A4: 11 02    SUB   A,2           (0466)     SUB     A, 2                       ; Count include the two byte checksum
                                   (0467) 
07A6: 53 1F    MOV   [31],A        (0468)     MOV     [USBFS_1_t2], A            ; Assume we have room to receive the whole packet
                                   (0469) 
07A8: 50 00    MOV   A,0           (0470)     MOV     A, 0
07AA: 3A 15    CMP   A,[21]        (0471)     CMP     A, [USBFS_1_TransferSize]  ; If the MSB has anything just use the count
07AC: B0 07    JNZ   0x07B4        (0472)     JNZ     .L1
                                   (0473) 
07AE: 51 1F    MOV   A,[31]        (0474)     MOV     A, [USBFS_1_t2]
07B0: 3A 16    CMP   A,[22]        (0475)     CMP     A, [USBFS_1_TransferSize+1]  ;
07B2: A0 06    JZ    0x07B9        (0476)     JZ      .L6
                                   (0477) .L1:
07B4: C0 04    JC    0x07B9        (0478)     JC      .L6
07B6: 5F 1F 16 MOV   [31],[22]     (0479)     MOV     [USBFS_1_t2], [USBFS_1_TransferSize+1]
                                   (0480) 
                                   (0481) .L6:
07B9: 51 1F    MOV   A,[31]        (0482)     MOV     A, [USBFS_1_t2]
07BB: 14 16    SUB   [22],A        (0483)     SUB     [USBFS_1_TransferSize+1],A   ; Update the bytes remaining
07BD: 1E 15 00 SBB   [21],0        (0484)     SBB     [USBFS_1_TransferSize], 0  ;
                                   (0485) 
07C0: 04 1C    ADD   [28],A        (0486)     ADD     [USBFS_1_TransferByteCount + 1], A ; Update the transfer byte count
07C2: 0E 1B 00 ADC   [27],0        (0487)     ADC     [USBFS_1_TransferByteCount], 0 ;
                                   (0488) 
07C5: 57 00    MOV   X,0           (0489)     MOV     X,0                        ; Start the index at 0
                                   (0490) 
                                   (0491) .RAM_COPY:
07C7: 5E 58    MOV   A,REG[X+88]   (0492)     MOV     A, REG[X+USBFS_1_EP0DATA]  ; Get the data
07C9: 3F 18    MVI   [24],A        (0493)     MVI     [USBFS_1_DataPtr+1], A     ; Store the data, bump the destination
                                   (0494) 
07CB: 75       INC   X             (0495)     INC     X                          ; Bump the destination offset
07CC: 5B       MOV   A,X           (0496)     MOV     A,X                        ; Are we done?
07CD: 3A 1F    CMP   A,[31]        (0497)     CMP     A, [USBFS_1_t2]
07CF: CF F7    JC    0x07C7        (0498)     JC      .RAM_COPY                  ; Not done
                                   (0499) 
07D1: 50 00    MOV   A,0           (0500)     MOV    A, 0                        ; Count Register
07D3: 57 0B    MOV   X,11          (0501)     MOV    X, USB_MODE_ACK_OUT_STATUS_IN
07D5: 8F 26    JMP   0x06FC        (0502)     JMP    USBFS_1_EP0_UPD_MODE_EXIT
                                   (0503) 
                                   (0504) ; Jump here on data toggle error
                                   (0505) .error:
07D7: 55 0B 00 MOV   [11],0        (0506)     MOV    [USBFS_1_TransferType], USB_TRANS_STATE_IDLE  ; This simply aborts the transfer
07DA: 50 00    MOV   A,0           (0507)     MOV    A, 0                        ; Count Register
07DC: 57 03    MOV   X,3           (0508)     MOV    X, USB_MODE_STALL_IN_OUT
07DE: 8F 1D    JMP   0x06FC        (0509)     JMP    USBFS_1_EP0_UPD_MODE_EXIT
                                   (0510) 
                                   (0511) 
                                   (0512) ;-----------------------------------------------------------------------------
                                   (0513) ;  FUNCTION NAME: USBFS_1_ControlWriteStatusStage
                                   (0514) ;
                                   (0515) ;  DESCRIPTION:   This routine processes the status stage of a control
                                   (0516) ;                 write.  It must be JUMPed to, not called.  It assumes a
                                   (0517) ;                 tranfer descriptor has been loaded into the driver
                                   (0518) ;                 USBFS_1_CurrentTD data structure.
                                   (0519) ;
                                   (0520) ;-----------------------------------------------------------------------------
                                   (0521)  USBFS_1_ControlWriteStatusStage:
07E0: 50 01    MOV   A,1           (0522)     MOV    A, USB_XFER_STATUS_ACK      ; Return a Status ACK Completion
07E2: 91 02    CALL  0x08E6        (0523)     CALL   USBFS_1_UpdateStatusBlock
07E4: 55 0B 00 MOV   [11],0        (0524)     MOV    [USBFS_1_TransferType], USB_TRANS_STATE_IDLE  ; The packet is done
07E7: 50 00    MOV   A,0           (0525)     MOV    A, 0                        ; Count Register
07E9: 57 03    MOV   X,3           (0526)     MOV    X, USB_MODE_STALL_IN_OUT
07EB: 8F 10    JMP   0x06FC        (0527)     JMP    USBFS_1_EP0_UPD_MODE_EXIT
                                   (0528) 
                                   (0529) 
                                   (0530) ;-----------------------------------------------------------------------------
                                   (0531) ;  FUNCTION NAME: USBFS_1_NoDataControlStatusStage
                                   (0532) ;
                                   (0533) ;  DESCRIPTION:   This routine processes the status stage of a control
                                   (0534) ;                 write.  It must be JUMPed to, not called.  It assumes a
                                   (0535) ;                 tranfer descriptor has been loaded into the driver
                                   (0536) ;                 USBFS_1_CurrentTD data structure.
                                   (0537) ;
                                   (0538) ;                 USB Device Addressing happens here because we can't change
                                   (0539) ;                 the SIE Address before the Status IN is received.
                                   (0540) ;
                                   (0541) ;-----------------------------------------------------------------------------
                                   (0542)  USBFS_1_NoDataControlStatusStage:
07ED: 50 01    MOV   A,1           (0543)     MOV     A, USB_XFER_STATUS_ACK     ; Return a Status ACK Completion
07EF: 90 F5    CALL  0x08E6        (0544)     CALL    USBFS_1_UpdateStatusBlock
                                   (0545)     ; Dispatch to the proper handler
07F1: 3C 1E 01 CMP   [30],1        (0546)     CMP     [USBFS_1_fDataPending], USB_ADDRESS_CHANGE_PENDING
07F4: B0 09    JNZ   0x07FE        (0547)     JNZ     .L1
                                   (0548) 
                                   (0549)     ; USB ADDRESS CHANGE
07F6: 51 0C    MOV   A,[12]        (0550)     MOV     A, [USBFS_1_TransferBuffer]  ; Get the pending data
                                   (0551) 
07F8: 29 80    OR    A,128         (0552)     OR      A, USB_ADDR_ENABLE         ; Set the enable bit
07FA: 60 4A    MOV   REG[74],A     (0553)     MOV     REG[USBFS_1_ADDR], A       ; Update the SIE address
07FC: 80 01    JMP   0x07FE        (0554)     JMP     .EXIT
                                   (0555) .L1:
                                   (0556) 
                                   (0557) .EXIT:
07FE: 55 1E 00 MOV   [30],0        (0558)     MOV     [USBFS_1_fDataPending], 0  ; Clear data pending
                                   (0559) 
0801: 50 00    MOV   A,0           (0560)     MOV    A, 0                        ; Count Register
0803: 57 06    MOV   X,6           (0561)     MOV    X, USB_MODE_STATUS_IN_ONLY  ; Wait for the next SETUP
0805: 8E F6    JMP   0x06FC        (0562)     JMP    USBFS_1_EP0_UPD_MODE_EXIT
                                   (0563) 
                                   (0564) 
                                   (0565) ;-----------------------------------------------------------------------------
                                   (0566) ;  FUNCTION NAME: USBFS_1_NoDataControlError
                                   (0567) ;
                                   (0568) ;  DESCRIPTION:   This routine handles the condition when we expected a
                                   (0569) ;                 status IN, but receive an OUT
                                   (0570) ;
                                   (0571) ;-----------------------------------------------------------------------------
                                   (0572)  USBFS_1_NoDataControlError:
0807: 50 03    MOV   A,3           (0573)     MOV    A, USB_XFER_ERROR           ; Return Transaction Error
0809: 90 DB    CALL  0x08E6        (0574)     CALL   USBFS_1_UpdateStatusBlock
080B: 50 00    MOV   A,0           (0575)     MOV    A, 0                        ; Count Register
080D: 57 03    MOV   X,3           (0576)     MOV    X, USB_MODE_STALL_IN_OUT    ; Set the mode register
080F: 8E EC    JMP   0x06FC        (0577)     JMP    USBFS_1_EP0_UPD_MODE_EXIT
                                   (0578) 
                                   (0579) 
                                   (0580) ;-----------------------------------------------------------------------------
                                   (0581) ;  FUNCTION NAME: USBFS_1_LoadEndpoint
                                   (0582) ;
                                   (0583) ;  DESCRIPTION: Moves data from either RAM OR ROM - depending on the request
                                   (0584) ;               type AND then places the appropriate number of bytes -
                                   (0585) ;               depending on the request size into the endpoint FIFO.
                                   (0586) ;               It finally sets up the endpoint to send data.
                                   (0587) ;
                                   (0588) USBFS_1_LoadEndpoint:
0811: 51 0A    MOV   A,[10]        (0589)     MOV     A, [USBFS_1_LastSize]      ; Get the number of bytes from the last transfer
0813: 04 1C    ADD   [28],A        (0590)     ADD     [USBFS_1_TransferByteCount + 1], A ; Update the transfer byte count
0815: 0E 1B 00 ADC   [27],0        (0591)     ADC     [USBFS_1_TransferByteCount], 0 ;
0818: 51 15    MOV   A,[21]        (0592)     MOV     A,  [USBFS_1_TransferSize] ; Check to see if we have any
081A: 2A 16    OR    A,[22]        (0593)     OR      A,  [USBFS_1_TransferSize+1] ;  more data to send
081C: B0 0B    JNZ   0x0828        (0594)     JNZ     .cont                      ; Jump if we have to send more data
                                   (0595) 
                                   (0596) ; Flow here if there is no more data to send
                                   (0597) ;    CMP     [USBFS_1_LastSize], 8     ; Was it a full packet?
081E: A0 47    JZ    0x0866        (0598)     JZ      .START_TRANSFER            ; Jump if it was full (need to send a zero length)
                                   (0599) 
                                   (0600) ; Flow here if we are entering the status stage
0820: 50 00    MOV   A,0           (0601)     MOV    A, 0                        ; Count Register
0822: 53 0A    MOV   [10],A        (0602)     MOV    [USBFS_1_LastSize], A       ; Clear the byte count
0824: 57 02    MOV   X,2           (0603)     MOV    X, USB_MODE_STATUS_OUT_ONLY ; Only ACK the Status Out
0826: 8E D5    JMP   0x06FC        (0604)     JMP    USBFS_1_EP0_UPD_MODE_EXIT
                                   (0605) 
                                   (0606) ; Jump here to determine how many bytes should we transfer
                                   (0607) .cont:
0828: 3C 15 00 CMP   [21],0        (0608)     CMP     [USBFS_1_TransferSize], 0  ; Check the MSB
082B: B0 0A    JNZ   0x0836        (0609)     JNZ     .L1
                                   (0610) 
082D: 3C 16 08 CMP   [22],8        (0611)     CMP     [USBFS_1_TransferSize+1], 8  ; Check the LSB
0830: D0 05    JNC   0x0836        (0612)     JNC     .L1
                                   (0613) 
0832: 51 16    MOV   A,[22]        (0614)     MOV     A,[USBFS_1_TransferSize+1]   ; Transfer all the remaing data
0834: 80 03    JMP   0x0838        (0615)     JMP     .L3
                                   (0616) 
                                   (0617) .L1:
0836: 50 08    MOV   A,8           (0618)     MOV     A, 8                       ; Just transfer the next 8 bytes
                                   (0619) 
                                   (0620) .L3:
                                   (0621) 
0838: 14 16    SUB   [22],A        (0622)     SUB     [USBFS_1_TransferSize+1],A   ; Update the bytes remaining
083A: 1E 15 00 SBB   [21],0        (0623)     SBB     [USBFS_1_TransferSize],0
                                   (0624) 
083D: 53 1F    MOV   [31],A        (0625)     MOV     [USBFS_1_t2],A             ; Save the count
083F: 57 00    MOV   X,0           (0626)     MOV     X,0
                                   (0627) 
0841: 3C 14 00 CMP   [20],0        (0628)     CMP     [USBFS_1_DataSource],USB_DS_ROM  ; RAM or ROM copy?
0844: B0 17    JNZ   0x085C        (0629)     JNZ     .RAM_COPY
                                   (0630) 
                                   (0631) ; Copy data from a ROM source
                                   (0632) .ROM_COPY:
0846: 10       PUSH  X             (0633)     PUSH    X                          ; Save the destination offset
0847: 51 17    MOV   A,[23]        (0634)     MOV     A,[USBFS_1_DataPtr]        ; Get the transfer source MSB
0849: 58 18    MOV   X,[24]        (0635)     MOV     X,[USBFS_1_DataPtr+1]      ; Set the transfer source LSB
084B: 76 18    INC   [24]          (0636)     INC     [USBFS_1_DataPtr+1]        ; Increment the data pointer
084D: 0E 17 00 ADC   [23],0        (0637)     ADC     [USBFS_1_DataPtr], 0       ;   MSB if necessary
                                   (0638) 
0850: 28       ROMX                (0639)     ROMX                               ; Get the data byte
                                   (0640) 
0851: 20       POP   X             (0641)     POP     X                          ; Get the destination offset
0852: 61 58    MOV   REG[X+88],A   (0642)     MOV     REG[X + USBFS_1_EP0DATA], A; Load the data
0854: 75       INC   X             (0643)     INC     X                          ; Bump the destination offset
0855: 5B       MOV   A,X           (0644)     MOV     A,X                        ; Are we done?
0856: 3A 1F    CMP   A,[31]        (0645)     CMP     A, [USBFS_1_t2]
0858: CF ED    JC    0x0846        (0646)     JC      .ROM_COPY                  ; Not done
085A: 80 0B    JMP   0x0866        (0647)     JMP     .START_TRANSFER            ; Otherwise go start the transfer
                                   (0648) 
                                   (0649) ; Copy data from a RAM source
                                   (0650) .RAM_COPY:
085C: 3E 18    MVI   A,[24]        (0651)     MVI     A, [USBFS_1_DataPtr+1]     ; Get the data, bump the source
                                   (0652) 
085E: 61 58    MOV   REG[X+88],A   (0653)     MOV     REG[X +USBFS_1_EP0DATA], A ; Load the data
0860: 75       INC   X             (0654)     INC     X                          ; Bump the destination offset
0861: 5B       MOV   A,X           (0655)     MOV     A,X                        ; Are we done?
0862: 3A 1F    CMP   A,[31]        (0656)     CMP     A, [USBFS_1_t2]
0864: CF F7    JC    0x085C        (0657)     JC      .RAM_COPY                  ; Not done
                                   (0658) 
                                   (0659) ;; Set up the IN transfer count/mode/etc
                                   (0660) ;    A contains the byte count
                                   (0661) .START_TRANSFER:
0866: 53 0A    MOV   [10],A        (0662)     MOV     [USBFS_1_LastSize], A      ; Save the packet size
                                   (0663) 
0868: 50 01    MOV   A,1           (0664)     MOV     A, 1
086A: 22 1D    AND   A,[29]        (0665)     AND     A, [USBFS_1_EP0DataToggle]
086C: A0 03    JZ    0x0870        (0666)     JZ      .BYPASS_T1
086E: 50 80    MOV   A,128         (0667)     MOV     A, USB_CNT_TOGGLE          ; Or T1 in the data toggle
                                   (0668) 
                                   (0669) .BYPASS_T1:
0870: 2A 0A    OR    A,[10]        (0670)     OR      A, [USBFS_1_LastSize]
0872: 36 1D 01 XOR   [29],1        (0671)     XOR     [USBFS_1_EP0DataToggle], 1    ; Update the data toggle for next time
                                   (0672) 
0875: 57 0F    MOV   X,15          (0673)     MOV    X, USB_MODE_ACK_IN_STATUS_OUT  ; Set the mode register
0877: 8E 84    JMP   0x06FC        (0674)     JMP    USBFS_1_EP0_UPD_MODE_EXIT
                                   (0675) 
                                   (0676) 
                                   (0677) ;-----------------------------------------------------------------------------
                                   (0678) ;  FUNCTION NAME: USBFS_1_GetTableEntry
                                   (0679) ;
                                   (0680) ;  DESCRIPTION: This function figures out based on the various bytes in the
                                   (0681) ;               setup packet where to get the data from or put the data to.
                                   (0682) ;               Transfer Data structures are defined each of the supported
                                   (0683) ;               control transfers, this function finds the right one and
                                   (0684) ;               saves it in the CurrentTD structure in RAM.  It then
                                   (0685) ;               calls InitControlRead or InitControlWrite to being the
                                   (0686) ;               transaction.
                                   (0687) ;
                                   (0688) ;-----------------------------------------------------------------------------
                                   (0689) EXPORT USBFS_1_GetTableEntry
                                   (0690) USBFS_1_GetTableEntry:
                                   (0691) 
0879: 75       INC   X             (0692)     INC     X                          ; Point to the first table entry
087A: 09 00    ADC   A,0           (0693)     ADC     A, 0                       ;
087C: 08       PUSH  A
                                   (0694) 
087D: 65 1F    ASL   [31]          (0695)     TD_INDEX_TO_OFFSET USBFS_1_t2 ; Convert the index
087F: 65 1F    ASL   [31]
0881: 65 1F    ASL   [31]
0883: 18       POP   A
                                   (0696) 
0884: 4B       SWAP  A,X           (0697)     SWAP    A, X
0885: 02 1F    ADD   A,[31]        (0698)     ADD     A, [USBFS_1_t2]
0887: 4B       SWAP  A,X           (0699)     SWAP    A, X
0888: 09 00    ADC   A,0           (0700)     ADC     A, 0                       ; A:X now points to the descriptor table entry we want
                                   (0701) 
                                   (0702) ; Flow here to load the Transfer Descriptor (TD_ENTRY)
088A: 55 1F 14 MOV   [31],20       (0703)     MOV     [USBFS_1_t2], USBFS_1_CurrentTD  ; Use Temp as MVI pointer
088D: 90 26    CALL  0x08B5        (0704)     CALL     USBFS_1_GETBYTE           ; Get the descriptor data source
088F: 90 1C    CALL  0x08AD        (0705)     CALL     USBFS_1_GETWORD           ; Get the descriptor size
0891: 90 1A    CALL  0x08AD        (0706)     CALL     USBFS_1_GETWORD           ; Get the descriptor address
0893: 90 18    CALL  0x08AD        (0707)     CALL     USBFS_1_GETWORD           ; Get the Status Pointer
                                   (0708) ; Dispatch to InitControlRead or InitControlWrite based on d2h/h2d in the request
0895: 5D 58    MOV   A,REG[88]     (0709)     MOV    A, REG[USBFS_1_EP0DATA+bmRequestType] ; Get bmRequestType
0897: 21 80    AND   A,128         (0710)     AND     A,0x80                          ; Control Read or Write
0899: A0 03    JZ    0x089D        (0711)     JZ      .control_write
                                   (0712) 
089B: 8E A6    JMP   0x0742        (0713)     JMP     USBFS_1_InitControlRead
                                   (0714) 
                                   (0715) .control_write:
089D: 8E EB    JMP   0x0789        (0716)     JMP     USBFS_1_InitControlWrite
                                   (0717) 
                                   (0718) 
                                   (0719) ;-----------------------------------------------------------------------------
                                   (0720) ;  FUNCTION NAME: USBFS_1_LOOKUP
                                   (0721) ;
                                   (0722) ;  DESCRIPTION:    Returns the address of an entry in a lookup table (LT_ENTRY)
                                   (0723) ;
                                   (0724) ;-----------------------------------------------------------------------------
                                   (0725) ;
                                   (0726) ;  ARGUMENTS:    A:X Point to the lookup table
                                   (0727) ;                USBFS_1_t2 contain the table index
                                   (0728) ;
                                   (0729) ;  RETURNS:      Address of the LT_ENTRY in A:X
                                   (0730) ;
                                   (0731) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0732) ;
                                   (0733) ;  THEORY of OPERATION or PROCEDURE:
                                   (0734) ;
                                   (0735) ;-----------------------------------------------------------------------------
                                   (0736) EXPORT USBFS_1_LOOKUP
                                   (0737) USBFS_1_LOOKUP:
089F: 75       INC   X             (0738)     INC     X                          ; Point to the first table entry
08A0: 09 00    ADC   A,0           (0739)     ADC     A, 0                       ;
08A2: 65 1F    ASL   [31]
                                   (0740) 
08A4: 65 1F    ASL   [31]          (0741)     LT_INDEX_TO_OFFSET USBFS_1_t2      ; Convert the index
08A6: 4B       SWAP  A,X           (0742)     SWAP    A, X
08A7: 02 1F    ADD   A,[31]        (0743)     ADD     A, [USBFS_1_t2]            ;
08A9: 4B       SWAP  A,X           (0744)     SWAP    A, X
08AA: 09 00    ADC   A,0           (0745)     ADC     A, 0
08AC: 7F       RET                 (0746)     RET
                                   (0747) 
                                   (0748) 
                                   (0749) ;-----------------------------------------------------------------------------
                                   (0750) ;  FUNCTION NAME: USBFS_1_GETWORD/USBFS_1_GETBYTE
                                   (0751) ;
                                   (0752) ;  DESCRIPTION:    Get a word value from ROM
                                   (0753) ;
                                   (0754) ;-----------------------------------------------------------------------------
                                   (0755) ;
                                   (0756) ;  ARGUMENTS:    A:X is the ROM Address
                                   (0757) ;                USBFS_1_t2 is the destination address
                                   (0758) ;
                                   (0759) ;  RETURNS:      USBFS_1_t1
                                   (0760) ;
                                   (0761) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0762) ;                USES USBFS_1_t2
                                   (0763) ;                A:X points to the subsequent locaction ROM location
                                   (0764) ;  THEORY of OPERATION or PROCEDURE:
                                   (0765) ;
                                   (0766) ;-----------------------------------------------------------------------------
                                   (0767) EXPORT USBFS_1_GETWORD
                                   (0768) USBFS_1_GETWORD:
                                   (0769) 
08AD: 08       PUSH  A             (0770)     PUSH    A                          ; Don't loose the pointer MSB
08AE: 28       ROMX                (0771)     ROMX                               ; Data source flag
08AF: 3F 1F    MVI   [31],A        (0772)     MVI     [USBFS_1_t2], A            ; Save the data source
08B1: 18       POP   A             (0773)     POP     A                          ; Get the MSB back
08B2: 75       INC   X             (0774)     INC     X                          ; Point to the next  entry
08B3: 09 00    ADC   A,0           (0775)     ADC     A, 0                       ;
                                   (0776) 
                                   (0777) EXPORT USBFS_1_GETBYTE
                                   (0778) USBFS_1_GETBYTE:
                                   (0779) 
08B5: 08       PUSH  A             (0780)     PUSH    A                          ; Don't loose the pointer MSB
08B6: 28       ROMX                (0781)     ROMX                               ; Data source flag
08B7: 3F 1F    MVI   [31],A        (0782)     MVI     [USBFS_1_t2], A            ; Save the data source
08B9: 18       POP   A             (0783)     POP     A                          ; Get the MSB back
08BA: 75       INC   X             (0784)     INC     X                          ; Point to the next  entry
08BB: 09 00    ADC   A,0           (0785)     ADC     A, 0                       ;
08BD: 7F       RET                 (0786)     RET
                                   (0787) 
                                   (0788) 
                                   (0789) ;-----------------------------------------------------------------------------
                                   (0790) ;  FUNCTION NAME: USBFS_1_GET_DEVICE_TABLE_ENTRY
                                   (0791) ;
                                   (0792) ;  DESCRIPTION:    Get the address of the current DEVICE_TABLE entry
                                   (0793) ;                  Not intended for use by C fucntions
                                   (0794) ;
                                   (0795) ;-----------------------------------------------------------------------------
                                   (0796) ;
                                   (0797) ;  ARGUMENTS:
                                   (0798) ;
                                   (0799) ;  RETURNS:        A:X points the the current DEVICE_TABLE entry
                                   (0800) ;                  Carry flag is set if the current device index is out of range
                                   (0801) ;
                                   (0802) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0803) ;
                                   (0804) ;  THEORY of OPERATION or PROCEDURE:
                                   (0805) ;
                                   (0806) ;-----------------------------------------------------------------------------
                                   (0807) EXPORT USBFS_1_GET_DEVICE_TABLE_ENTRY
                                   (0808) USBFS_1_GET_DEVICE_TABLE_ENTRY:
08BE: 5F 1F 01 MOV   [31],[1]      (0809)     MOV     [USBFS_1_t2], [USBFS_1_bCurrentDevice]  ; Use the UM temp var--Selector
                                   (0810) 
08C1: 50 02    MOV   A,2           (0811)     MOV     A,>USBFS_1_DEVICE_LOOKUP   ; Get the ROM Address MSB
08C3: 57 01    MOV   X,1           (0812)     MOV     X,<USBFS_1_DEVICE_LOOKUP   ; Get the ROM Address LSB
08C5: 28       ROMX                (0813)     ROMX                               ; First entry is the table size (only a byte)
08C6: 3A 1F    CMP   A,[31]        (0814)     CMP     A, [USBFS_1_t2]            ; Range check
08C8: 50 02    MOV   A,2           (0815)     MOV     A,>USBFS_1_DEVICE_LOOKUP   ; Get the ROM Address MSB
08CA: C0 03    JC    0x08CE        (0816)     JC      .exit
                                   (0817) ; Flow here if the index is valid
08CC: 9F D1    CALL  0x089F        (0818)     CALL    USBFS_1_LOOKUP             ; Look up the configuration
                                   (0819) ; Jump or flow here on exit
                                   (0820) .exit:
08CE: 7F       RET                 (0821)     RET
                                   (0822) 
                                   (0823) 
                                   (0824) ;-----------------------------------------------------------------------------
                                   (0825) ;  FUNCTION NAME: USBFS_1_GET_CONFIG_TABLE_ENTRY
                                   (0826) ;
                                   (0827) ;  DESCRIPTION:    Get the address of the current DEVICE_TABLE entry
                                   (0828) ;                  Not intended fOR use by C fucntions
                                   (0829) ;                  Does not do range checking on
                                   (0830) ;
                                   (0831) ;-----------------------------------------------------------------------------
                                   (0832) ;
                                   (0833) ;  ARGUMENTS:
                                   (0834) ;
                                   (0835) ;  RETURNS:        A:X points the the current CONFIG_TABLE entry
                                   (0836) ;                  Carry flag is set if the current device index is out of range
                                   (0837) ;
                                   (0838) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0839) ;
                                   (0840) ;  THEORY of OPERATION or PROCEDURE:
                                   (0841) ;
                                   (0842) ;-----------------------------------------------------------------------------
                                   (0843) EXPORT USBFS_1_GET_CONFIG_TABLE_ENTRY
                                   (0844) USBFS_1_GET_CONFIG_TABLE_ENTRY:
08CF: 9F ED    CALL  0x08BE        (0845)     CALL    USBFS_1_GET_DEVICE_TABLE_ENTRY  ; Get the selected device
08D1: 55 1F 20 MOV   [31],32       (0846)     MOV     [USBFS_1_t2],USBFS_1_t1    ; Set the GETWORD destination
08D4: 9F D7    CALL  0x08AD        (0847)     CALL    USBFS_1_GETWORD            ; Get the pointer to the CONFIG_LOOKUP table
                                   (0848)                                        ; ITempW has the address
08D6: 5D 5A    MOV   A,REG[90]     (0849)     MOV     A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the configuration number
08D8: 53 1F    MOV   [31],A        (0850)     MOV     [USBFS_1_t2],A             ; Save it
08DA: 51 20    MOV   A,[32]        (0851)     MOV     A, [USBFS_1_t1]            ; Get the CONFIG_LOOKUP ROM Address MSB
08DC: 58 21    MOV   X,[33]        (0852)     MOV     X, [USBFS_1_t1+1]          ; Get the CONFIG_LOOKUP ROM Address LSB
                                   (0853) 
                                   (0854) ; A:X Points to the CONFIG_LOOKUP, so get the current entry
08DE: 5F 1F 02 MOV   [31],[2]      (0855)     MOV     [USBFS_1_t2], [USBFS_1_Configuration] ; Get the configuration number
08E1: 7A 1F    DEC   [31]          (0856)     DEC     [USBFS_1_t2]               ; We don't populate the 0th entry
08E3: 9F BA    CALL  0x089F        (0857)     CALL    USBFS_1_LOOKUP             ; Look up the configuration
08E5: 7F       RET                 (0858)     RET
                                   (0859) 
                                   (0860) 
                                   (0861) ;-----------------------------------------------------------------------------
                                   (0862) ;  FUNCTION NAME: USBFS_1_UpdateStatusBlock
                                   (0863) ;
                                   (0864) ;  DESCRIPTION:    Update the Completion Status Block for a Request.  The
                                   (0865) ;                  block is updated with the completion code from the
                                   (0866) ;                  argument (A) and the _TransferByteCount.
                                   (0867) ;
                                   (0868) ;                  The StatusBlock Pointer (_StatusBlockPtr) is set to NULL (0)
                                   (0869) ;                  to make sure no other updates are made to the StatusBlock by
                                   (0870) ;                  the USB User Module.
                                   (0871) ;
                                   (0872) ;-----------------------------------------------------------------------------
                                   (0873) ;
                                   (0874) ;  ARGUMENTS:      A contains the Completion Status Code
                                   (0875) ;
                                   (0876) ;  RETURNS:        None
                                   (0877) ;
                                   (0878) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0879) ;
                                   (0880) ;  THEORY of OPERATION or PROCEDURE:
                                   (0881) ;
                                   (0882) ;-----------------------------------------------------------------------------
                                   (0883) USBFS_1_UpdateStatusBlock:
08E6: 58 1A    MOV   X,[26]        (0884)     MOV     X, [USBFS_1_StatusBlockPtr + 1] ;
08E8: 4B       SWAP  A,X           (0885)     SWAP    A, X                       ; Don't loose the completion code
08E9: 39 00    CMP   A,0           (0886)     CMP     A, 0                       ; NULL?
08EB: A0 0F    JZ    0x08FB        (0887)     JZ      .done                      ; No update on NULL
                                   (0888) ; Flow here to update the VSR Completion Status Block
08ED: 4B       SWAP  A,X           (0889)     SWAP    A, X                       ; Completion code A, Pointer in X
08EE: 54 00    MOV   [X+0],A       (0890)     MOV     [X + 0], A                 ; Update the completion Code
08F0: 51 1B    MOV   A,[27]        (0891)     MOV     A, [USBFS_1_TransferByteCount] ; Actual Byte Count MSB
08F2: 54 01    MOV   [X+1],A       (0892)     MOV     [X + 1], A
08F4: 51 1C    MOV   A,[28]        (0893)     MOV     A, [USBFS_1_TransferByteCount + 1] ; Actual Byte Count LSB
08F6: 54 02    MOV   [X+2],A       (0894)     MOV     [X + 2], A
08F8: 55 1A 00 MOV   [26],0        (0895)     MOV     [USBFS_1_StatusBlockPtr + 1], 0 ; Clear the Block Pointer
                                   (0896) .done:
08FB: 7F       RET                 (0897)     RET                                ; All done
                                   (0898) 
                                   (0899) 
                                   (0900) ;-----------------------------------------------------------------------------
                                   (0901) ;  FUNCTION NAME: USBFS_1_InitializeStatusBlock
                                   (0902) ;
                                   (0903) ;  DESCRIPTION:    Initialize the Completion Status Block for a Request.
                                   (0904) ;                  The completion code is set to USB_XFER_IDLE.
                                   (0905) ;
                                   (0906) ;-----------------------------------------------------------------------------
                                   (0907) ;
                                   (0908) ;  ARGUMENTS:      None
                                   (0909) ;
                                   (0910) ;  RETURNS:        None
                                   (0911) ;
                                   (0912) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0913) ;
                                   (0914) ;  THEORY of OPERATION or PROCEDURE:
                                   (0915) ;
                                   (0916) ;-----------------------------------------------------------------------------
                                   (0917) USBFS_1_InitializeStatusBlock:
08FC: 51 1A    MOV   A,[26]        (0918)     MOV     A, [USBFS_1_StatusBlockPtr + 1] ;
08FE: 39 00    CMP   A,0           (0919)     CMP     A, 0                       ; NULL?
0900: A0 0B    JZ    0x090C        (0920)     JZ      .done                      ; No update on NULL
                                   (0921) ; Flow here to initialize the Completion Status Block
0902: 4B       SWAP  A,X           (0922)     SWAP    A, X                       ; Pointer in X
0903: 56 00 00 MOV   [X+0],0       (0923)     MOV     [X + 0], USB_XFER_IDLE     ; Initialize the completion code (0)
0906: 55 1B 00 MOV   [27],0        (0924)     MOV     [USBFS_1_TransferByteCount], 0 ; Clear the byte count
0909: 55 1C 00 MOV   [28],0        (0925)     MOV     [USBFS_1_TransferByteCount + 1], 0 ;
                                   (0926) .done:
090C: 7F       RET                 (0927)     RET                                ; All done
                                   (0928) 
                                   (0929) 
                                   (0930) ;-----------------------------------------------------------------------------
                                   (0931) ;  FUNCTION NAME: ;  USB 1st Tier Dispactch Jump Table (based on bmRequestType)
                                   (0932) ;
                                   (0933) ;  DESCRIPTION:
                                   (0934) ;
                                   (0935) ;-----------------------------------------------------------------------------
                                   (0936) ;
                                   (0937) ;  ARGUMENTS:
                                   (0938) ;
                                   (0939) ;  RETURNS:
                                   (0940) ;
                                   (0941) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0942) ;
                                   (0943) ;  THEORY of OPERATION or PROCEDURE:
                                   (0944) ;
                                   (0945) ;-----------------------------------------------------------------------------
                                   (0946) MACRO BMREQUEST_DISPATCH
                                   (0947) IF (USB_CB_@0_@1_@2 & 1)
                                   (0948)     JMP     USBFS_1_DT_@0_@1_@2_Dispatch
                                   (0949) ELSE
                                   (0950)     JMP     USBFS_1_Not_Supported_Local_Drv
                                   (0951) ENDIF
                                   (0952) ENDM
                                   (0953) 
                                   (0954) USBFS_1_DT_bmRequestType::
090D: 8D 44    JMP   0x0652        (0955)     BMREQUEST_DISPATCH    h2d,std,dev
090F: 8D 77    JMP   0x0687        (0956)     BMREQUEST_DISPATCH    h2d,std,ifc
0911: 8D AD    JMP   0x06BF        (0957)     BMREQUEST_DISPATCH    h2d,std,ep
0913: 80 42    JMP   0x0956        (0958)     BMREQUEST_DISPATCH    h2d,std,oth
0915: 80 40    JMP   0x0956        (0959)     BMREQUEST_DISPATCH    h2d,cls,dev
0917: 82 BC    JMP   0x0BD4        (0960)     BMREQUEST_DISPATCH    h2d,cls,ifc
0919: 80 3C    JMP   0x0956        (0961)     BMREQUEST_DISPATCH    h2d,cls,ep
091B: 80 3A    JMP   0x0956        (0962)     BMREQUEST_DISPATCH    h2d,cls,oth
091D: 80 38    JMP   0x0956        (0963)     BMREQUEST_DISPATCH    h2d,vnd,dev
091F: 80 36    JMP   0x0956        (0964)     BMREQUEST_DISPATCH    h2d,vnd,ifc
0921: 80 34    JMP   0x0956        (0965)     BMREQUEST_DISPATCH    h2d,vnd,ep
0923: 80 32    JMP   0x0956        (0966)     BMREQUEST_DISPATCH    h2d,vnd,oth
0925: 80 30    JMP   0x0956        (0967)     BMREQUEST_DISPATCH    h2d,rsv,dev
0927: 80 2E    JMP   0x0956        (0968)     BMREQUEST_DISPATCH    h2d,rsv,ifc
0929: 80 2C    JMP   0x0956        (0969)     BMREQUEST_DISPATCH    h2d,rsv,ep
092B: 80 2A    JMP   0x0956        (0970)     BMREQUEST_DISPATCH    h2d,rsv,oth
092D: 8D 05    JMP   0x0633        (0971)     BMREQUEST_DISPATCH    d2h,std,dev
092F: 8D 43    JMP   0x0673        (0972)     BMREQUEST_DISPATCH    d2h,std,ifc
0931: 8D 69    JMP   0x069B        (0973)     BMREQUEST_DISPATCH    d2h,std,ep
0933: 80 22    JMP   0x0956        (0974)     BMREQUEST_DISPATCH    d2h,std,oth
0935: 80 20    JMP   0x0956        (0975)     BMREQUEST_DISPATCH    d2h,cls,dev
0937: 82 B6    JMP   0x0BEE        (0976)     BMREQUEST_DISPATCH    d2h,cls,ifc
0939: 80 1C    JMP   0x0956        (0977)     BMREQUEST_DISPATCH    d2h,cls,ep
093B: 80 1A    JMP   0x0956        (0978)     BMREQUEST_DISPATCH    d2h,cls,oth
093D: 80 18    JMP   0x0956        (0979)     BMREQUEST_DISPATCH    d2h,vnd,dev
093F: 80 16    JMP   0x0956        (0980)     BMREQUEST_DISPATCH    d2h,vnd,ifc
0941: 80 14    JMP   0x0956        (0981)     BMREQUEST_DISPATCH    d2h,vnd,ep
0943: 80 12    JMP   0x0956        (0982)     BMREQUEST_DISPATCH    d2h,vnd,oth
0945: 80 10    JMP   0x0956        (0983)     BMREQUEST_DISPATCH    d2h,rsv,dev
0947: 80 0E    JMP   0x0956        (0984)     BMREQUEST_DISPATCH    d2h,rsv,ifc
0949: 80 0C    JMP   0x0956        (0985)     BMREQUEST_DISPATCH    d2h,rsv,ep
094B: 80 0A    JMP   0x0956        (0986)     BMREQUEST_DISPATCH    d2h,rsv,oth
094D: 39 20    CMP   A,32
                                   (0987) USBFS_1_DT_End:
                                   (0988) USBFS_1_DT_Size: equ (USBFS_1_DT_End-USBFS_1_DT_bmRequestType) / 2
                                   (0989) USBFS_1_bmRequestType_Dispatch::
094F: D0 04    JNC   0x0954        (0990)     DISPATCHER USBFS_1_DT_bmRequestType, USBFS_1_DT_Size, USBFS_1_Not_Supported_Local_Drv
0951: 64       ASL   A
0952: EF BA    JACC  0x090D
0954: 80 01    JMP   0x0956
                                   (0991) 
                                   (0992) USBFS_1_Not_Supported_Local_Drv:
0956: 7D 04 35 LJMP  0x0435        (0993)         LJMP     USBFS_1_Not_Supported
0959: 12 01    SUB   A,[1]
095B: 00       SWI   
095C: 02 00    ADD   A,[0]
095E: 00       SWI   
095F: 00       SWI   
0960: 08       PUSH  A
0961: 55 55 FA MOV   [txBuffer+3],250
0964: FE 00    INDEX 0x0766
0966: 01 01    ADD   A,1
0968: 00       SWI   
0969: 03 01    ADD   A,[X+1]
096B: 09 02    ADC   A,2
096D: 29 00    OR    A,0
096F: 01 01    ADD   A,1
0971: 00       SWI   
0972: C0 32    JC    0x09A5
0974: 09 04    ADC   A,4
0976: 00       SWI   
0977: 00       SWI   
0978: 02 03    ADD   A,[3]
097A: 00       SWI   
097B: 00       SWI   
097C: 04 09    ADD   [9],A
097E: 21 11    AND   A,17
0980: 01 00    ADD   A,0
0982: 01 22    ADD   A,34
0984: 1C 00    SBB   [0],A
0986: 07 05 02 ADD   [X+5],2
0989: 03 20    ADD   A,[X+32]
098B: 00       SWI   
098C: 32 07    XOR   A,[7]
098E: 05 83    ADD   [X-125],A
0990: 03 20    ADD   A,[X+32]
0992: 00       SWI   
0993: 0A 06    ADC   A,[6]
0995: 00       SWI   
0996: FF 09    INDEX 0x08A1
0998: 01 A1    ADD   A,161
099A: 01 19    ADD   A,25
099C: 01 29    ADD   A,41
099E: 02 15    ADD   A,[21]
09A0: 80 25    JMP   0x09C6
09A2: 7F       RET   
09A3: 75       INC   X
09A4: 08       PUSH  A
09A5: 95 20    CALL  0x0EC7
09A7: 81 02    JMP   0x0AAA
09A9: 19 01    SBB   A,1
09AB: 29 20    OR    A,32
09AD: 91 02    CALL  0x0AB1
09AF: C0 04    JC    0x09B4
09B1: 00       SWI   
09B2: 00       SWI   
09B3: 04 09    ADD   [9],A
09B5: D9 00    JNC   0x02B6
09B7: 00       SWI   
09B8: DE 00    JNC   0x07B9
09BA: 00       SWI   
09BB: 1C 09    SBB   [9],A
09BD: DD 00    JNC   0x06BE
09BF: 00       SWI   
09C0: DE 00    JNC   0x07C1
09C2: 00       SWI   
09C3: 1A 09    SBB   A,[9]
09C5: F9 00    INDEX 0x02C7
09C7: 00       SWI   
09C8: DE 00    JNC   0x07C9
09CA: 00       SWI   
09CB: 14 0A    SUB   [10],A
09CD: 13 00    SUB   A,[X+0]
09CF: 00       SWI   
09D0: DE 00    JNC   0x07D1
09D2: 00       SWI   
09D3: 1A 0A    SBB   A,[10]
09D5: 27 00 00 AND   [X+0],0
09D8: DE 04    JNC   0x07DD
09DA: 03 09    ADD   A,[X+9]
09DC: 04 1C    ADD   [28],A
09DE: 03 4B    ADD   A,[X+75]
09E0: 00       SWI   
09E1: 41 00 4C AND   REG[0],76
09E4: 00       SWI   
09E5: 45 00 54 XOR   REG[0],84
09E8: 00       SWI   
09E9: 52 00    MOV   A,[X+0]
09EB: 4F       MOV   X,SP
09EC: 00       SWI   
09ED: 4E       SWAP  SP,A
09EE: 00       SWI   
09EF: 20       POP   X
09F0: 00       SWI   
09F1: 41 00 2E AND   REG[0],46
09F4: 00       SWI   
09F5: 53 00    MOV   [0],A
09F7: 2E 00 1A OR    [0],26
09FA: 03 42    ADD   A,[X+66]
09FC: 00       SWI   
09FD: 75       INC   X
09FE: 00       SWI   
09FF: 72 00    XOR   F,0
0A01: 73       CPL   A
0A02: 00       SWI   
0A03: 61 00    MOV   REG[X+0],A
0A05: 72 00    XOR   F,0
0A07: 61 00    MOV   REG[X+0],A
0A09: 79       DEC   X
0A0A: 00       SWI   
0A0B: 20       POP   X
0A0C: 00       SWI   
0A0D: 41 00 54 AND   REG[0],84
0A10: 00       SWI   
0A11: 50 00    MOV   A,0
0A13: 14 03    SUB   [3],A
0A15: 53 00    MOV   [0],A
0A17: 4E       SWAP  SP,A
0A18: 00       SWI   
0A19: 3A 00    CMP   A,[0]
0A1B: 30       HALT  
0A1C: 00       SWI   
0A1D: 30       HALT  
0A1E: 00       SWI   
0A1F: 33 00    XOR   A,[X+0]
0A21: 34 00    XOR   [0],A
0A23: 33 00    XOR   A,[X+0]
0A25: 33 00    XOR   A,[X+0]
0A27: 1A 03    SBB   A,[3]
0A29: 42 00 75 AND   REG[X+0],117
0A2C: 00       SWI   
0A2D: 72 00    XOR   F,0
0A2F: 73       CPL   A
0A30: 00       SWI   
0A31: 61 00    MOV   REG[X+0],A
0A33: 72 00    XOR   F,0
0A35: 61 00    MOV   REG[X+0],A
0A37: 79       DEC   X
0A38: 00       SWI   
0A39: 20       POP   X
0A3A: 00       SWI   
0A3B: 41 00 54 AND   REG[0],84
0A3E: 00       SWI   
0A3F: 50 00    MOV   A,0

FILE: lib\usbfs_1_cls_hid.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: USBFS_1_cls_hid.asm
                                   (0004) ;;   Version: 1.1, Updated on 2006/06/19 at 11:41:37
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: USB Human Interface Device (HID) Class request implemenatation
                                   (0008) ;;               for the CY8C24090 and CY7C64215 family of devices
                                   (0009) ;;
                                   (0010) ;;  NOTE: User Module APIs conform to the fastcall convention for marshalling
                                   (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                   (0012) ;;        This means it is the caller's responsibility to preserve any values
                                   (0013) ;;        in the X and A registers that are still needed after the API
                                   (0014) ;;        function returns. Even though these registers may be preserved now,
                                   (0015) ;;        there is no guarantee they will be preserved in future releases.
                                   (0016) ;;-----------------------------------------------------------------------------
                                   (0017) ;;  Copyright (c) Cypress Semiconductor 2005. All Rights Reserved.
                                   (0018) ;;*****************************************************************************
                                   (0019) ;;*****************************************************************************
                                   (0020) 
                                   (0021) include "m8c.inc"
                                   (0022) include "USBFS_1_macros.inc"
                                   (0023) include "USBFS_1.inc"
                                   (0024) include "memory.inc"
                                   (0025) 
                                   (0026) ;-----------------------------------------------
                                   (0027) ;  Global Symbols
                                   (0028) ;-----------------------------------------------
                                   (0029) EXPORT USBFS_1_UpdateHIDTimer
                                   (0030) EXPORT _USBFS_1_UpdateHIDTimer
                                   (0031) EXPORT USBFS_1_bGetProtocol
                                   (0032) EXPORT _USBFS_1_bGetProtocol
                                   (0033) ;export of the following items allows an application to initialize the data
                                   (0034) ; if necessary, possibly on reboot or other programatic events (usb reset).
                                   (0035) ; USBFS_1_Protocol is the variable controling boot/report mode for 
                                   (0036) ; HID devices.
                                   (0037) EXPORT  _USBFS_1_IdleReload    ; Idle Timer Reload Value
                                   (0038) EXPORT   USBFS_1_IdleReload    ; Idle Timer Reload Value
                                   (0039) EXPORT  _USBFS_1_Protocol	  ; Active Protocol
                                   (0040) EXPORT   USBFS_1_Protocol    ; Active Protocol
                                   (0041) 
                                   (0042) AREA InterruptRAM (RAM,REL,CON)
                                   (0043) ;-----------------------------------------------
                                   (0044) ;  Constant Definitions
                                   (0045) ;-----------------------------------------------
                                   (0046) ;-----------------------------------------------
                                   (0047) ; Variable Allocation
                                   (0048) ;-----------------------------------------------
                                   (0049) ;----------------------------------------------------------------------------
                                   (0050) ; Interface Setting
                                   (0051) ;----------------------------------------------------------------------------
                                   (0052)   USBFS_1_IdleReload:
                                   (0053)  _USBFS_1_IdleReload:                   BLK   1h    ; Idle Timer Reload Value
                                   (0054)  USBFS_1_IdleTimer:                     BLK   1h    ; Idle Timers
                                   (0055)   USBFS_1_Protocol:   
                                   (0056)  _USBFS_1_Protocol:                     BLK   1h    ; Active Protocol
                                   (0057) 
                                   (0058) AREA UserModules (ROM, REL)
                                   (0059) ;-----------------------------------------------------------------------------
                                   (0060) ;  FUNCTION NAME: USBFS_1_bGetProtocol
                                   (0061) ;
                                   (0062) ;  DESCRIPTION:   Returns the selected protocol value to the application
                                   (0063) ;
                                   (0064) ;-----------------------------------------------------------------------------
                                   (0065) ;
                                   (0066) ;  ARGUMENTS:    A: Interface number
                                   (0067) ;
                                   (0068) ;  RETURNS:      A: Protocol values
                                   (0069) ;
                                   (0070) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0071) ;
                                   (0072) ;  THEORY of OPERATION or PROCEDURE:
                                   (0073) ;
                                   (0074) ;-----------------------------------------------------------------------------
                                   (0075) .SECTION
                                   (0076)  USBFS_1_bGetProtocol:
                                   (0077) _USBFS_1_bGetProtocol:
0A41: 70 BF    AND   F,191         (0078)     RAM_PROLOGUE RAM_USE_CLASS_3
0A43: 62 D3 00 MOV   REG[211],0    (0079) 	RAM_SETPAGE_IDX >USBFS_1_Protocol
0A46: 5C       MOV   X,A           (0080)     mov  X, A                          ; Argument is the index
0A47: 52 41    MOV   A,[X+65]      (0081)     mov  A, [X + USBFS_1_Protocol] ; Return the protocol
0A49: 70 3F    AND   F,63
0A4B: 71 C0    OR    F,192         (0082) 	RAM_EPILOGUE RAM_USE_CLASS_3
0A4D: 7F       RET                 (0083)     ret
                                   (0084) .ENDSECTION
                                   (0085) ;-----------------------------------------------------------------------------
                                   (0086) ;  FUNCTION NAME: USBFS_1_UpdateHIDTimer
                                   (0087) ;
                                   (0088) ;  DESCRIPTION:    Updates the HID report timer and reloads it if it expires
                                   (0089) ;
                                   (0090) ;-----------------------------------------------------------------------------
                                   (0091) ;
                                   (0092) ;  ARGUMENTS:     A: Interface number
                                   (0093) ;
                                   (0094) ;  RETURNS:       A: USB_IDLE_TIMER_EXPIRED, if the timer is running and expired
                                   (0095) ;                    USB_IDLE_TIMER_RUNNING, if the timer is running
                                   (0096) ;                    USB_IDLE_TIMER_INDEFINITE, if the report should be made on change
                                   (0097) ;
                                   (0098) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0099) ;
                                   (0100) ;  THEORY of OPERATION or PROCEDURE:
                                   (0101) ;
                                   (0102) ;-----------------------------------------------------------------------------
                                   (0103) .SECTION
                                   (0104)  USBFS_1_UpdateHIDTimer:
                                   (0105) _USBFS_1_UpdateHIDTimer:
0A4E: 70 BF    AND   F,191         (0106)     RAM_PROLOGUE RAM_USE_CLASS_3
0A50: 62 D3 00 MOV   REG[211],0    (0107) 	RAM_SETPAGE_IDX >USBFS_1_IdleReload
0A53: 5C       MOV   X,A           (0108)     mov  X, A                          ; Make the argument the index
                                   (0109) ; Flow here to check if the timer is "indefinite"
0A54: 3D 3F 00 CMP   [X+63],0      (0110)     cmp	 [X + USBFS_1_IdleReload], 0   ; Indefinite?
0A57: A0 13    JZ    0x0A6B        (0111)     jz   .indefinite                   ; Jump if Indefinite?
                                   (0112) ; Flow here to check the timers
0A59: 7B 40    DEC   [X+64]        (0113)     DEC    [X + USBFS_1_IdleTimer]     ; Decrement the timer
0A5B: C0 08    JC    0x0A64        (0114)     jc   .expired
                                   (0115) ; Flow here if the timer has not expired
0A5D: 50 02    MOV   A,2           (0116)     mov  A, USB_IDLE_TIMER_RUNNING     ; Return value (not expired)
0A5F: 70 3F    AND   F,63
0A61: 71 C0    OR    F,192         (0117) 	RAM_EPILOGUE RAM_USE_CLASS_3
0A63: 7F       RET                 (0118)     ret                                ; Quick exit
                                   (0119) ; Jump here if the timer expired
                                   (0120) .expired:
0A64: 52 3F    MOV   A,[X+63]      (0121)     mov  A, [X + USBFS_1_IdleReload]   ; Reload the timer
0A66: 54 40    MOV   [X+64],A      (0122)     mov  [X + USBFS_1_IdleTimer], A    ; 
0A68: 50 01    MOV   A,1           (0123)     mov  A, USB_IDLE_TIMER_EXPIRED     ; Return value (expired)
0A6A: 7F       RET                 (0124)     ret                                ; Quick exit
                                   (0125) ; Jump here to make return "on change/indefinite"
                                   (0126) .indefinite:
0A6B: 50 00    MOV   A,0           (0127)     mov  A, USB_IDLE_TIMER_INDEFINITE  ; Return value (change/indefinite)
0A6D: 70 3F    AND   F,63
0A6F: 71 C0    OR    F,192         (0128) 	RAM_EPILOGUE RAM_USE_CLASS_3
0A71: 7F       RET                 (0129)     ret                                ; Exit
                                   (0130) .ENDSECTION
                                   (0131) ;-----------------------------------------------------------------------------
                                   (0132) ;  FUNCTION NAME: USBFS_1_CB_d2h_std_ifc_06
                                   (0133) ;
                                   (0134) ;  DESCRIPTION:   Get Interface Descriptor
                                   (0135) ;
                                   (0136) ;****************************************************************
                                   (0137) ; STANDARD INTERFACE IN REQUEST: Get_Interface_Descriptor
                                   (0138) ;****************************************************************
                                   (0139) ;
                                   (0140) ; bmRequestType   : (IN | STANDARD | INTERFACE)    = 81h
                                   (0141) ; bRequest        : GET_DESCRIPTOR                 = 06h    
                                   (0142) ; wValue          : DESCRIPTOR TYPE | INDEX        = xxxxh  
                                   (0143) ; wIndex          : INTERFACE                      = --xxh
                                   (0144) ; wLength         : DESCRIPTOR_LENGTH              = --xxh  
                                   (0145) ; 
                                   (0146) ; The GET_INTERFACE_DESCRIPTOR request returns the specified 
                                   (0147) ; descriptor if the descriptor exists. 
                                   (0148) ;
                                   (0149) ; The upper byte of request_value contains the descriptor type and 
                                   (0150) ; the lower byte contains the descriptor index. request_index 
                                   (0151) ; contains either 0000h or the Language ID. request_length contains 
                                   (0152) ; the descriptor length. The actual descriptor information is 
                                   (0153) ; transferred in subsequent data packets. 
                                   (0154) ;
                                   (0155) ; USB defines only a DEVICE recipient but the HID spec added 
                                   (0156) ; support for the INTERFACE recipient.
                                   (0157) ;
                                   (0158) ; Get Descriptor from an HID interface returns either HID, 
                                   (0159) ; REPORT, or PHYSICAL descriptors.
                                   (0160) ;
                                   (0161) ;****************************************************************
                                   (0162) IF (USB_CB_SRC_d2h_std_ifc_06 & USB_UM_SUPPLIED)
                                   (0163) export  USBFS_1_CB_d2h_std_ifc_06
                                   (0164) USBFS_1_CB_d2h_std_ifc_06:
0A72: 91 34    CALL  0x0BA8        (0165)     call  USBFS_1_GetInterfaceLookupTable  ; Point the the interface lookup table
0A74: 08       PUSH  A             (0166)     push  A                            ; Save the MSB
0A75: 5D 5B    MOV   A,REG[91]     (0167)     mov   A, REG[USBFS_1_EP0DATA+wValueHi] ; Get descriptor type
0A77: 39 21    CMP   A,33          (0168)     cmp   A, DESCR_TYPE_HID_CLASS      ; HID Class descriptor?
0A79: A0 0E    JZ    0x0A88        (0169)     jz    .send_hid_class_descr
0A7B: 39 22    CMP   A,34          (0170)     cmp   A, DESCR_TYPE_HID_REPORT     ; HID Report descriptor?
0A7D: A0 04    JZ    0x0A82        (0171)     jz    .send_hid_report_descr
                                   (0172) ; Jump or flow here if the request is not supported
                                   (0173) .not_supported:
0A7F: 18       POP   A             (0174)     pop   A                            ; Restore the stack
0A80: 81 7F    JMP   0x0C00        (0175)     jmp   USBFS_1_Not_Supported_Local_Hid
                                   (0176) ; Jump here to send the HID Report Descriptor
                                   (0177) .send_hid_report_descr:
0A82: 18       POP   A             (0178)     pop   A                            ; Restore the interface lookup table MSB
0A83: 4B       SWAP  A,X           (0179)     swap  A, X                         ; Add the offset
0A84: 01 02    ADD   A,2           (0180)     add   A, 2                         ; Point to the right table entry
0A86: 80 05    JMP   0x0A8C        (0181)     jmp   .finish
                                   (0182) ; Jump here to send the HID Class Descriptor
                                   (0183) .send_hid_class_descr:
0A88: 18       POP   A             (0184)     pop   A                            ; Restore the interface lookup table MSB
0A89: 4B       SWAP  A,X           (0185)     swap  A, X                         ; Add the offset
0A8A: 01 04    ADD   A,4           (0186)     add   A, 4                         ; Point to the right table entry
                                   (0187) ; Jump or flow here with A:X Pointing to the 
                                   (0188) .finish:
0A8C: 4B       SWAP  A,X           (0189)     swap  A, X                         ; Back where they belong
0A8D: 09 00    ADC   A,0           (0190)     adc   A, 0                         ; Don't forget the carry
0A8F: 55 1F 20 MOV   [31],32       (0191)     mov   [USBFS_1_t2],USBFS_1_t1      ; Set the GETWORD destination 
0A92: 9E 19    CALL  0x08AD        (0192)     call  USBFS_1_GETWORD              ; Get the pointer to the transfer descriptor table
                                   (0193)                                        ; ITempW has the address
                                   (0194) ; Get the interface number
0A94: 5D 5C    MOV   A,REG[92]     (0195)     mov   A, REG[USBFS_1_EP0DATA+wIndexLo] ; Get the interface number
0A96: 53 1F    MOV   [31],A        (0196)     mov   [USBFS_1_t2], A              ; Save it for the call to LOOKUP
0A98: 51 20    MOV   A,[32]        (0197)     mov   A, [USBFS_1_t1]              ; Get the transfer descriptor ROM Address MSB
0A9A: 58 21    MOV   X,[33]        (0198)     mov   X, [USBFS_1_t1+1]            ; Get the transfer descriptor ROM Address LSB
                                   (0199) 
0A9C: 81 66    JMP   0x0C03        (0200)     jmp   USBFS_1_GetTableEntry_Local_Hid
                                   (0201) ENDIF
                                   (0202) ;-----------------------------------------------------------------------------
                                   (0203) ;  FUNCTION NAME: USBFS_1_CB_d2h_cls_ifc_01
                                   (0204) ;
                                   (0205) ;  DESCRIPTION:   Get Report
                                   (0206) ;
                                   (0207) ;****************************************************************
                                   (0208) ; HID CLASS INTERFACE IN REQUEST: Get_Report   
                                   (0209) ;****************************************************************
                                   (0210) ;
                                   (0211) ; bmRequestType  : (IN | CLASS | INTERFACE)       = A1h
                                   (0212) ; bRequest       : GET_REPORT                     = 01h    
                                   (0213) ; wValue         : REPORT TYPE | REPORT ID        = xxxxh  
                                   (0214) ; wIndex         : INTERFACE                      = --xxh
                                   (0215) ; wLength        : REPORT LENGTH                  = --xxh  
                                   (0216) ; 
                                   (0217) ; The GET_REPORT request allows the host to receive a report from 
                                   (0218) ; a specific interface via the control pipe. 
                                   (0219) ;
                                   (0220) ;****************************************************************
                                   (0221) ;-----------------------------------------------------------------------------
                                   (0222) ;
                                   (0223) ;  ARGUMENTS:
                                   (0224) ;
                                   (0225) ;  RETURNS:
                                   (0226) ;
                                   (0227) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0228) ;
                                   (0229) ;  THEORY of OPERATION or PROCEDURE:
                                   (0230) ;
                                   (0231) ;-----------------------------------------------------------------------------
                                   (0232) 
                                   (0233) IF (USB_CB_SRC_d2h_cls_ifc_01 & USB_UM_SUPPLIED)
                                   (0234) export  USBFS_1_CB_d2h_cls_ifc_01
                                   (0235) USBFS_1_CB_d2h_cls_ifc_01:
                                   (0236) 
0A9E: 90 90    CALL  0x0B30        (0237)     call    Find_Report
0AA0: 4B       SWAP  A,X
0AA1: B0 06    JNZ   0x0AA8        (0238)     NULL_PTR_CHECK USBFS_1_Not_Supported_Local_Hid
0AA3: 4B       SWAP  A,X
0AA4: A1 5B    JZ    0x0C00
0AA6: 80 02    JMP   0x0AA9
0AA8: 4B       SWAP  A,X
                                   (0239)     
0AA9: 81 59    JMP   0x0C03        (0240)     jmp     USBFS_1_GetTableEntry_Local_Hid
0AAB: 00       SWI   
0AAC: 01 00    ADD   A,0
0AAE: 01 00    ADD   A,0
0AB0: 3F 00    MVI   [0],A
0AB2: 00       SWI   
0AB3: DE 01    JNC   0x08B5
0AB5: 00       SWI   
0AB6: 01 00    ADD   A,0
0AB8: 40       NOP   
0AB9: 00       SWI   
0ABA: 00       SWI   
0ABB: DE 5D    JNC   0x0919
                                   (0241) 
                                   (0242) ENDIF
                                   (0243) ;-----------------------------------------------------------------------------
                                   (0244) ;  FUNCTION NAME: USBFS_1_CB_d2h_cls_ifc_02
                                   (0245) ;
                                   (0246) ;  DESCRIPTION:   Get Idle
                                   (0247) ;
                                   (0248) ;****************************************************************
                                   (0249) ; HID CLASS INTERFACE IN REQUEST: Get_Idle
                                   (0250) ;****************************************************************
                                   (0251) ;
                                   (0252) ; bmRequestType  : (OUT | CLASS | INTERFACE)      = A1h
                                   (0253) ; bRequest       : GET_IDLE                       = 02h    
                                   (0254) ; wValue         : REPORT ID                      = 00xxh  
                                   (0255) ; wIndex         : INTERFACE                      = --xxh
                                   (0256) ; wLength        : Report Size                    = 0001h  
                                   (0257) ; 
                                   (0258) ; The GET_IDLE request reads the current idle rate for a given 
                                   (0259) ; input report on a specific interface. 
                                   (0260) ;
                                   (0261) ;****************************************************************
                                   (0262) ;-----------------------------------------------------------------------------
                                   (0263) ;
                                   (0264) ;  ARGUMENTS:
                                   (0265) ;
                                   (0266) ;  RETURNS:
                                   (0267) ;
                                   (0268) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0269) ;
                                   (0270) ;  THEORY of OPERATION or PROCEDURE:
                                   (0271) ;
                                   (0272) ;-----------------------------------------------------------------------------
                                   (0273) 
                                   (0274) IF (USB_CB_SRC_d2h_cls_ifc_02 & USB_UM_SUPPLIED)
                                   (0275) ; TODO: Should this table move to another file (GetIdleTable)
                                   (0276) ; TODO: How will we build this table to the correct size? (GetIdleTable)
                                   (0277) .LITERAL
                                   (0278) GetSetIdleTable:
                                   (0279)     TD_START_TABLE  1h                 ; One entry for each interface
                                   (0280)     TD_ENTRY        USB_DS_RAM, 1, USBFS_1_IdleReload,   NULL_PTR  ; Reuse the transfer buffer
                                   (0281)     TD_ENTRY        USB_DS_RAM, 1, USBFS_1_IdleReload+1, NULL_PTR  ; Reuse the transfer buffer
                                   (0282) .ENDLITERAL
                                   (0283) 
                                   (0284) export  USBFS_1_CB_d2h_cls_ifc_02
                                   (0285) USBFS_1_CB_d2h_cls_ifc_02:
                                   (0286) 
                                   (0287) ; TODO: Verify that report numbers 1 to n (or 0 to n-1)
0ABD: 5A 39    MOV   [57],X        (0288)     mov   A, REG[USBFS_1_EP0DATA+wValueLo] ; Get the report number
0ABF: 00       SWI                 (0289)     cmp   A, 0                         ; We don't support report by report idle
0AC0: B1 3F    JNZ   0x0C00        (0290)     jnz   USBFS_1_Not_Supported_Local_Hid
                                   (0291) 
0AC2: 5D 5C    MOV   A,REG[92]     (0292)     mov   A, REG[USBFS_1_EP0DATA+wIndexLo] ; Get the interface number
0AC4: 39 01    CMP   A,1           (0293)     cmp   A, 1h                        ; We don't support report by report idle
0AC6: D1 39    JNC   0x0C00        (0294)     jnc   USBFS_1_Not_Supported_Local_Hid
                                   (0295) 
                                   (0296) 
0AC8: 53 1F    MOV   [31],A        (0297)     mov   [USBFS_1_t2], A              ; Use the UM temp var--Selector
0ACA: 50 0A    MOV   A,10          (0298)     mov   A,>GetSetIdleTable           ; Get the ROM Address MSB
0ACC: 57 AB    MOV   X,171         (0299)     mov   X,<GetSetIdleTable           ; Get the ROM Address LSB
                                   (0300)     
0ACE: 81 34    JMP   0x0C03        (0301)     jmp   USBFS_1_GetTableEntry_Local_Hid
0AD0: 01 00    ADD   A,0
0AD2: 00       SWI   
0AD3: 01 0A    ADD   A,10
0AD5: E1 00    JACC  0x0BD6
0AD7: 00       SWI   
0AD8: DE 00    JNC   0x08D9
0ADA: 00       SWI   
0ADB: 01 0A    ADD   A,10
0ADD: E2 00    JACC  0x0CDE
0ADF: 00       SWI   
0AE0: DE 00    JNC   0x08E1
0AE2: 01 5D    ADD   A,93
                                   (0302) 
                                   (0303) ENDIF
                                   (0304) 
                                   (0305) ;-----------------------------------------------------------------------------
                                   (0306) ;  FUNCTION NAME: USBFS_1_CB_d2h_cls_ifc_03
                                   (0307) ;
                                   (0308) ;  DESCRIPTION:   Get Protocol
                                   (0309) ;
                                   (0310) ;****************************************************************
                                   (0311) ; HID CLASS INTERFACE IN REQUEST: Get_Protocol
                                   (0312) ;****************************************************************
                                   (0313) ;
                                   (0314) ; bmRequestType  : (OUT | CLASS | INTERFACE)      = A1h
                                   (0315) ; bRequest       : GET_PROTOCOL                   = 03h    
                                   (0316) ; wValue         : RESERVED                       = 0000h  
                                   (0317) ; wIndex         : INTERFACE                      = --xxh
                                   (0318) ; wLength        : SIZEOF_INTERFACE_PROTOCOL      = 0001h  
                                   (0319) ; 
                                   (0320) ; The GET_PROTOCOL request reads which protocol is currently 
                                   (0321) ; active.
                                   (0322) ;
                                   (0323) ;****************************************************************
                                   (0324) ;-----------------------------------------------------------------------------
                                   (0325) ;
                                   (0326) ;  ARGUMENTS:
                                   (0327) ;
                                   (0328) ;  RETURNS:
                                   (0329) ;
                                   (0330) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0331) ;
                                   (0332) ;  THEORY of OPERATION or PROCEDURE:
                                   (0333) ;
                                   (0334) ;-----------------------------------------------------------------------------
                                   (0335) IF (USB_CB_SRC_d2h_cls_ifc_03 & USB_UM_SUPPLIED)
                                   (0336) 
                                   (0337) .LITERAL
                                   (0338) GetProtocolTable:
                                   (0339)     TD_START_TABLE  2                  ; One entry for BOOT/One entry for REPORT
                                   (0340)     TD_ENTRY        USB_DS_ROM, 1, ROM_ZERO,   NULL_PTR  ; Simply use a a hard coded zero or one
                                   (0341)     TD_ENTRY        USB_DS_ROM, 1, ROM_ONE,    NULL_PTR  ; 
                                   (0342) ROM_ZERO:   DB  0
                                   (0343) ROM_ONE:    DB  1
                                   (0344) .ENDLITERAL
                                   (0345) 
                                   (0346) export  USBFS_1_CB_d2h_cls_ifc_03
                                   (0347) USBFS_1_CB_d2h_cls_ifc_03:
0AE4: 5C       MOV   X,A           (0348)     mov   A, REG[USBFS_1_EP0DATA+wIndexLo]  ; Get the interface number
0AE5: 39 01    CMP   A,1           (0349)     cmp   A, 1h                        ; Range check
0AE7: D1 18    JNC   0x0C00        (0350)     jnc   USBFS_1_Not_Supported_Local_Hid
                                   (0351) 
0AE9: 5C       MOV   X,A           (0352)     mov   X, A                         ; Get the protocol for the requested interface
0AEA: 52 41    MOV   A,[X+65]      (0353)     mov   A, [X + USBFS_1_Protocol]    ; 
                                   (0354) 
0AEC: 53 1F    MOV   [31],A        (0355)     mov   [USBFS_1_t2], A              ; Use the UM temp var--Selector
                                   (0356) 
0AEE: 50 0A    MOV   A,10          (0357)     mov   A,>GetProtocolTable          ; Get the ROM Address MSB
0AF0: 57 D0    MOV   X,208         (0358)     mov   X,<GetProtocolTable          ; Get the ROM Address LSB
                                   (0359)     
0AF2: 81 10    JMP   0x0C03        (0360)     jmp   USBFS_1_GetTableEntry_Local_Hid
                                   (0361) ENDIF
                                   (0362) ;-----------------------------------------------------------------------------
                                   (0363) ;  FUNCTION NAME: USBFS_1_CB_h2d_cls_ifc_09
                                   (0364) ;
                                   (0365) ;  DESCRIPTION:   Set Report
                                   (0366) ;
                                   (0367) ;****************************************************************
                                   (0368) ; HID CLASS INTERFACE OUT REQUEST: Set_Report
                                   (0369) ;****************************************************************
                                   (0370) ;
                                   (0371) ; bmRequestType   : (OUT | CLASS | INTERFACE)      = 21h
                                   (0372) ; bRequest        : SET_REPORT                     = 09h    
                                   (0373) ; wValue          : REPORT TYPE | REPORT ID        = xxxxh  
                                   (0374) ; wIndex          : INTERFACE                      = --xxh
                                   (0375) ; wLength         : REPORT LENGTH                  = --xxh  
                                   (0376) ; 
                                   (0377) ; The SET_REPORT request allows the host to send a report to the 
                                   (0378) ; device, possibly setting the state of input, output or feature 
                                   (0379) ; controls. 
                                   (0380) ;
                                   (0381) ;****************************************************************
                                   (0382) ;-----------------------------------------------------------------------------
                                   (0383) ;
                                   (0384) ;  ARGUMENTS:
                                   (0385) ;
                                   (0386) ;  RETURNS:
                                   (0387) ;
                                   (0388) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0389) ;
                                   (0390) ;  THEORY of OPERATION or PROCEDURE:
                                   (0391) ;
                                   (0392) ;-----------------------------------------------------------------------------
                                   (0393) 
                                   (0394) IF (USB_CB_SRC_h2d_cls_ifc_09 & USB_UM_SUPPLIED)
                                   (0395) export  USBFS_1_CB_h2d_cls_ifc_09
                                   (0396) USBFS_1_CB_h2d_cls_ifc_09:
0AF4: 90 3A    CALL  0x0B30        (0397)     CALL    Find_Report
0AF6: 4B       SWAP  A,X
0AF7: B0 06    JNZ   0x0AFE        (0398)     NULL_PTR_CHECK USBFS_1_Not_Supported_Local_Hid
0AF9: 4B       SWAP  A,X
0AFA: A1 05    JZ    0x0C00
0AFC: 80 02    JMP   0x0AFF
0AFE: 4B       SWAP  A,X
                                   (0399)     
0AFF: 81 03    JMP   0x0C03        (0400)     JMP     USBFS_1_GetTableEntry_Local_Hid
                                   (0401) ENDIF
                                   (0402) ;-----------------------------------------------------------------------------
                                   (0403) ;  FUNCTION NAME: USBFS_1_CB_h2d_cls_ifc_10
                                   (0404) ;
                                   (0405) ;  DESCRIPTION:   Set Idle
                                   (0406) ;
                                   (0407) ;****************************************************************
                                   (0408) ; HID CLASS INTERFACE OUT REQUEST: Set_Idle
                                   (0409) ;****************************************************************
                                   (0410) ;
                                   (0411) ; bmRequestType   : (OUT | CLASS | INTERFACE)      = 21h
                                   (0412) ; bRequest        : SET_IDLE                       = 0Ah    
                                   (0413) ; wValue          : DURATION | REPORT ID           = xxxxh  
                                   (0414) ; wIndex          : INTERFACE                      = --xxh
                                   (0415) ; wLength         : ZERO                           = 0000h  
                                   (0416) ; 
                                   (0417) ; The SET_IDLE request silences a particular input report (or all 
                                   (0418) ; input reports) on a specific interface until a new event occurs 
                                   (0419) ; or the specified amount of time passes. 
                                   (0420) ;
                                   (0421) ;****************************************************************
                                   (0422) ; Note: This function does not support multiple reports per interface.
                                   (0423) ;****************************************************************
                                   (0424) ;-----------------------------------------------------------------------------
                                   (0425) ;
                                   (0426) ;  ARGUMENTS:
                                   (0427) ;
                                   (0428) ;  RETURNS:
                                   (0429) ;
                                   (0430) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0431) ;
                                   (0432) ;  THEORY of OPERATION or PROCEDURE:
                                   (0433) ;
                                   (0434) ;-----------------------------------------------------------------------------
                                   (0435) 
                                   (0436) IF (USB_CB_SRC_h2d_cls_ifc_10 & USB_UM_SUPPLIED)
                                   (0437) export  USBFS_1_CB_h2d_cls_ifc_10
                                   (0438) USBFS_1_CB_h2d_cls_ifc_10:
                                   (0439) 
                                   (0440) ; TODO: Verify that report numbers 1 to n (or 0 to n-1)
0B01: 5D 5A    MOV   A,REG[90]     (0441)     mov   A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the report number
0B03: 39 00    CMP   A,0           (0442)     cmp   A, 0                         ; We don't support report by report idle
0B05: B0 FA    JNZ   0x0C00        (0443)     jnz   USBFS_1_Not_Supported_Local_Hid
                                   (0444) 
0B07: 5D 5C    MOV   A,REG[92]     (0445)     mov   A, REG[USBFS_1_EP0DATA+wIndexLo]  ; Get the interface number
0B09: 39 01    CMP   A,1           (0446)     cmp   A, 1h                        ; Range Check
0B0B: D0 F4    JNC   0x0C00        (0447)     jnc   USBFS_1_Not_Supported_Local_Hid
                                   (0448) 
0B0D: 5C       MOV   X,A           (0449)     mov   X, A                         ; Interface Number becomes an index
                                   (0450) 
0B0E: 5D 5B    MOV   A,REG[91]     (0451)     mov   A, REG[USBFS_1_EP0DATA+wValueHi]  ; Get the duration
                                   (0452) 
0B10: 54 3F    MOV   [X+63],A      (0453)     mov   [X+USBFS_1_IdleReload], A    ; Save the reload immediately
0B12: 39 00    CMP   A,0           (0454)     cmp   A, 0                         ; Is this request setting the duration to indefinite?
0B14: A0 06    JZ    0x0B1B        (0455)     jz    .reload                      ; If so, reload the timer 
                                   (0456) 
                                   (0457)     ; Otherwise, we need to determine if we reset the current expiry
                                   (0458)     ; (HID Spec says to send the next report if we are within 4 ms (1 count)
                                   (0459)     ; of sending the next report
0B16: 3D 40 01 CMP   [X+64],1      (0460)     cmp   [X+USBFS_1_IdleTimer], 1     ; Within 4 ms?
0B19: A0 03    JZ    0x0B1D        (0461)     jz    .done                        ; Jump to let the timer expire "naturally" 
                                   (0462) 
                                   (0463) ; Jump or Flow here to reload the timer
                                   (0464) .reload:
0B1B: 54 40    MOV   [X+64],A      (0465)     mov   [x+USBFS_1_IdleTimer], A     ; Reload the timer
                                   (0466)             
                                   (0467) .done:
0B1D: 8C 60    JMP   0x077E        (0468)     jmp   USBFS_1_NoDataStageControlTransfer
                                   (0469) 
                                   (0470) ENDIF
                                   (0471) 
                                   (0472) ;-----------------------------------------------------------------------------
                                   (0473) ;  FUNCTION NAME: USBFS_1_CB_h2d_cls_ifc_11
                                   (0474) ;
                                   (0475) ;  DESCRIPTION:   Set Idle
                                   (0476) ;
                                   (0477) ;****************************************************************
                                   (0478) ; HID CLASS INTERFACE OUT REQUEST: Set_Protocol
                                   (0479) ;****************************************************************
                                   (0480) ;
                                   (0481) ; bmRequestType  : (OUT | CLASS | INTERFACE)      = 21h
                                   (0482) ; bRequest       : SET_PROTOCOL                   = 0Bh    
                                   (0483) ; wValue         : DURATION | REPORT ID           = xxxxh  
                                   (0484) ; wIndex         : PROTOCOL                       = --xxh
                                   (0485) ; wLength        : ZERO                           = 0000h  
                                   (0486) ; 
                                   (0487) ; The SET_PROTOCOL request switches between the boot protocol and 
                                   (0488) ; the report protocol (or vice versa). 
                                   (0489) ;
                                   (0490) ;****************************************************************
                                   (0491) ;-----------------------------------------------------------------------------
                                   (0492) ;
                                   (0493) ;  ARGUMENTS:
                                   (0494) ;
                                   (0495) ;  RETURNS:
                                   (0496) ;
                                   (0497) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0498) ;
                                   (0499) ;  THEORY of OPERATION or PROCEDURE:
                                   (0500) ;
                                   (0501) ;-----------------------------------------------------------------------------
                                   (0502) IF (USB_CB_SRC_h2d_cls_ifc_11 & USB_UM_SUPPLIED)
                                   (0503) export  USBFS_1_CB_h2d_cls_ifc_11
                                   (0504) USBFS_1_CB_h2d_cls_ifc_11:
0B1F: 5D 5C    MOV   A,REG[92]     (0505)     mov   A, REG[USBFS_1_EP0DATA+wIndexLo]  ; Get the interface number
0B21: 39 01    CMP   A,1           (0506)     cmp   A, 1h                        ; Range check
0B23: D0 DC    JNC   0x0C00        (0507)     jnc   USBFS_1_Not_Supported_Local_Hid
                                   (0508) 
0B25: 5C       MOV   X,A           (0509)     mov   X, A                         ; Save the interface number
                                   (0510) 
0B26: 5D 5A    MOV   A,REG[90]     (0511)     mov   A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the protocol
0B28: 39 02    CMP   A,2           (0512)     cmp   A, (1+1)                     ; Must be zero or one
0B2A: D0 D5    JNC   0x0C00        (0513)     jnc   USBFS_1_Not_Supported_Local_Hid
                                   (0514) 
0B2C: 54 41    MOV   [X+65],A      (0515)     mov   [X + USBFS_1_Protocol], A    ; Save the new protocol
                                   (0516) 
0B2E: 8C 4F    JMP   0x077E        (0517)     jmp   USBFS_1_NoDataStageControlTransfer
                                   (0518) 
                                   (0519) ENDIF
                                   (0520) ;-----------------------------------------------------------------------------
                                   (0521) ;  FUNCTION NAME:   Find_Report
                                   (0522) ;
                                   (0523) ;  DESCRIPTION:     Scan the HID Report Tree and return a pointer to the 
                                   (0524) ;                   HID Report Transfer Descriptor (TD) or NULL
                                   (0525) ;                   This function is called in during the processing of
                                   (0526) ;                   GET_REPORT or SET_REPORT HID Class Requests.
                                   (0527) ;
                                   (0528) ;-----------------------------------------------------------------------------
                                   (0529) ;
                                   (0530) ;  ARGUMENTS:       
                                   (0531) ;
                                   (0532) ;  RETURNS:
                                   (0533) ;
                                   (0534) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0535) ;
                                   (0536) ;  THEORY of OPERATION or PROCEDURE:
                                   (0537) ;
                                   (0538) ;-----------------------------------------------------------------------------
                                   (0539) Find_Report:
0B30: 90 76    CALL  0x0BA8        (0540)     call  USBFS_1_GetInterfaceLookupTable  ; Point the the interface lookup table
                                   (0541)     ; The first entry of the table point to the report table.
0B32: 55 1F 20 MOV   [31],32       (0542)     mov   [USBFS_1_t2],USBFS_1_t1      ; Set the GETWORD destination 
0B35: 9D 76    CALL  0x08AD        (0543)     call  USBFS_1_GETWORD              ; Get the pointer to the transfer descriptor table
                                   (0544)                                        ; ITempW has the address
0B37: 5D 5C    MOV   A,REG[92]     (0545)     mov   A, REG[USBFS_1_EP0DATA+wIndexLo]  ; Get the interface number
0B39: 53 1F    MOV   [31],A        (0546)     mov   [USBFS_1_t2], A              ; Use the UM temp var--Selector
0B3B: 51 20    MOV   A,[32]        (0547)     mov   A, [USBFS_1_t1]              ; Get the Table Address MSB
0B3D: 58 21    MOV   X,[33]        (0548)     mov   X, [USBFS_1_t1+1]            ; Get the Table Address LSB
                                   (0549) 
0B3F: 65 1F    ASL   [31]          (0550)     asl   [USBFS_1_t2] ; Convert the index to offset
                                   (0551) 
0B41: 4B       SWAP  A,X           (0552)     swap  A, X
0B42: 02 1F    ADD   A,[31]        (0553)     add   A, [USBFS_1_t2]
0B44: 4B       SWAP  A,X           (0554)     swap  A, X
0B45: 09 00    ADC   A,0           (0555)     adc   A, 0                         ; A:X now points to the table entry we want
0B47: 71 40    OR    F,64
                                   (0556) 
                                   (0557) ; Get the pointer to the Report Type Table
0B49: 08       PUSH  A             (0558)     GET_WORD
0B4A: 08       PUSH  A
0B4B: 28       ROMX  
0B4C: 10       PUSH  X
0B4D: 4F       MOV   X,SP
0B4E: 54 FD    MOV   [X-3],A
0B50: 20       POP   X
0B51: 18       POP   A
0B52: 75       INC   X
0B53: 09 00    ADC   A,0
0B55: 28       ROMX  
0B56: 5C       MOV   X,A
0B57: 18       POP   A
0B58: 70 3F    AND   F,63
0B5A: 71 00    OR    F,0
                                   (0559) 
                                   (0560) ; Dereference to the requested Report Type
0B5C: 08       PUSH  A             (0561)     push  A                            ; Don't loose the pointer MSB
0B5D: 5D 5B    MOV   A,REG[91]     (0562)     mov   A, REG[USBFS_1_EP0DATA+wValueHi]  ; Get the Report Type
0B5F: 78       DEC   A             (0563)     dec   A                            ; Make it 0 based
0B60: 53 1F    MOV   [31],A        (0564)     mov   [USBFS_1_t2], A              ; Use the UM temp var--Selector
0B62: 18       POP   A             (0565)     pop   A                            ; Get the MSB back
0B63: 08       PUSH  A             (0566)     push  A                            ; Don't loose the pointer MSB
0B64: 28       ROMX                (0567)     romx                               ; Get the table size
0B65: 3A 1F    CMP   A,[31]        (0568)     cmp   A, [USBFS_1_t2]              ; Range check
0B67: C0 3B    JC    0x0BA3        (0569)     jc    .not_supported_pop_1
                                   (0570)         
0B69: 18       POP   A             (0571)     pop   A                            ; Get the MSB back
0B6A: 75       INC   X             (0572)     inc   X                            ; Point to the next  entry
0B6B: 09 00    ADC   A,0           (0573)     adc   A, 0                         ;
0B6D: 65 1F    ASL   [31]
                                   (0574) 
0B6F: 65 1F    ASL   [31]          (0575)     LT_INDEX_TO_OFFSET USBFS_1_t2      ; Convert the index to offset
                                   (0576) 
0B71: 4B       SWAP  A,X           (0577)     swap  A, X
0B72: 02 1F    ADD   A,[31]        (0578)     add   A, [USBFS_1_t2]
0B74: 4B       SWAP  A,X           (0579)     swap  A, X
0B75: 09 00    ADC   A,0           (0580)     adc   A, 0                         ; A:X now points to the table entry we want
0B77: 71 40    OR    F,64
                                   (0581) ; Get the pointer to the requested Report Table
0B79: 08       PUSH  A             (0582)     GET_WORD                            ; A:X points to the 
0B7A: 08       PUSH  A
0B7B: 28       ROMX  
0B7C: 10       PUSH  X
0B7D: 4F       MOV   X,SP
0B7E: 54 FD    MOV   [X-3],A
0B80: 20       POP   X
0B81: 18       POP   A
0B82: 75       INC   X
0B83: 09 00    ADC   A,0
0B85: 28       ROMX  
0B86: 5C       MOV   X,A
0B87: 18       POP   A
0B88: 70 3F    AND   F,63
0B8A: 71 00    OR    F,0
0B8C: 4B       SWAP  A,X
                                   (0583) 
0B8D: B0 06    JNZ   0x0B94        (0584)     NULL_PTR_CHECK .not_supported      ; Null Table entries indicated not supported
0B8F: 4B       SWAP  A,X
0B90: A0 13    JZ    0x0BA4
0B92: 80 02    JMP   0x0B95
0B94: 4B       SWAP  A,X
                                   (0585) ; Dereference to the requested TRANSFER DESCRIPTOR
0B95: 08       PUSH  A             (0586)     push  A                            ; Don't loose the pointer MSB
0B96: 5D 5A    MOV   A,REG[90]     (0587)     mov   A, REG[USBFS_1_EP0DATA+wValueLo]  ; Get the Report ID
0B98: 53 1F    MOV   [31],A        (0588)     mov   [USBFS_1_t2], A              ; Use the UM temp var--Selector
0B9A: 18       POP   A             (0589)     pop   A                            ; Get the MSB back
0B9B: 08       PUSH  A             (0590)     push  A                            ; Don't loose the pointer MSB
0B9C: 28       ROMX                (0591)     romx                               ; Get the table size
0B9D: 3A 1F    CMP   A,[31]        (0592)     cmp   A, [USBFS_1_t2]              ; Range check
0B9F: C0 03    JC    0x0BA3        (0593)     jc    .not_supported_pop_1
                                   (0594)         
0BA1: 18       POP   A             (0595)     pop   A                            ; Get the MSB back
                                   (0596) 
0BA2: 7F       RET                 (0597)     ret                                ; Finished A:X point to the TD
                                   (0598) 
                                   (0599) .not_supported_pop_1:
0BA3: 18       POP   A             (0600)     pop   A                            ; Restore the stack
                                   (0601) .not_supported:
0BA4: 50 00    MOV   A,0           (0602)     mov   A, 0                         ; Return a null pointer
0BA6: 5C       MOV   X,A           (0603)     mov   X, A                         ; 
0BA7: 7F       RET                 (0604)     ret
                                   (0605) 
                                   (0606) ;-----------------------------------------------------------------------------
                                   (0607) ;  FUNCTION NAME: USBFS_1_GetInterfaceLookupTable
                                   (0608) ;
                                   (0609) ;  DESCRIPTION:   Point to the interface lookup table
                                   (0610) ;
                                   (0611) ;-----------------------------------------------------------------------------
                                   (0612) ;
                                   (0613) ;  ARGUMENTS:
                                   (0614) ;
                                   (0615) ;  RETURNS:
                                   (0616) ;
                                   (0617) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0618) ;
                                   (0619) ;  THEORY of OPERATION or PROCEDURE:
                                   (0620) ;
                                   (0621) ;-----------------------------------------------------------------------------
                                   (0622) export  USBFS_1_GetInterfaceLookupTable:
                                   (0623) USBFS_1_GetInterfaceLookupTable:
0BA8: 9D 25    CALL  0x08CF        (0624)     call  USBFS_1_GET_CONFIG_TABLE_ENTRY ; Get the CONFIG_LOOKUP entry
0BAA: 4B       SWAP  A,X           (0625)     swap  A, X                         ; Second entry points to the HID_LOOKUP table
0BAB: 01 02    ADD   A,2           (0626)     add   A, 2                         ; So add two
0BAD: 4B       SWAP  A,X           (0627)     swap  A, X                         ; 
0BAE: 09 00    ADC   A,0           (0628)     adc   A, 0                         ; Don't forget the carry
0BB0: 55 1F 20 MOV   [31],32       (0629)     mov   [USBFS_1_t2],USBFS_1_t1      ; Set the GETWORD destination 
0BB3: 9C F8    CALL  0x08AD        (0630)     call  USBFS_1_GETWORD              ; Get the pointer to the HID_LOOKUP table
                                   (0631)                                        ; ITempW has the address
0BB5: 51 20    MOV   A,[32]        (0632)     mov   A, [USBFS_1_t1]              ; Get the table address MSB
0BB7: 58 21    MOV   X,[33]        (0633)     mov   X, [USBFS_1_t1+1]            ; Get the table address LSB
0BB9: 7F       RET                 (0634)     ret
                                   (0635) 
                                   (0636) 
                                   (0637) 
                                   (0638) 
                                   (0639) ;-----------------------------------------------------------------------------
                                   (0640) ;-----------------------------------------------------------------------------
                                   (0641) ;  USB 2nd Tier Dispactch Jump Tables for HID Class Requests (based on bRequest)
                                   (0642) ;-----------------------------------------------------------------------------
                                   (0643) ;  FUNCTION NAME: ;  USB 2nd Tier Dispactch Jump Table
                                   (0644) ;
                                   (0645) ;  DESCRIPTION:   The following tables dispatch to the Standard request handler
                                   (0646) ;                 functions.  (Assumes bmRequestType(5:6) is 0, Standard)
                                   (0647) ;
                                   (0648) ;-----------------------------------------------------------------------------
                                   (0649) ;
                                   (0650) ;  ARGUMENTS:
                                   (0651) ;
                                   (0652) ;  RETURNS:
                                   (0653) ;
                                   (0654) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0655) ;
                                   (0656) ;  THEORY of OPERATION or PROCEDURE:
                                   (0657) ;
                                   (0658) ;-----------------------------------------------------------------------------
                                   (0659) ;-----------------------------------------------------------------------------
                                   (0660) USBFS_1_DT_h2d_cls_ifc:
                                   (0661) ;-----------------------------------------------------------------------------
                                   (0662) 
0BBA: 80 45    JMP   0x0C00        (0663)     jmp     USBFS_1_CB_h2d_cls_ifc_00
0BBC: 80 43    JMP   0x0C00        (0664)     jmp     USBFS_1_CB_h2d_cls_ifc_01
0BBE: 80 41    JMP   0x0C00        (0665)     jmp     USBFS_1_CB_h2d_cls_ifc_02
0BC0: 80 3F    JMP   0x0C00        (0666)     jmp     USBFS_1_CB_h2d_cls_ifc_03
0BC2: 80 3D    JMP   0x0C00        (0667)     jmp     USBFS_1_CB_h2d_cls_ifc_04
0BC4: 80 3B    JMP   0x0C00        (0668)     jmp     USBFS_1_CB_h2d_cls_ifc_05
0BC6: 80 39    JMP   0x0C00        (0669)     jmp     USBFS_1_CB_h2d_cls_ifc_06
0BC8: 80 37    JMP   0x0C00        (0670)     jmp     USBFS_1_CB_h2d_cls_ifc_07
0BCA: 80 35    JMP   0x0C00        (0671)     jmp     USBFS_1_CB_h2d_cls_ifc_08
0BCC: 8F 27    JMP   0x0AF4        (0672)     jmp     USBFS_1_CB_h2d_cls_ifc_09
0BCE: 8F 32    JMP   0x0B01        (0673)     jmp     USBFS_1_CB_h2d_cls_ifc_10
0BD0: 8F 4E    JMP   0x0B1F        (0674)     jmp     USBFS_1_CB_h2d_cls_ifc_11
0BD2: 80 2D    JMP   0x0C00        (0675)     jmp     USBFS_1_CB_h2d_cls_ifc_12
                                   (0676) 
                                   (0677) USBFS_1_DT_h2d_cls_ifc_End:
                                   (0678) USBFS_1_DT_h2d_cls_ifc_Size: equ (USBFS_1_DT_h2d_cls_ifc_End-USBFS_1_DT_h2d_cls_ifc) / 2
                                   (0679) USBFS_1_DT_h2d_cls_ifc_Dispatch::
0BD4: 3C 02 00 CMP   [2],0         (0680)     CMP     [USBFS_1_Configuration], 0 ; Is the device configured?
0BD7: B0 03    JNZ   0x0BDB        (0681)     JNZ     .configured                ; Jump on configured
0BD9: 80 26    JMP   0x0C00        (0682)     JMP     USBFS_1_Not_Supported_Local_Hid  ; Stall the request if not configured
                                   (0683) ; Jump here if the device is configured
                                   (0684) .configured:
0BDB: 5D 59    MOV   A,REG[89]     (0685)     MOV     A, REG[USBFS_1_EP0DATA + bRequest]   ; Get the request number
0BDD: 39 0D    CMP   A,13
0BDF: D0 04    JNC   0x0BE4        (0686)     DISPATCHER USBFS_1_DT_h2d_cls_ifc, USBFS_1_DT_h2d_cls_ifc_Size, USBFS_1_Not_Supported_Local_Hid 
0BE1: 64       ASL   A
0BE2: EF D7    JACC  0x0BBA
0BE4: 80 1B    JMP   0x0C00
                                   (0687) 
                                   (0688) ;-----------------------------------------------------------------------------
                                   (0689) USBFS_1_DT_d2h_cls_ifc:
                                   (0690) ;-----------------------------------------------------------------------------
                                   (0691) 
0BE6: 80 19    JMP   0x0C00        (0692)     jmp     USBFS_1_CB_d2h_cls_ifc_00
0BE8: 8E B5    JMP   0x0A9E        (0693)     jmp     USBFS_1_CB_d2h_cls_ifc_01
0BEA: 8E D1    JMP   0x0ABC        (0694)     jmp     USBFS_1_CB_d2h_cls_ifc_02
0BEC: 8E F6    JMP   0x0AE3        (0695)     jmp     USBFS_1_CB_d2h_cls_ifc_03
                                   (0696) 
                                   (0697) USBFS_1_DT_d2h_cls_ifc_End:
                                   (0698) USBFS_1_DT_d2h_cls_ifc_Size: equ (USBFS_1_DT_d2h_cls_ifc_End-USBFS_1_DT_d2h_cls_ifc) / 2
                                   (0699) USBFS_1_DT_d2h_cls_ifc_Dispatch::
0BEE: 3C 02 00 CMP   [2],0         (0700)     CMP     [USBFS_1_Configuration], 0 ; Is the device configured?
0BF1: B0 03    JNZ   0x0BF5        (0701)     JNZ     .configured                ; Jump on configured
0BF3: 80 0C    JMP   0x0C00        (0702)     JMP     USBFS_1_Not_Supported_Local_Hid  ; Stall the request if not configured
                                   (0703) ; Jump here if the device is configured
                                   (0704) .configured:
0BF5: 5D 59    MOV   A,REG[89]     (0705)     MOV     A, REG[USBFS_1_EP0DATA + bRequest]   ; Get the request number
0BF7: 39 04    CMP   A,4
0BF9: D0 04    JNC   0x0BFE        (0706)     DISPATCHER USBFS_1_DT_d2h_cls_ifc, USBFS_1_DT_d2h_cls_ifc_Size, USBFS_1_Not_Supported_Local_Hid 
0BFB: 64       ASL   A
0BFC: EF E9    JACC  0x0BE6
0BFE: 80 01    JMP   0x0C00
                                   (0707) 
                                   (0708) IF (USB_CB_SRC_d2h_cls_ifc_00 & USB_NOT_SUPPORTED)
                                   (0709) export  USBFS_1_CB_d2h_cls_ifc_00
                                   (0710) USBFS_1_CB_d2h_cls_ifc_00:
                                   (0711) ENDIF
                                   (0712) IF (USB_CB_SRC_d2h_cls_ifc_01 & USB_NOT_SUPPORTED)
                                   (0713) export  USBFS_1_CB_d2h_cls_ifc_01
                                   (0714) USBFS_1_CB_d2h_cls_ifc_01:
                                   (0715) ENDIF
                                   (0716) IF (USB_CB_SRC_d2h_cls_ifc_02 & USB_NOT_SUPPORTED)
                                   (0717) export  USBFS_1_CB_d2h_cls_ifc_02
                                   (0718) USBFS_1_CB_d2h_cls_ifc_02:
                                   (0719) ENDIF
                                   (0720) IF (USB_CB_SRC_d2h_cls_ifc_03 & USB_NOT_SUPPORTED)
                                   (0721) export  USBFS_1_CB_d2h_cls_ifc_03
                                   (0722) USBFS_1_CB_d2h_cls_ifc_03:
                                   (0723) ENDIF
                                   (0724) IF (USB_CB_SRC_h2d_cls_ifc_00 & USB_NOT_SUPPORTED)
                                   (0725) export  USBFS_1_CB_h2d_cls_ifc_00
                                   (0726) USBFS_1_CB_h2d_cls_ifc_00:
                                   (0727) ENDIF
                                   (0728) IF (USB_CB_SRC_h2d_cls_ifc_01 & USB_NOT_SUPPORTED)
                                   (0729) export  USBFS_1_CB_h2d_cls_ifc_01
                                   (0730) USBFS_1_CB_h2d_cls_ifc_01:
                                   (0731) ENDIF
                                   (0732) IF (USB_CB_SRC_h2d_cls_ifc_02 & USB_NOT_SUPPORTED)
                                   (0733) export  USBFS_1_CB_h2d_cls_ifc_02
                                   (0734) USBFS_1_CB_h2d_cls_ifc_02:
                                   (0735) ENDIF
                                   (0736) IF (USB_CB_SRC_h2d_cls_ifc_03 & USB_NOT_SUPPORTED)
                                   (0737) export  USBFS_1_CB_h2d_cls_ifc_03
                                   (0738) USBFS_1_CB_h2d_cls_ifc_03:
                                   (0739) ENDIF
                                   (0740) IF (USB_CB_SRC_h2d_cls_ifc_04 & USB_NOT_SUPPORTED)
                                   (0741) export  USBFS_1_CB_h2d_cls_ifc_04
                                   (0742) USBFS_1_CB_h2d_cls_ifc_04:
                                   (0743) ENDIF
                                   (0744) IF (USB_CB_SRC_h2d_cls_ifc_05 & USB_NOT_SUPPORTED)
                                   (0745) export  USBFS_1_CB_h2d_cls_ifc_05
                                   (0746) USBFS_1_CB_h2d_cls_ifc_05:
                                   (0747) ENDIF
                                   (0748) IF (USB_CB_SRC_h2d_cls_ifc_06 & USB_NOT_SUPPORTED)
                                   (0749) export  USBFS_1_CB_h2d_cls_ifc_06
                                   (0750) USBFS_1_CB_h2d_cls_ifc_06:
                                   (0751) ENDIF
                                   (0752) IF (USB_CB_SRC_h2d_cls_ifc_07 & USB_NOT_SUPPORTED)
                                   (0753) export  USBFS_1_CB_h2d_cls_ifc_07
                                   (0754) USBFS_1_CB_h2d_cls_ifc_07:
                                   (0755) ENDIF
                                   (0756) IF (USB_CB_SRC_h2d_cls_ifc_08 & USB_NOT_SUPPORTED)
                                   (0757) export  USBFS_1_CB_h2d_cls_ifc_08
                                   (0758) USBFS_1_CB_h2d_cls_ifc_08:
                                   (0759) ENDIF
                                   (0760) IF (USB_CB_SRC_h2d_cls_ifc_09 & USB_NOT_SUPPORTED)
                                   (0761) export  USBFS_1_CB_h2d_cls_ifc_09
                                   (0762) USBFS_1_CB_h2d_cls_ifc_09:
                                   (0763) ENDIF
                                   (0764) IF (USB_CB_SRC_h2d_cls_ifc_10 & USB_NOT_SUPPORTED)
                                   (0765) export  USBFS_1_CB_h2d_cls_ifc_10
                                   (0766) USBFS_1_CB_h2d_cls_ifc_10:
                                   (0767) ENDIF
                                   (0768) IF (USB_CB_SRC_h2d_cls_ifc_11 & USB_NOT_SUPPORTED)
                                   (0769) export  USBFS_1_CB_h2d_cls_ifc_11
                                   (0770) USBFS_1_CB_h2d_cls_ifc_11:
                                   (0771) ENDIF
                                   (0772) IF (USB_CB_SRC_h2d_cls_ifc_12 & USB_NOT_SUPPORTED)
                                   (0773) export  USBFS_1_CB_h2d_cls_ifc_12
                                   (0774) USBFS_1_CB_h2d_cls_ifc_12:
                                   (0775) ENDIF
                                   (0776) 
                                   (0777) USBFS_1_Not_Supported_Local_Hid:
0C00: 7D 04 35 LJMP  0x0435        (0778)     LJMP     USBFS_1_Not_Supported
                                   (0779) 
                                   (0780) USBFS_1_GetTableEntry_Local_Hid:
0C03: 7D 08 79 LJMP  0x0879        (0781)     LJMP     USBFS_1_GetTableEntry
0C06: 01 02    ADD   A,2
0C08: 04 08    ADD   [8],A
0C0A: 10       PUSH  X

FILE: lib\usbfs_1.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: USBFS_1.asm
                                   (0004) ;;   Version: 1.1, Updated on 2006/06/19 at 11:41:37
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: USB Device User Module software implementation file
                                   (0008) ;;               for the CY8C24090 and CY7C64215 family of devices
                                   (0009) ;;
                                   (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                   (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                   (0012) ;;        This means it is the caller's responsibility to preserve any values
                                   (0013) ;;        in the X and A registers that are still needed after the API functions
                                   (0014) ;;        returns. For Large Memory Model devices it is also the caller's
                                   (0015) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and
                                   (0016) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                   (0017) ;;        now, there is no guarantee that will remain the case in future releases.
                                   (0018) ;;-----------------------------------------------------------------------------
                                   (0019) ;;  Copyright (c) Cypress Semiconductor 2005. All Rights Reserved.
                                   (0020) ;;*****************************************************************************
                                   (0021) ;;*****************************************************************************
                                   (0022) 
                                   (0023) include "m8c.inc"
                                   (0024) include "memory.inc"
                                   (0025) include "USBFS_1_macros.inc"
                                   (0026) include "USBFS_1.inc"
                                   (0027) IF 0x4 & 0x10000000
                                   (0028) PSOC_ERROR Please run the USB Setup Wizard.  Device Editor, Right Click the USB User Module
                                   (0029) ; This message will only appear if the USB Setup Wizard has not be run and the descriptors
                                   (0030) ; and associated data structures have been created.
                                   (0031) ; After running the USB Setup Wizard, you must also select the Config/Generate Application
                                   (0032) ; menu item from PSoC Designer in order to generate USB User Module data structures and
                                   (0033) ; descriptors.
                                   (0034) ENDIF
                                   (0035) ;-----------------------------------------------
                                   (0036) ;  Global Symbols
                                   (0037) ;-----------------------------------------------
                                   (0038) EXPORT USBFS_1_Start
                                   (0039) EXPORT _USBFS_1_Start
                                   (0040) EXPORT USBFS_1_Stop
                                   (0041) EXPORT _USBFS_1_Stop
                                   (0042) EXPORT USBFS_1_bCheckActivity
                                   (0043) EXPORT _USBFS_1_bCheckActivity
                                   (0044) EXPORT USBFS_1_bGetConfiguration
                                   (0045) EXPORT _USBFS_1_bGetConfiguration
                                   (0046) EXPORT USBFS_1_bGetEPState
                                   (0047) EXPORT _USBFS_1_bGetEPState
                                   (0048) EXPORT USBFS_1_wGetEPCount
                                   (0049) EXPORT _USBFS_1_wGetEPCount
                                   (0050) EXPORT USBFS_1_LoadInEP
                                   (0051) EXPORT _USBFS_1_LoadInEP
                                   (0052) EXPORT USBFS_1_LoadInISOCEP
                                   (0053) EXPORT _USBFS_1_LoadInISOCEP
                                   (0054) EXPORT USBFS_1_EnableOutEP
                                   (0055) EXPORT _USBFS_1_EnableOutEP
                                   (0056) EXPORT USBFS_1_EnableOutISOCEP
                                   (0057) EXPORT _USBFS_1_EnableOutISOCEP
                                   (0058) EXPORT USBFS_1_DisableOutEP
                                   (0059) EXPORT _USBFS_1_DisableOutEP
                                   (0060) EXPORT USBFS_1_bReadOutEP
                                   (0061) EXPORT _USBFS_1_bReadOutEP
                                   (0062) EXPORT USBFS_1_Force
                                   (0063) EXPORT _USBFS_1_Force
                                   (0064) EXPORT USBFS_1_bGetEPAckState
                                   (0065) EXPORT _USBFS_1_bGetEPAckState
                                   (0066) ;EXPORT USBFS_1_Suspend
                                   (0067) ;EXPORT _USBFS_1_Suspend
                                   (0068) ;EXPORT USBFS_1_Resume
                                   (0069) ;EXPORT _USBFS_1_Resume
                                   (0070) EXPORT USBFS_1_bRWUEnabled
                                   (0071) EXPORT _USBFS_1_bRWUEnabled
                                   (0072) 
                                   (0073) AREA InterruptRAM (RAM,REL,CON)
                                   (0074) ;-----------------------------------------------
                                   (0075) ;  Constant Definitions
                                   (0076) ;-----------------------------------------------
                                   (0077) 
                                   (0078) ;-----------------------------------------------
                                   (0079) ;  Variable Allocation
                                   (0080) ;-----------------------------------------------
                                   (0081) EXPORT USBFS_1_APITemp
                                   (0082)  USBFS_1_APITemp:                       BLK   2 ; Two bytes of temporary
                                   (0083)                                                 ; storage shared by the API
                                   (0084)                                                 ; functions
                                   (0085) EXPORT USBFS_1_APIEPNumber, _USBFS_1_APIEPNumber
                                   (0086) _USBFS_1_APIEPNumber:
                                   (0087)  USBFS_1_APIEPNumber:                  BLK   1 ; API storage for speed
                                   (0088) EXPORT USBFS_1_APICount, _USBFS_1_APICount
                                   (0089) _USBFS_1_APICount:
                                   (0090)  USBFS_1_APICount:                     BLK   1 ; API storage for speed
                                   (0091) 
                                   (0092) EXPORT USBFS_1_bActivity
                                   (0093)  USBFS_1_bActivity:                    BLK   1 ; Activity flag (Shared between the ISR and API)
                                   (0094) ;-----------------------------------------------
                                   (0095) ;  Constant Data Allocation
                                   (0096) ;-----------------------------------------------
                                   (0097) AREA UserModules (ROM, REL)
                                   (0098) EXPORT USBFS_1_USB_EP_BIT_LOOKUP
                                   (0099) .LITERAL
                                   (0100) USBFS_1_USB_EP_BIT_LOOKUP:  ;
                                   (0101)     DB     01H                       ; EP0
                                   (0102)     DB     02H                       ; EP1
                                   (0103)     DB     04H                       ; EP2
                                   (0104)     DB     08H                       ; EP3
                                   (0105)     DB     010H                      ; EP4
                                   (0106) .ENDLITERAL
                                   (0107) 
                                   (0108) .SECTION
                                   (0109) ;-----------------------------------------------------------------------------
                                   (0110) ;  FUNCTION NAME: USBFS_1_Start
                                   (0111) ;
                                   (0112) ;  DESCRIPTION:    Starts the USB User Module
                                   (0113) ;                    Sets the device selection
                                   (0114) ;                    Set the configuration to unconfigured
                                   (0115) ;                    Enables the SIE for Address 0
                                   (0116) ;                    Enables the USB pullup (D- for low speed, D+ for full speed)
                                   (0117) ;
                                   (0118) ;-----------------------------------------------------------------------------
                                   (0119) ;
                                   (0120) ;  ARGUMENTS:    A is the desired device
                                   (0121) ;                X is the operation voltage
                                   (0122) ;
                                   (0123) ;  RETURNS:              Nothing
                                   (0124) ;
                                   (0125) ;  SIDE EFFECTS:
                                   (0126) ;    The A and X registers may be modified by this or future implementations
                                   (0127) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0128) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0129) ;    responsibility to perserve their values across calls to fastcall16
                                   (0130) ;    functions.
                                   (0131) ;
                                   (0132)  USBFS_1_Start:
                                   (0133) _USBFS_1_Start:
                                   (0134)     RAM_PROLOGUE RAM_USE_CLASS_4
0C0B: 70 BF    AND   F,191         (0135)     RAM_PROLOGUE RAM_USE_CLASS_3
0C0D: 62 D0 00 MOV   REG[208],0    (0136)         RAM_SETPAGE_CUR >USBFS_1_bCurrentDevice ; Set the CUR_PP to the right page
0C10: 62 D3 00 MOV   REG[211],0    (0137)     RAM_SETPAGE_IDX >USBFS_1_bCurrentDevice ; Set the IDX_PP to the right page
0C13: 10       PUSH  X             (0138)     push    X
0C14: 53 01    MOV   [1],A         (0139)     mov     [USBFS_1_bCurrentDevice], A; The app selects the desired device
                                   (0140) 
0C16: 55 0B 00 MOV   [11],0        (0141)     mov     [USBFS_1_TransferType], USB_TRANS_STATE_IDLE ; Transaction Idle State
0C19: 55 02 00 MOV   [2],0         (0142)     mov     [USBFS_1_Configuration], 0 ; Unconfigured
0C1C: 55 03 00 MOV   [3],0         (0143)     mov     [USBFS_1_DeviceStatus], 0  ; Clears device status
                                   (0144) 
0C1F: 55 1D 00 MOV   [29],0        (0145)     MOV     [USBFS_1_EPDataToggle], 0  ; Clear all EP data toggles
                                   (0146) 
0C22: 62 6C 00 MOV   REG[108],0    (0147)     mov     reg[TMP_DR0], 0            ; EP1 start address in PMA space
0C25: 62 6D 40 MOV   REG[109],64   (0148)         mov     reg[TMP_DR1], 64       ; EP2 start address in PMA space
0C28: 62 6E 80 MOV   REG[110],128  (0149)         mov     reg[TMP_DR2], 128      ; EP3 start address in PMA space
0C2B: 62 6F C0 MOV   REG[111],192  (0150)         mov     reg[TMP_DR3], 192      ; EP4 start address in PMA space
                                   (0151) 
                                   (0152) ;    mov     X, USB_MAX_EP_NUMBER      ; Set up loop to clear all of the endpoint data items
                                   (0153) ; Flow or jump here to clear the data for the next endpoint
                                   (0154) ;.loop:
                                   (0155) ;    mov     [X + USBFS_1_EPDataToggle], 0  ; Or in the toggle
                                   (0156) ;    dec     X                         ; Are we done?
                                   (0157) ;    jnz     .loop                     ; Jump to do another endpoint
                                   (0158) ; Flow here to enable the SIE
                                   (0159) 
0C2E: 62 4A 80 MOV   REG[74],128   (0160)     mov     reg[USBFS_1_ADDR], USB_ADDR_ENABLE ; Enable Address 0
0C31: 62 4B 00 MOV   REG[75],0     (0161)         mov     reg[USBFS_1_USBIO_CR0], USB_AUTO_DPDM
                                   (0162) 
                                   (0163) ; Set the Operating Voltage at which the chip will run
0C34: 18       POP   A             (0164)     pop     A
0C35: 71 10    OR    F,16          (0165)     M8C_SetBank1
0C37: 60 C1    MOV   REG[193],A    (0166)         mov     reg[USBFS_1_USB_CR1], A
0C39: 70 EF    AND   F,239         (0167)         M8C_SetBank0
                                   (0168) ;   TODO
0C3B: 62 56 03 MOV   REG[86],3     (0169)     mov     reg[USBFS_1_EP0MODE], USB_MODE_STALL_IN_OUT ; ACK Setup/Stall IN/OUT
0C3E: 43 DF 05 OR    REG[223],5    (0170)     M8C_EnableIntMask USBFS_1_INT_REG, (USBFS_1_INT_RESET_MASK | USBFS_1_INT_EP0_MASK)
                                   (0171) 
                                   (0172) ;   Enable the pullup so we can start to rock and roll
0C41: 62 4C 04 MOV   REG[76],4     (0173)     mov     reg[USBFS_1_USBIO_CR1], USB_PULLUP_ENABLE ; Pullup D+
0C44: 70 3F    AND   F,63
                                   (0174) 
0C46: 71 C0    OR    F,192         (0175)     RAM_EPILOGUE RAM_USE_CLASS_3
                                   (0176)         RAM_EPILOGUE RAM_USE_CLASS_4
0C48: 7F       RET                 (0177)     RET
                                   (0178) .ENDSECTION
                                   (0179) 
                                   (0180) .SECTION
                                   (0181) ;-----------------------------------------------------------------------------
                                   (0182) ;  FUNCTION NAME: USBFS_1_Stop
                                   (0183) ;
                                   (0184) ;  DESCRIPTION:
                                   (0185) ;
                                   (0186) ;-----------------------------------------------------------------------------
                                   (0187) ;
                                   (0188) ;  ARGUMENTS: None
                                   (0189) ;
                                   (0190) ;  RETURNS:   Nothing
                                   (0191) ;
                                   (0192) ;  SIDE EFFECTS:
                                   (0193) ;    The A and X registers may be modified by this or future implementations
                                   (0194) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0195) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0196) ;    responsibility to perserve their values across calls to fastcall16
                                   (0197) ;    functions.
                                   (0198) ;
                                   (0199)  USBFS_1_Stop:
                                   (0200) _USBFS_1_Stop:
                                   (0201)     RAM_PROLOGUE RAM_USE_CLASS_4
0C49: 62 D0 00 MOV   REG[208],0    (0202)         RAM_SETPAGE_CUR >USBFS_1_bCurrentDevice ; Set the CUR_PP to the right page
                                   (0203) 
0C4C: 55 01 00 MOV   [1],0         (0204)     mov     [USBFS_1_bCurrentDevice], 0; The app selects the desired device
                                   (0205) 
0C4F: 55 0B 00 MOV   [11],0        (0206)     mov     [USBFS_1_TransferType], USB_TRANS_STATE_IDLE ; Transaction Idle State
0C52: 55 02 00 MOV   [2],0         (0207)     mov     [USBFS_1_Configuration], 0 ; Unconfigured
0C55: 55 03 00 MOV   [3],0         (0208)     mov     [USBFS_1_DeviceStatus], 0  ; Clears device status
0C58: 62 4A 00 MOV   REG[74],0     (0209)     mov     reg[USBFS_1_ADDR], 0       ; Clear the addfress and Address 0
                                   (0210) 
0C5B: 41 4C FB AND   REG[76],251   (0211)     and     reg[USBFS_1_USBIO_CR1], ~USB_PULLUP_ENABLE ; Release D-
0C5E: 62 DF 00 MOV   REG[223],0    (0212)     mov     reg[USBFS_1_INT_REG], 0x00 ; Enable the interrupt
                                   (0213) 
                                   (0214)         RAM_EPILOGUE RAM_USE_CLASS_4
0C61: 7F       RET                 (0215)     RET
                                   (0216) .ENDSECTION
                                   (0217) 
                                   (0218) .SECTION
                                   (0219) ;-----------------------------------------------------------------------------
                                   (0220) ;  FUNCTION NAME: USBFS_1_bCheckActivity
                                   (0221) ;
                                   (0222) ;  DESCRIPTION:
                                   (0223) ;
                                   (0224) ;-----------------------------------------------------------------------------
                                   (0225) ;
                                   (0226) ;  ARGUMENTS: Nothing
                                   (0227) ;
                                   (0228) ;  RETURNS:   A is a flag that indicates bus activity
                                   (0229) ;
                                   (0230) ;  SIDE EFFECTS: ;    The A and X registers may be modified by this or future implementations
                                   (0231) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0232) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0233) ;    responsibility to perserve their values across calls to fastcall16
                                   (0234) ;    functions.
                                   (0235) ;
                                   (0236)  USBFS_1_bCheckActivity:
                                   (0237) _USBFS_1_bCheckActivity:
                                   (0238)     RAM_PROLOGUE RAM_USE_CLASS_1
0C62: 71 10    OR    F,16          (0239)     M8C_SetBank1
0C64: 5D C1    MOV   A,REG[193]    (0240)     mov    A, reg[USBFS_1_USB_CR1]     ; USB Activity bit indicates activity
0C66: 21 04    AND   A,4           (0241)     and    A, USB_BUS_ACTIVITY         ; Activity?
0C68: A0 05    JZ    0x0C6E        (0242)     jz     .no_activity                ; Jump on no activity?
                                   (0243) ; Flow here on bus activity
0C6A: 50 01    MOV   A,1           (0244)     mov    A, 1                        ; Return true
0C6C: 80 03    JMP   0x0C70        (0245)     jmp    .done
                                   (0246) ; Jump here on no activity
                                   (0247) .no_activity:
0C6E: 50 00    MOV   A,0           (0248)     mov    A, 0                        ; Return false
                                   (0249) ; Jump or flow here to clear the activity bit, then return
                                   (0250) .done:
0C70: 41 C1 FB AND   REG[193],251  (0251)     and    reg[USBFS_1_USB_CR1], ~USB_BUS_ACTIVITY  ; Clear the activity flag
0C73: 70 EF    AND   F,239         (0252)     M8C_SetBank0
                                   (0253)         RAM_EPILOGUE RAM_USE_CLASS_1
0C75: 7F       RET                 (0254)     ret
                                   (0255) .ENDSECTION
                                   (0256) 
                                   (0257) .SECTION
                                   (0258) ;-----------------------------------------------------------------------------
                                   (0259) ;  FUNCTION NAME: USBFS_1_bGetConfiguration
                                   (0260) ;
                                   (0261) ;  DESCRIPTION:   Returns the current configuration number
                                   (0262) ;
                                   (0263) ;-----------------------------------------------------------------------------
                                   (0264) ;
                                   (0265) ;  ARGUMENTS:    None
                                   (0266) ;
                                   (0267) ;  RETURNS:      A contains the current configuration number
                                   (0268) ;
                                   (0269) ;  SIDE EFFECTS:
                                   (0270) ;    The A and X registers may be modified by this or future implementations
                                   (0271) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0272) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0273) ;    responsibility to perserve their values across calls to fastcall16
                                   (0274) ;    functions.
                                   (0275) ;
                                   (0276)  USBFS_1_bGetConfiguration:
                                   (0277) _USBFS_1_bGetConfiguration:
                                   (0278)         RAM_PROLOGUE RAM_USE_CLASS_4
0C76: 62 D0 00 MOV   REG[208],0    (0279)         RAM_SETPAGE_CUR >USBFS_1_Configuration
0C79: 51 02    MOV   A,[2]         (0280)     mov     A,[USBFS_1_Configuration]
                                   (0281)         RAM_EPILOGUE RAM_USE_CLASS_4
0C7B: 7F       RET                 (0282)     ret
                                   (0283) .ENDSECTION
                                   (0284) 
                                   (0285) .SECTION
                                   (0286) ;-----------------------------------------------------------------------------
                                   (0287) ;  FUNCTION NAME: USBFS_1_bGetEPState
                                   (0288) ;
                                   (0289) ;  DESCRIPTION:
                                   (0290) ;
                                   (0291) ;-----------------------------------------------------------------------------
                                   (0292) ;
                                   (0293) ;  ARGUMENTS:    A contains the endpoint number
                                   (0294) ;
                                   (0295) ;  RETURNS:      A contains the endpoint state
                                   (0296) ;
                                   (0297) ;  SIDE EFFECTS:
                                   (0298) ;    The A and X registers may be modified by this or future implementations
                                   (0299) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0300) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0301) ;    responsibility to perserve their values across calls to fastcall16
                                   (0302) ;    functions.
                                   (0303) ;
                                   (0304)  USBFS_1_bGetEPState:
                                   (0305) _USBFS_1_bGetEPState:
0C7C: 70 BF    AND   F,191         (0306)     RAM_PROLOGUE RAM_USE_CLASS_3
0C7E: 62 D3 00 MOV   REG[211],0    (0307)         RAM_SETPAGE_IDX >USBFS_1_EndpointAPIStatus
0C81: 39 05    CMP   A,5           (0308)     cmp     A, (USB_MAX_EP_NUMBER + 1) ; Range check
0C83: D0 06    JNC   0x0C8A        (0309)     jnc     .invalid_ep                ; Bail out
                                   (0310) ; Flow here to enable an endpoint
0C85: 5C       MOV   X,A           (0311)     mov     X, A                       ; Endpoint number is the index
0C86: 52 22    MOV   A,[X+34]      (0312)     mov     A, [X+USBFS_1_EndpointAPIStatus]; Get the state
0C88: 80 03    JMP   0x0C8C        (0313)     jmp     .exit                      ; Go to the common exit
                                   (0314) ; Jump here for an invalid endpoint
                                   (0315) .invalid_ep:
0C8A: 50 00    MOV   A,0           (0316)     mov     A, 0                       ; Return 0 for an invalid ep
0C8C: 70 3F    AND   F,63
                                   (0317) ; Jump or flow here for a common exit
                                   (0318) .exit:
0C8E: 71 C0    OR    F,192         (0319)     RAM_EPILOGUE RAM_USE_CLASS_3
0C90: 7F       RET                 (0320)     ret                                ; All done
                                   (0321) .ENDSECTION
                                   (0322) 
                                   (0323) 
                                   (0324) 
                                   (0325) ;-----------------------------------------------------------------------------
                                   (0326) ;  FUNCTION NAME: USBFS_1_bRWUEnabled
                                   (0327) ;
                                   (0328) ;  DESCRIPTION:   Returns 1 if Remote Wake Up is enabled, otherwise 0
                                   (0329) ;
                                   (0330) ;-----------------------------------------------------------------------------
                                   (0331) ;
                                   (0332) ;  ARGUMENTS:   None
                                   (0333) ;
                                   (0334) ;  RETURNS:     A: 1--Remote Wake Up Enabled
                                   (0335) ;                  0--Remote Wake Up Disabled
                                   (0336) ;
                                   (0337) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0338) ;
                                   (0339) ;  THEORY of OPERATION or PROCEDURE:
                                   (0340) ;
                                   (0341) ;-----------------------------------------------------------------------------
                                   (0342) .SECTION
                                   (0343)  USBFS_1_bRWUEnabled:
                                   (0344) _USBFS_1_bRWUEnabled:
0C91: 47 03 02 TST   [3],2         (0345)     TST     [USBFS_1_DeviceStatus], USB_DEVICE_STATUS_REMOTE_WAKEUP
0C94: B0 05    JNZ   0x0C9A        (0346)     JNZ     .enabled                   ; Jump if enabled
                                   (0347) ; Flow here if RWU is disabled
0C96: 50 00    MOV   A,0           (0348)     MOV     A, 0                       ; Return disabled
0C98: 80 03    JMP   0x0C9C        (0349)     JMP     .exit                      ; Go to the common exit
                                   (0350) ; Jump when RWU is enabled
                                   (0351) .enabled:
0C9A: 50 01    MOV   A,1           (0352)     MOV     A, 1                       ; Return enabled
                                   (0353) ; Jump or flow here for a common exit
                                   (0354) .exit:
0C9C: 7F       RET                 (0355)     RET                                ; All done
                                   (0356) .ENDSECTION
                                   (0357) 
                                   (0358) ;-----------------------------------------------------------------------------
                                   (0359) ;  FUNCTION NAME: USBFS_1_bGetEPCount
                                   (0360) ;
                                   (0361) ;  DESCRIPTION:
                                   (0362) ;
                                   (0363) ;-----------------------------------------------------------------------------
                                   (0364) ;
                                   (0365) ;  ARGUMENTS:    A contains the Endpoint Number
                                   (0366) ;
                                   (0367) ;  RETURNS:              A and X contain a WORD that indicate the values stored in the
                                   (0368) ;                Count registers of the Endpoint
                                   (0369) ;
                                   (0370) ;  SIDE EFFECTS:
                                   (0371) ;    The A and X registers may be modified by this or future implementations
                                   (0372) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0373) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0374) ;    responsibility to perserve their values across calls to fastcall16
                                   (0375) ;    functions.
                                   (0376) ;
                                   (0377) .SECTION
                                   (0378)  USBFS_1_wGetEPCount:
                                   (0379) _USBFS_1_wGetEPCount:
                                   (0380)     RAM_PROLOGUE RAM_USE_CLASS_1
0C9D: 39 05    CMP   A,5           (0381)     cmp     A, (USB_MAX_EP_NUMBER + 1) ; Range check
0C9F: D0 11    JNC   0x0CB1        (0382)     jnc     .invalid_ep                ; Bail out
                                   (0383) ; Flow here to get the endpoint count
0CA1: 64       ASL   A             (0384)     asl     A                          ; Multiply the index by two to get to the value
0CA2: 5C       MOV   X,A           (0385)     mov     X, A                       ; Endpoint number is the index
0CA3: 5E 4D    MOV   A,REG[X+77]   (0386)     mov     A, reg[X+USBFS_1_EP1CNT1 - 1] ; Here is the count
0CA5: 11 02    SUB   A,2           (0387)         sub     A, 2
0CA7: 08       PUSH  A             (0388)     push    A
0CA8: 79       DEC   X             (0389)         dec     X
0CA9: 5E 4D    MOV   A,REG[X+77]   (0390)         mov     A, reg[X+USBFS_1_EP1CNT1 - 1] ; Here is the count
0CAB: 21 01    AND   A,1           (0391)         and     A, 0x01
0CAD: 5C       MOV   X,A           (0392)     mov     X, A
0CAE: 18       POP   A             (0393)         pop     A
0CAF: 80 03    JMP   0x0CB3        (0394)     jmp     .exit                      ; Go to the common exit
                                   (0395) ; Jump here for an invalid endpoint
                                   (0396) .invalid_ep:
0CB1: 50 00    MOV   A,0           (0397)     mov     A, 0                       ; Return 0 for an invalid ep
                                   (0398) ; Jump or flow here for a common exit
                                   (0399) .exit:
                                   (0400)     RAM_EPILOGUE RAM_USE_CLASS_1
0CB3: 7F       RET                 (0401)     ret
                                   (0402) .ENDSECTION
                                   (0403) 
                                   (0404) .SECTION
                                   (0405) ;-----------------------------------------------------------------------------
                                   (0406) ;  FUNCTION NAME: USBFS_1_LoadInEP and USBFS_1_LoadInISOCEP
                                   (0407) ;
                                   (0408) ;  DESCRIPTION:    This function loads the specified USB endpoint with
                                   (0409) ;                  the data specified.
                                   (0410) ;
                                   (0411) ;-----------------------------------------------------------------------------
                                   (0412) ;
                                   (0413) ;  ARGUMENTS:
                                   (0414) ;     [SP-8] Toggle
                                   (0415) ;     [SP-7] MSB of Count to send
                                   (0416) ;     [SP-6] LSB of Count to send
                                   (0417) ;     [SP-5] MSB of data array address
                                   (0418) ;     [SP-4] LSB of data array address
                                   (0419) ;     [SP-3] Endpoint Number
                                   (0420) ;
                                   (0421) ;  RETURNS:
                                   (0422) ;     none
                                   (0423) ;
                                   (0424) ;  SIDE EFFECTS:
                                   (0425) ;    The A and X registers may be modified by this or future implementations
                                   (0426) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0427) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0428) ;    responsibility to perserve their values across calls to fastcall16
                                   (0429) ;    functions.
                                   (0430) ;
                                   (0431) ;    Currently only the page pointer registers listed below are modified:
                                   (0432) ;          CUR_PP
                                   (0433) ;          IDX_PP
                                   (0434) ;
                                   (0435) EP_TYPE:        equ -1
                                   (0436) ; -2 and -3 is the return address to caller
                                   (0437) EP_NUM:     equ -4                       ; Endpoint Number
                                   (0438) DATA_LSB:   equ -5           ; LSB pointer of data
                                   (0439) DATA_MSB:   equ -6           ; MSB pointer of data
                                   (0440) CNTLEN_LSB: equ -7
                                   (0441) CNTLEN_MSB: equ -8           ; Length of data to send
                                   (0442) TOGGLE:     equ -9
                                   (0443) 
                                   (0444)  USBFS_1_LoadInISOCEP:
                                   (0445) _USBFS_1_LoadInISOCEP:
0CB4: 50 07    MOV   A,7           (0446)         mov             A, USB_MODE_ISO_IN
0CB6: 08       PUSH  A             (0447)         push    A
0CB7: 80 04    JMP   0x0CBC        (0448)         jmp             BodyLoadIN_USBFS_1
                                   (0449)  USBFS_1_LoadInEP:
                                   (0450) _USBFS_1_LoadInEP:
0CB9: 50 0D    MOV   A,13          (0451)         mov             A, USB_MODE_ACK_IN
0CBB: 08       PUSH  A             (0452)         push    A
                                   (0453) BodyLoadIN_USBFS_1:
                                   (0454)     RAM_PROLOGUE RAM_USE_CLASS_4
0CBC: 70 BF    AND   F,191         (0455)     RAM_PROLOGUE RAM_USE_CLASS_3
0CBE: 62 D0 00 MOV   REG[208],0    (0456)         RAM_SETPAGE_CUR >USBFS_1_bCurrentDevice ; Set the CUR_PP to the right page
0CC1: 62 D3 03 MOV   REG[211],3    (0457)     RAM_SETPAGE_IDX2STK
0CC4: 4F       MOV   X,SP          (0458)         mov     X, SP
0CC5: 52 FC    MOV   A,[X-4]       (0459)         mov     A, [X+EP_NUM]
0CC7: 39 05    CMP   A,5           (0460)         cmp     A, USB_MAX_EP_NUMBER+1 ; Range check
0CC9: D0 7B    JNC   0x0D45        (0461)     jnc     .exit                      ; Bail out
                                   (0462) 
                                   (0463)     ;SET THE COUNT
0CCB: 52 F8    MOV   A,[X-8]       (0464)         mov     A, [X+CNTLEN_MSB]      ; Get the MSB of the Count
0CCD: 21 01    AND   A,1           (0465)         and     A, 0x01                ; Mask off the count bit
0CCF: 53 43    MOV   [67],A        (0466)         mov     [USBFS_1_APITemp+1], A ; Save the count
0CD1: 52 F9    MOV   A,[X-7]       (0467)         mov     A, [X+CNTLEN_LSB]      ; Get the LSB of the Count
0CD3: 53 42    MOV   [66],A        (0468)         mov     [USBFS_1_APITemp], A   ; Save the count
                                   (0469) 
                                   (0470) 
                                   (0471)         ;  Perform normal data toggle or bypass?
0CD5: 52 F7    MOV   A,[X-9]       (0472)         mov     A, [X+TOGGLE]
0CD7: B0 07    JNZ   0x0CDF        (0473)         jnz      .normalToggle
                                   (0474) 
                                   (0475) 		; the endpoint ISR automatically toggles the endpoint, so to support
                                   (0476) 		; the idea of not having the toggle change we must untoggle here.
0CD9: 52 FC    MOV   A,[X-4]       (0477)         mov     A, [X+EP_NUM]           ; Get the Endpoint number
0CDB: FF 29    INDEX 0x0C06        (0478)         INDEX   USBFS_1_USB_EP_BIT_LOOKUP ; Get the bit mask
0CDD: 34 1D    XOR   [29],A        (0479)         XOR     [USBFS_1_EPDataToggle], A ; Retoggle the toggle
                                   (0480) 
                                   (0481) .normalToggle:              
0CDF: 52 FC    MOV   A,[X-4]       (0482)         mov     A, [X+EP_NUM]           ; Get the Endpoint number
0CE1: FF 23    INDEX 0x0C06        (0483)         INDEX   USBFS_1_USB_EP_BIT_LOOKUP ; Get the bit mask
0CE3: 22 1D    AND   A,[29]        (0484)         AND     A, [USBFS_1_EPDataToggle]
0CE5: A0 06    JZ    0x0CEC        (0485)         JZ      .toggle0
                                   (0486) 
0CE7: 2E 43 80 OR    [67],128      (0487)         OR      [USBFS_1_APITemp+1],USB_CNT_TOGGLE ; Set the data toggle
0CEA: 80 04    JMP   0x0CEF        (0488)         JMP     .toggle_done
                                   (0489) .toggle0:
0CEC: 26 43 7F AND   [67],127      (0490)         AND     [USBFS_1_APITemp+1],~USB_CNT_TOGGLE
                                   (0491)                 
                                   (0492) .toggle_done:
                                   (0493) 
0CEF: 62 D3 03 MOV   REG[211],3    (0494)     RAM_SETPAGE_IDX2STK
0CF2: 4F       MOV   X,SP          (0495)     mov     X, SP
0CF3: 52 FC    MOV   A,[X-4]       (0496)         mov     A, [X+EP_NUM]           ; Get the Endpoint number
0CF5: 64       ASL   A             (0497)         asl     A                       ; Double the ep number for proper cnt access
0CF6: 5C       MOV   X,A           (0498)         mov     X, A                    ; Make it into an index
0CF7: 51 42    MOV   A,[66]        (0499)         mov     A, [USBFS_1_APITemp]    ; Retrieve the saved MSB
0CF9: 61 4D    MOV   REG[X+77],A   (0500)     mov     reg[X+USBFS_1_EP1CNT1 - 1], A   ; Write it into the register
0CFB: 79       DEC   X             (0501)     dec     X                           ; Decrement the index to access the LSB
0CFC: 51 43    MOV   A,[67]        (0502)         mov     A, [USBFS_1_APITemp+1]  ; Retrieve the saved LSB
0CFE: 61 4D    MOV   REG[X+77],A   (0503)         mov     reg[X+USBFS_1_EP1CNT1 - 1], A   ; Write it into the register
                                   (0504) 
                                   (0505) ; It's Time to move the data
                                   (0506) 
                                   (0507) ; First we need to determine where within the PMA the EP Start Address is
0D00: 4F       MOV   X,SP          (0508)         mov     X, SP                   ; Get the Stack Pointer
0D01: 52 FC    MOV   A,[X-4]       (0509)         mov     A, [X+EP_NUM]           ; Get the Endpoint number
0D03: 5C       MOV   X,A           (0510)         mov     X, A                    ; Use the EP number as an index
0D04: 5E 6B    MOV   A,REG[X+107]  (0511)         mov     A, reg[X+TMP_DR0-1]     ; Get the address of ep from tmp register
0D06: 71 10    OR    F,16          (0512)         M8C_SetBank1
0D08: 60 40    MOV   REG[64],A     (0513)         mov     reg[PMA0_WA], A         ; Set the Write pointer of our pma to ep space
0D0A: 70 EF    AND   F,239         (0514)         M8C_SetBank0
                                   (0515) 
                                   (0516) ; Now we are ready to start moving data
0D0C: 4F       MOV   X,SP          (0517)     mov     X, SP
0D0D: 27 F8 01 AND   [X-8],1       (0518)         and     [X+CNTLEN_MSB], 0x01    ; Mask off the MSB bit
0D10: B0 05    JNZ   0x0D16        (0519)         jnz     .start_send             ; If it is high then we have 256 bytes
0D12: 52 F9    MOV   A,[X-7]       (0520)         mov     A, [X+CNTLEN_LSB]       ; Check the LSB register
0D14: A0 15    JZ    0x0D2A        (0521)         jz      .done                   ; If it is 0 then we have a 0 length packet
                                   (0522) .start_send:
0D16: 52 FB    MOV   A,[X-5]       (0523)         mov     A, [X+DATA_LSB]
0D18: 08       PUSH  A             (0524)         push    A
                                   (0525) IF SYSTEM_LARGE_MEMORY_MODEL
0D19: 52 FA    MOV   A,[X-6]       (0526)         mov     A, [X+DATA_MSB]
0D1B: 60 D3    MOV   REG[211],A    (0527)         mov     reg[IDX_PP], A
                                   (0528) ENDIF
0D1D: 20       POP   X             (0529)         pop     X
                                   (0530) 
                                   (0531) .loop:
0D1E: 52 00    MOV   A,[X+0]       (0532)         mov             A, [X]
0D20: 60 40    MOV   REG[64],A     (0533)         mov     reg[PMA0_DR], A
0D22: 75       INC   X             (0534)         inc     X
0D23: 7A 42    DEC   [66]          (0535)         dec     [USBFS_1_APITemp]
0D25: BF F8    JNZ   0x0D1E        (0536)         jnz     .loop
                                   (0537) 
0D27: 62 D3 03 MOV   REG[211],3    (0538)         RAM_SETPAGE_IDX2STK
                                   (0539) .done:
0D2A: 4F       MOV   X,SP          (0540)     mov     X, SP
0D2B: 52 FC    MOV   A,[X-4]       (0541)         mov     A, [X+EP_NUM]
0D2D: 5C       MOV   X,A           (0542)         mov     X, A
0D2E: 62 D3 00 MOV   REG[211],0    (0543)         RAM_SETPAGE_IDX >USBFS_1_EndpointAPIStatus
0D31: 56 22 00 MOV   [X+34],0      (0544)     mov     [X + USBFS_1_EndpointAPIStatus], NO_EVENT_PENDING ; Set the state
0D34: 71 10    OR    F,16          (0545)         M8C_SetBank1
0D36: 5E 6B    MOV   A,REG[X+107]  (0546)         mov     A, reg[X+TMP_DR0-1]    ; Get the value of the PMA start Address
0D38: 61 50    MOV   REG[X+80],A   (0547)         mov     reg[X + PMA0_RA], A    ; Load it into EP PMA so pre-fetch occurs
                                   (0548) 
0D3A: 10       PUSH  X             (0549)         push    X
0D3B: 71 40    OR    F,64          (0550)         RAM_X_POINTS_TO_STACKPAGE
0D3D: 4F       MOV   X,SP          (0551)     mov     X, SP
0D3E: 52 FE    MOV   A,[X-2]       (0552)     mov         A, [X+EP_TYPE-1]
0D40: 20       POP   X             (0553)         pop             X
0D41: 61 C3    MOV   REG[X+195],A  (0554)     mov     reg[X + USBFS_1_EP1MODE-1], A ; Enable the endpoint
                                   (0555) 
0D43: 70 EF    AND   F,239         (0556)         M8C_SetBank0
                                   (0557) 
                                   (0558) .exit:
0D45: 18       POP   A             (0559)         pop             A              ; Clean up EP_TYPE
0D46: 70 3F    AND   F,63
0D48: 71 C0    OR    F,192         (0560)     RAM_EPILOGUE RAM_USE_CLASS_3
                                   (0561)         RAM_EPILOGUE RAM_USE_CLASS_4
0D4A: 7F       RET                 (0562)     ret
                                   (0563) .ENDSECTION
                                   (0564) 
                                   (0565) .SECTION
                                   (0566) ;-----------------------------------------------------------------------------
                                   (0567) ;  FUNCTION NAME: USBFS_1_EnableOutEP and
                                   (0568) ;                                 USBFS_1_EnableOutISOCEP
                                   (0569) ;
                                   (0570) ;  DESCRIPTION:    This function enables an OUT endpoint.  It should not be
                                   (0571) ;                  called for an IN endpoint.
                                   (0572) ;
                                   (0573) ;-----------------------------------------------------------------------------
                                   (0574) ;
                                   (0575) ;  ARGUMENTS:      A contains the endpoint number
                                   (0576) ;
                                   (0577) ;  RETURNS:        None
                                   (0578) ;
                                   (0579) ;  SIDE EFFECTS:
                                   (0580) ;    The A and X registers may be modified by this or future implementations
                                   (0581) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0582) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0583) ;    responsibility to perserve their values across calls to fastcall16
                                   (0584) ;    functions.
                                   (0585) ;
                                   (0586) USBFS_1_EnableOutISOCEP:
                                   (0587) _USBFS_1_EnableOutISOCEP:
0D4B: 57 05    MOV   X,5           (0588)         mov             X, USB_MODE_ISO_OUT
0D4D: 10       PUSH  X             (0589)         push    X
0D4E: 80 04    JMP   0x0D53        (0590)         jmp             BodyEnableOut_USBFS_1
                                   (0591)  USBFS_1_EnableOutEP:
                                   (0592) _USBFS_1_EnableOutEP:
0D50: 57 09    MOV   X,9           (0593)         mov             X, USB_MODE_ACK_OUT
0D52: 10       PUSH  X             (0594)         push    X
                                   (0595) BodyEnableOut_USBFS_1:
0D53: 70 BF    AND   F,191         (0596)     RAM_PROLOGUE RAM_USE_CLASS_3
0D55: 62 D3 00 MOV   REG[211],0    (0597)     RAM_SETPAGE_IDX >USBFS_1_EndpointAPIStatus
                                   (0598) 
0D58: 39 00    CMP   A,0           (0599)     cmp     A, 0                       ; Can't enable EP0
0D5A: A0 20    JZ    0x0D7B        (0600)     jz      .exit                      ; Bail out
0D5C: 39 05    CMP   A,5           (0601)     cmp     A, (USB_MAX_EP_NUMBER + 1) ; Range check
0D5E: D0 1C    JNC   0x0D7B        (0602)     jnc     .exit                      ; Bail out
                                   (0603) ; Flow here to enable an endpoint
0D60: 5C       MOV   X,A           (0604)     mov     X, A                       ; Endpoint number is the index
0D61: 10       PUSH  X             (0605)     push    X
0D62: 56 22 00 MOV   [X+34],0      (0606)     mov     [X+USBFS_1_EndpointAPIStatus], NO_EVENT_PENDING ; For the API
0D65: 5B       MOV   A,X           (0607)         mov     A, X
0D66: 64       ASL   A             (0608)         asl     A
0D67: 5C       MOV   X,A           (0609)         mov     X, A
0D68: 63 4D 40 MOV   REG[X+77],64  (0610)         mov     reg[X+EP1_CNT1-1], 64
0D6B: 71 10    OR    F,16          (0611)         M8C_SetBank1
0D6D: 20       POP   X             (0612)         pop     X
0D6E: 5E 6B    MOV   A,REG[X+107]  (0613)     mov     A, reg[X+TMP_DR0-1]
0D70: 61 40    MOV   REG[X+64],A   (0614)         mov     reg[X+PMA0_WA], A
0D72: 5E C3    MOV   A,REG[X+195]  (0615)     mov     A, reg[X+USBFS_1_EP1MODE-1]; Unlock the mode register
0D74: 18       POP   A             (0616)     pop         A
                                   (0617) 
0D75: 61 C3    MOV   REG[X+195],A  (0618)     mov     reg[X+USBFS_1_EP1MODE-1], A; Enable the endpoint
0D77: 70 EF    AND   F,239         (0619)     M8C_SetBank0
0D79: 80 02    JMP   0x0D7C        (0620)     jmp         .DoneEnableOut
                                   (0621) ; Jump or flow here for a common exit
                                   (0622) .exit:
0D7B: 18       POP   A             (0623)         pop             A
0D7C: 70 3F    AND   F,63
                                   (0624) .DoneEnableOut:
0D7E: 71 C0    OR    F,192         (0625)     RAM_EPILOGUE RAM_USE_CLASS_3
0D80: 7F       RET                 (0626)     ret                                ; All done
                                   (0627) .ENDSECTION
                                   (0628) 
                                   (0629) ;-----------------------------------------------------------------------------
                                   (0630) ;  FUNCTION NAME: USBFS_1_DisableEP
                                   (0631) ;
                                   (0632) ;  DESCRIPTION:    This function disables an OUT endpoint.  It should not be
                                   (0633) ;                  called for an IN endpoint.
                                   (0634) ;
                                   (0635) ;-----------------------------------------------------------------------------
                                   (0636) ;
                                   (0637) ;  ARGUMENTS:     A the endpoint number
                                   (0638) ;
                                   (0639) ;  RETURNS:               none
                                   (0640) ;
                                   (0641) ;  SIDE EFFECTS:
                                   (0642) ;    The A and X registers may be modified by this or future implementations
                                   (0643) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0644) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0645) ;    responsibility to perserve their values across calls to fastcall16
                                   (0646) ;    functions.
                                   (0647) ;
                                   (0648) .SECTION
                                   (0649)  USBFS_1_DisableOutEP:
                                   (0650) _USBFS_1_DisableOutEP:
0D81: 39 00    CMP   A,0           (0651)     cmp     A, 0                       ; Can't disable EP0
0D83: A0 0F    JZ    0x0D93        (0652)     jz      .exit                      ; Bail out
0D85: 39 05    CMP   A,5           (0653)     cmp     A, (USB_MAX_EP_NUMBER + 1) ; Range check
0D87: D0 0B    JNC   0x0D93        (0654)     jnc     .exit                      ; Bail out
                                   (0655) ; Flow here to disable an endpoint
0D89: 5C       MOV   X,A           (0656)     mov     X, A                       ; Endpoint number is the index
0D8A: 71 10    OR    F,16          (0657)     M8C_SetBank1
0D8C: 5E C3    MOV   A,REG[X+195]  (0658)     mov     A, reg[X+USBFS_1_EP1MODE-1]; Unlock the mode register
0D8E: 63 C3 08 MOV   REG[X+195],8  (0659)     mov     reg[X+USBFS_1_EP1MODE-1], USB_MODE_NAK_OUT ; Disable the endpoint
0D91: 70 EF    AND   F,239         (0660)     M8C_SetBank0
                                   (0661) ; Jump or flow here for a common exit
                                   (0662) .exit:
0D93: 7F       RET                 (0663)     ret                                ; All done
                                   (0664) .ENDSECTION
                                   (0665) 
                                   (0666) .SECTION
                                   (0667) ;-----------------------------------------------------------------------------
                                   (0668) ;  FUNCTION NAME: USBFS_1_Force
                                   (0669) ;
                                   (0670) ;  DESCRIPTION:    Force the J/K/SE0 State of D+/D-
                                   (0671) ;
                                   (0672) ;-----------------------------------------------------------------------------
                                   (0673) ;
                                   (0674) ;  ARGUMENTS:     A: USB_FORCE_J
                                   (0675) ;                    USB_FORCE_K
                                   (0676) ;                    USB_FORCE_SE0
                                   (0677) ;                    USB_FORCE_NONE
                                   (0678) ;
                                   (0679) ;  RETURNS:       Nothing
                                   (0680) ;
                                   (0681) ;  SIDE EFFECTS:
                                   (0682) ;    The A and X registers may be modified by this or future implementations
                                   (0683) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0684) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0685) ;    responsibility to perserve their values across calls to fastcall16
                                   (0686) ;    functions.
                                   (0687) ;
                                   (0688)  USBFS_1_Force:
                                   (0689) _USBFS_1_Force:
0D94: 60 4B    MOV   REG[75],A     (0690)     mov    reg[USBFS_1_USBIO_CR0], A
0D96: 7F       RET                 (0691)     ret                                ; Exit
                                   (0692) .ENDSECTION
                                   (0693) 
                                   (0694) .SECTION
                                   (0695) ;-----------------------------------------------------------------------------
                                   (0696) ;  FUNCTION NAME: USBFS_1_bReadOutEP
                                   (0697) ;
                                   (0698) ;  DESCRIPTION:    This function reads the data from the USB Out endpoint
                                   (0699) ;                  and loads it into the specified buffer.
                                   (0700) ;
                                   (0701) ;-----------------------------------------------------------------------------
                                   (0702) ;
                                   (0703) ;  ARGUMENTS:
                                   (0704) ;     [SP-7] MSB of Count to read
                                   (0705) ;     [SP-6] LSB of Count to read
                                   (0706) ;     [SP-5] MSB of data array address to put data in
                                   (0707) ;     [SP-4] LSB of data array address to put data in
                                   (0708) ;     [SP-3] Endpoint Number
                                   (0709) ;
                                   (0710) ;  RETURNS:
                                   (0711) ;     none
                                   (0712) ;
                                   (0713) ;  SIDE EFFECTS:
                                   (0714) ;    The A and X registers may be modified by this or future implementations
                                   (0715) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0716) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0717) ;    responsibility to perserve their values across calls to fastcall16
                                   (0718) ;    functions.
                                   (0719) ;
                                   (0720) ;    Currently only the page pointer registers listed below are modified:
                                   (0721) ;          CUR_PP
                                   (0722) ;          IDX_PP
                                   (0723) ;
                                   (0724) EP_NUMR:     equ -3                       ; Endpoint Number
                                   (0725) DATA_LSBR:   equ -4           ; MSB pointer of data
                                   (0726) DATA_MSBR:   equ -5           ; LSB pointer of data
                                   (0727) CNTLEN_LSBR: equ -6           ; Length of data to send
                                   (0728) CNTLEN_MSBR: equ -7
                                   (0729) 
                                   (0730)  USBFS_1_bReadOutEP:
                                   (0731) _USBFS_1_bReadOutEP:
                                   (0732)     RAM_PROLOGUE RAM_USE_CLASS_4
0D97: 70 BF    AND   F,191         (0733)     RAM_PROLOGUE RAM_USE_CLASS_3
0D99: 62 D0 00 MOV   REG[208],0    (0734)         RAM_SETPAGE_CUR >USBFS_1_bCurrentDevice ; Set the CUR_PP to the right page
0D9C: 62 D3 03 MOV   REG[211],3    (0735)     RAM_SETPAGE_IDX2STK
0D9F: 4F       MOV   X,SP          (0736)         mov     X, SP
0DA0: 52 FD    MOV   A,[X-3]       (0737)         mov     A, [X+EP_NUMR]
0DA2: 39 05    CMP   A,5           (0738)         CMP     A, USB_MAX_EP_NUMBER+1 ; Range check
0DA4: D0 7B    JNC   0x0E20        (0739)     JNC     .exit                      ; Bail out
                                   (0740) 
                                   (0741)     ;Get the count value passed
0DA6: 52 F9    MOV   A,[X-7]       (0742)         mov     A, [X+CNTLEN_MSBR]     ; Get the MSB of the Count
0DA8: 21 01    AND   A,1           (0743)         and     A, 0x01                ; Mask off the count bit
0DAA: 53 42    MOV   [66],A        (0744)     mov     [USBFS_1_APITemp], A       ; Save the count
0DAC: 52 FA    MOV   A,[X-6]       (0745)         mov     A, [X+CNTLEN_LSBR]     ; Get the LSB of the Count
0DAE: 53 43    MOV   [67],A        (0746)         mov     [USBFS_1_APITemp+1], A   ; Save the count
                                   (0747) 
                                   (0748)     ;Determine which is smaller the requested data or the available data
0DB0: 52 FD    MOV   A,[X-3]       (0749)         mov     A, [X+EP_NUMR]          ; Get the Endpoint number
0DB2: 64       ASL   A             (0750)         asl     A                       ; Double the ep number for proper cnt access
0DB3: 5C       MOV   X,A           (0751)         mov     X, A                    ; Make it into an index
0DB4: 5E 4C    MOV   A,REG[X+76]   (0752)         mov     A, reg[X+USBFS_1_EP1CNT1 - 2]   ; Get the Real count MSB
0DB6: 21 01    AND   A,1           (0753)         and     A, 0x01                 ; Mask off the LSB
0DB8: 3A 42    CMP   A,[66]        (0754)         cmp     A, [USBFS_1_APITemp]    ; Are they equal
0DBA: A0 0B    JZ    0x0DC6        (0755)         jz      .MSBEqual               ; If they are check if they are 1
0DBC: C0 1C    JC    0x0DD9        (0756)         jc      .CountDetermined        ;If the requested count is smaller use it
0DBE: 53 42    MOV   [66],A        (0757)         mov     [USBFS_1_APITemp], A    ; Else use the actual
0DC0: 5E 4D    MOV   A,REG[X+77]   (0758)         mov     A, reg[X+USBFS_1_EP1CNT1 - 1]   ; Get the Real count LSB
0DC2: 53 43    MOV   [67],A        (0759)         mov     [USBFS_1_APITemp + 1], A   ; Else use the actual
0DC4: 80 14    JMP   0x0DD9        (0760)     jmp     .CountDetermined
                                   (0761) .MSBEqual:
0DC6: 51 42    MOV   A,[66]        (0762)     mov     A, [USBFS_1_APITemp]
0DC8: A0 06    JZ    0x0DCF        (0763)     jz      .CheckLSB
0DCA: 55 43 00 MOV   [67],0        (0764)     mov     [USBFS_1_APITemp + 1], 0
0DCD: 80 0B    JMP   0x0DD9        (0765)     jmp         .CountDetermined
                                   (0766) .CheckLSB:
0DCF: 5E 4D    MOV   A,REG[X+77]   (0767)         mov     A, reg[X+USBFS_1_EP1CNT1 - 1]   ; Get the Real count LSB
0DD1: 3A 43    CMP   A,[67]        (0768)         cmp     A, [USBFS_1_APITemp+1]  ; Are they equal
0DD3: A0 05    JZ    0x0DD9        (0769)         jz      .CountDetermined        ; If they are check if they are 1
0DD5: D0 03    JNC   0x0DD9        (0770)         jnc      .CountDetermined       ;If the requested count is smaller use it
0DD7: 53 43    MOV   [67],A        (0771)         mov     [USBFS_1_APITemp+1], A  ; Else use the actual
                                   (0772) .CountDetermined:
                                   (0773) 
                                   (0774) ; First we need to determine where within the PMA the EP Start Address is
0DD9: 4F       MOV   X,SP          (0775)         mov     X, SP                   ; Get the Stack Pointer
0DDA: 52 FD    MOV   A,[X-3]       (0776)         mov     A, [X+EP_NUMR]          ; Get the Endpoint number
0DDC: 5C       MOV   X,A           (0777)         mov     X, A                    ; Use the EP number as an index
0DDD: 5E 6B    MOV   A,REG[X+107]  (0778)         mov     A, reg[X+TMP_DR0-1]     ; Get the address of ep from tmp register
0DDF: 71 10    OR    F,16          (0779)         M8C_SetBank1
0DE1: 60 50    MOV   REG[80],A     (0780)         mov     reg[PMA0_RA], A         ; Set the Read pointer of our pma to ep space
0DE3: 70 EF    AND   F,239         (0781)         M8C_SetBank0
                                   (0782) 
                                   (0783) ; Now we are ready to start moving data
0DE5: 26 42 01 AND   [66],1        (0784)         and     [USBFS_1_APITemp], 0x01   ; Mask off the MSB bit
0DE8: B0 05    JNZ   0x0DEE        (0785)         jnz     .start_send             ; If it is high then we have 256 bytes
0DEA: 51 43    MOV   A,[67]        (0786)         mov     A, [USBFS_1_APITemp+1]  ; Check the LSB register
0DEC: A0 33    JZ    0x0E20        (0787)         jz      .done                   ; If it is 0 then we have a 0 length packet
                                   (0788) 
                                   (0789) .start_send:
0DEE: 4F       MOV   X,SP          (0790)     mov     X, SP
0DEF: 52 FC    MOV   A,[X-4]       (0791)         mov     A, [X+DATA_LSBR]        ; Get the LSB of the pointer
0DF1: 08       PUSH  A             (0792)         push    A                       ; save on stack
                                   (0793) IF SYSTEM_LARGE_MEMORY_MODEL
0DF2: 52 FB    MOV   A,[X-5]       (0794)         mov     A, [X+DATA_MSBR]        ; Get the MSB of the pointer
0DF4: 60 D3    MOV   REG[211],A    (0795)         mov     reg[IDX_PP], A          ; Use as value for IDX_PP
                                   (0796) ENDIF
0DF6: 20       POP   X             (0797)         pop     X                       ; Get the LSB again
                                   (0798) 
                                   (0799)         ;;
                                   (0800)         ;; 24Mhz read PMA workaround (kvn)
                                   (0801)         ;;
0DF7: 71 10    OR    F,16          (0802)         M8C_SetBank1
0DF9: 5D E0    MOV   A,REG[224]    (0803)         mov A, reg[OSC_CR0]
0DFB: 08       PUSH  A             (0804)         push A
0DFC: 21 F8    AND   A,248         (0805)         and A, 0xf8 ;clear the clock bits (briefly chg the cpu_clk to 3Mhz)
0DFE: 29 02    OR    A,2           (0806)         or A, 0x02 ;will set clk to 12Mhz
0E00: 60 E0    MOV   REG[224],A    (0807)         mov reg[OSC_CR0],A ;clk is now set at 12Mhz
0E02: 70 EF    AND   F,239         (0808)         M8C_SetBank0
                                   (0809) 
                                   (0810) .loop:
0E04: 5D 40    MOV   A,REG[64]     (0811)         mov     A, reg[PMA0_DR]         ; Get the data from the PMA space
0E06: 54 00    MOV   [X+0],A       (0812)         mov             [X], A          ; save it in data array
0E08: 75       INC   X             (0813)         inc     X                       ; increment the pointer
0E09: 7A 43    DEC   [67]          (0814)         dec     [USBFS_1_APITemp+1]     ; decrement the counter
0E0B: BF F8    JNZ   0x0E04        (0815)         jnz     .loop                   ; wait for count to zero out
                                   (0816) 
                                   (0817)         ;;
                                   (0818)         ;; 24Mhz read PMA workaround (back to previous clock speed (kvn)
                                   (0819)         ;;
0E0D: 18       POP   A             (0820)         pop A ;recover previous reg[OSC_CR0] value
0E0E: 71 10    OR    F,16          (0821)         M8C_SetBank1
0E10: 60 E0    MOV   REG[224],A    (0822)         mov reg[OSC_CR0],A ;clk is now set at previous value (probably 24Mhz)
0E12: 70 EF    AND   F,239         (0823)         M8C_SetBank0
                                   (0824)         ;;
                                   (0825)         ;; end 24Mhz read PMA workaround (kvn)
                                   (0826)         ;;
                                   (0827) 
0E14: 62 D3 03 MOV   REG[211],3    (0828)         RAM_SETPAGE_IDX2STK
0E17: 4F       MOV   X,SP          (0829)     mov     X, SP
0E18: 52 FD    MOV   A,[X-3]       (0830)     mov     A, [X+EP_NUMR]
0E1A: 64       ASL   A             (0831)         asl     A
0E1B: 5C       MOV   X,A           (0832)         mov     X, A
0E1C: 5E 4D    MOV   A,REG[X+77]   (0833)     mov     A, reg[X+USBFS_1_EP1CNT1 - 1]   ; Get the Real count LSB
0E1E: 11 02    SUB   A,2           (0834)         sub     A, 2
0E20: 70 3F    AND   F,63
                                   (0835) .done:
                                   (0836) .exit:
0E22: 71 C0    OR    F,192         (0837)     RAM_EPILOGUE RAM_USE_CLASS_3
                                   (0838)         RAM_EPILOGUE RAM_USE_CLASS_4
0E24: 7F       RET                 (0839)     ret
                                   (0840) .ENDSECTION
                                   (0841) 
                                   (0842) .SECTION
                                   (0843) ;-----------------------------------------------------------------------------
                                   (0844) ;  FUNCTION NAME: USBFS_1_bGetEPAckState
                                   (0845) ;
                                   (0846) ;  DESCRIPTION:   Returns whether the ACK bit of EP has been set for
                                   (0847) ;                 an endpoint
                                   (0848) ;
                                   (0849) ;-----------------------------------------------------------------------------
                                   (0850) ;
                                   (0851) ;  ARGUMENTS:     A is the Endpoint Number
                                   (0852) ;
                                   (0853) ;  RETURNS:       A is 0 if ACK bit is not set and non-zero if it is
                                   (0854) ;
                                   (0855) ;  SIDE EFFECTS:
                                   (0856) ;    The A and X registers may be modified by this or future implementations
                                   (0857) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0858) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0859) ;    responsibility to perserve their values across calls to fastcall16
                                   (0860) ;    functions.
                                   (0861) ;
                                   (0862)  USBFS_1_bGetEPAckState:
                                   (0863) _USBFS_1_bGetEPAckState:
0E25: 5C       MOV   X,A           (0864)     mov    X, A
0E26: 71 10    OR    F,16          (0865)         M8C_SetBank1
0E28: 5E C3    MOV   A,REG[X+195]  (0866)     mov    A, reg[X + USBFS_1_EP1MODE-1]
0E2A: 70 EF    AND   F,239         (0867)         M8C_SetBank0
0E2C: 21 10    AND   A,16          (0868)     and    A, 0x10
0E2E: 7F       RET                 (0869)     ret                                ; Exit

FILE: lib\i2chw_1rsrcinits.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: I2CHW_1.asm
                                   (0004) ;;   Version: 1.5, Updated on 2006/06/06 at 13:39:08
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                   (0008) ;;               for the 22/24/27/29xxx PSoC family of devices
                                   (0009) ;;
                                   (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                   (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                   (0012) ;;        This means it is the caller's responsibility to preserve any values
                                   (0013) ;;        in the X and A registers that are still needed after the API functions
                                   (0014) ;;        returns. For Large Memory Model devices it is also the caller's 
                                   (0015) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                   (0016) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                   (0017) ;;        now, there is no guarantee that will remain the case in future releases.
                                   (0018) ;;-----------------------------------------------------------------------------
                                   (0019) ;;  Copyright (c) Cypress MicroSystems 2002-2006. All Rights Reserved.
                                   (0020) ;;*****************************************************************************
                                   (0021) ;;*****************************************************************************
                                   (0022) 
                                   (0023) include "m8c.inc"
                                   (0024) include "memory.inc"
                                   (0025) include "I2CHW_1Common.inc"
                                   (0026) 
                                   (0027) ;-----------------------------------------------
                                   (0028) ; include instance specific register definitions
                                   (0029) ;-----------------------------------------------
                                   (0030) 
                                   (0031) ;-----------------------------------------------
                                   (0032) ;  Global Symbols
                                   (0033) ;-----------------------------------------------
                                   (0034) ;-------------------------------------------------------------------
                                   (0035) ;  Declare the functions global for both assembler and C compiler.
                                   (0036) ;
                                   (0037) ;  Note that there are two names for each API. First name is
                                   (0038) ;  assembler reference. Name with underscore is name refence for
                                   (0039) ;  C compiler.  Calling function in C source code does not require
                                   (0040) ;  the underscore.
                                   (0041) ;-------------------------------------------------------------------
                                   (0042) 
                                   (0043) export    I2CHW_1_EnableInt
                                   (0044) export   _I2CHW_1_EnableInt
                                   (0045) export    I2CHW_1_EnableSlave
                                   (0046) export   _I2CHW_1_EnableSlave
                                   (0047) export    I2CHW_1_EnableMstr
                                   (0048) export   _I2CHW_1_EnableMstr
                                   (0049) export    I2CHW_1_Start
                                   (0050) export   _I2CHW_1_Start
                                   (0051) export    I2CHW_1_DisableInt
                                   (0052) export   _I2CHW_1_DisableInt
                                   (0053) export    I2CHW_1_DisableSlave
                                   (0054) export   _I2CHW_1_DisableSlave
                                   (0055) export    I2CHW_1_DisableMstr
                                   (0056) export   _I2CHW_1_DisableMstr
                                   (0057) export    I2CHW_1_Stop
                                   (0058) export   _I2CHW_1_Stop
                                   (0059) 
                                   (0060) 
                                   (0061) AREA UserModules (ROM, REL)
                                   (0062) 
                                   (0063) .SECTION
                                   (0064) 
                                   (0065) ;-----------------------------------------------------------------------------
                                   (0066) ;  FUNCTION NAME: I2CHW_1_Start
                                   (0067) ;
                                   (0068) ;  DESCRIPTION:
                                   (0069) ;   Initialize the I2CHW_1 I2C bus interface.
                                   (0070) ;
                                   (0071) ;-----------------------------------------------------------------------------
                                   (0072) ;
                                   (0073) ;  ARGUMENTS:
                                   (0074) ;
                                   (0075) ;  RETURNS: none
                                   (0076) ;
                                   (0077) ;  SIDE EFFECTS:
                                   (0078) ;    The A and X registers may be modified by this or future implementations
                                   (0079) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0080) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0081) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0082) ;    functions.
                                   (0083) ;          
                                   (0084)  I2CHW_1_Start:
                                   (0085) _I2CHW_1_Start:
                                   (0086)     RAM_PROLOGUE RAM_USE_CLASS_1
                                   (0087)     RAM_EPILOGUE RAM_USE_CLASS_1
0E2F: 7F       RET                 (0088)     ret
                                   (0089) .ENDSECTION
                                   (0090) 
                                   (0091) .SECTION
                                   (0092) ;-----------------------------------------------------------------------------
                                   (0093) ;  FUNCTION NAME: I2CHW_1_EnableInt
                                   (0094) ;
                                   (0095) ;  DESCRIPTION:
                                   (0096) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                   (0097) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                   (0098) ;
                                   (0099) ;-----------------------------------------------------------------------------
                                   (0100) ;
                                   (0101) ;  ARGUMENTS: none
                                   (0102) ;
                                   (0103) ;  RETURNS: none
                                   (0104) ;
                                   (0105) ;  SIDE EFFECTS:
                                   (0106) ;    The A and X registers may be modified by this or future implementations
                                   (0107) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0108) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0109) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0110) ;    functions.
                                   (0111) ;          
                                   (0112)  I2CHW_1_EnableInt:
                                   (0113) _I2CHW_1_EnableInt:
                                   (0114)     RAM_PROLOGUE RAM_USE_CLASS_1
                                   (0115)     ;first clear any pending interrupts
0E30: 08       PUSH  A             (0116)     push A
0E31: 5D DD    MOV   A,REG[221]    (0117)     mov A, reg[INT_CLR3]
0E33: 21 FE    AND   A,254         (0118)     and A, ~I2CHW_1_INT_MASK
0E35: 60 DD    MOV   REG[221],A    (0119)     mov reg[INT_CLR3], A
0E37: 43 DE 01 OR    REG[222],1    (0120)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
0E3A: 18       POP   A             (0121)     pop A
                                   (0122)     RAM_EPILOGUE RAM_USE_CLASS_1
0E3B: 7F       RET                 (0123)     ret
                                   (0124) 
                                   (0125) .ENDSECTION
                                   (0126) 
                                   (0127) .SECTION
                                   (0128) ;-----------------------------------------------------------------------------
                                   (0129) ;  FUNCTION NAME: I2CHW_1_EnableMstr
                                   (0130) ;
                                   (0131) ;  DESCRIPTION:
                                   (0132) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                   (0133) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                   (0134) ;
                                   (0135) ;-----------------------------------------------------------------------------
                                   (0136) ;
                                   (0137) ;  ARGUMENTS: none
                                   (0138) ;
                                   (0139) ;  RETURNS: none
                                   (0140) ;
                                   (0141) ;  SIDE EFFECTS:
                                   (0142) ;    The A and X registers may be modified by this or future implementations
                                   (0143) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0144) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0145) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0146) ;    functions.
                                   (0147) ;          
                                   (0148)  I2CHW_1_EnableMstr:
                                   (0149) _I2CHW_1_EnableMstr:
                                   (0150)     RAM_PROLOGUE RAM_USE_CLASS_1
0E3C: 43 D6 02 OR    REG[214],2    (0151)     BitSetI2CHW_1_CFG I2C_M_EN                                       ;Enable SDA interupt
                                   (0152)     RAM_EPILOGUE RAM_USE_CLASS_1
0E3F: 7F       RET                 (0153)     ret
                                   (0154) 
                                   (0155) .ENDSECTION
                                   (0156) 
                                   (0157) .SECTION
                                   (0158) ;-----------------------------------------------------------------------------
                                   (0159) ;  FUNCTION NAME: I2CHW_1_EnableSlave
                                   (0160) ;
                                   (0161) ;  DESCRIPTION:
                                   (0162) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                   (0163) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                   (0164) ;
                                   (0165) ;-----------------------------------------------------------------------------
                                   (0166) ;
                                   (0167) ;  ARGUMENTS: none
                                   (0168) ;
                                   (0169) ;  RETURNS: none
                                   (0170) ;
                                   (0171) ;  SIDE EFFECTS:
                                   (0172) ;    The A and X registers may be modified by this or future implementations
                                   (0173) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0174) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0175) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0176) ;    functions.
                                   (0177) ;          
                                   (0178)  I2CHW_1_EnableSlave:
                                   (0179) _I2CHW_1_EnableSlave:
                                   (0180)     RAM_PROLOGUE RAM_USE_CLASS_1
0E40: 43 D6 01 OR    REG[214],1    (0181)     BitSetI2CHW_1_CFG I2C_S_EN                                       ;Enable SDA interupt
                                   (0182)     RAM_EPILOGUE RAM_USE_CLASS_1
0E43: 7F       RET                 (0183)     ret
                                   (0184) 
                                   (0185) .ENDSECTION
                                   (0186) 
                                   (0187) .SECTION
                                   (0188) ;-----------------------------------------------------------------------------
                                   (0189) ;  FUNCTION NAME: I2CHW_1_DisableInt
                                   (0190) ;  FUNCTION NAME: I2CHW_1_Stop
                                   (0191) ;
                                   (0192) ;  DESCRIPTION:
                                   (0193) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                   (0194) ;
                                   (0195) ;-----------------------------------------------------------------------------
                                   (0196) ;
                                   (0197) ;  ARGUMENTS: none
                                   (0198) ;
                                   (0199) ;  RETURNS: none
                                   (0200) ;
                                   (0201) ;  SIDE EFFECTS:
                                   (0202) ;    The A and X registers may be modified by this or future implementations
                                   (0203) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0204) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0205) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0206) ;    functions.
                                   (0207) ;          
                                   (0208)  I2CHW_1_DisableInt:
                                   (0209) _I2CHW_1_DisableInt:
                                   (0210)  I2CHW_1_Stop:
                                   (0211) _I2CHW_1_Stop:
                                   (0212)     RAM_PROLOGUE RAM_USE_CLASS_1
0E44: 41 DE FE AND   REG[222],254  (0213)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                   (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
0E47: 7F       RET                 (0215)     ret
                                   (0216) 
                                   (0217) .ENDSECTION
                                   (0218) 
                                   (0219) .SECTION
                                   (0220) ;-----------------------------------------------------------------------------
                                   (0221) ;  FUNCTION NAME: I2CHW_1_DisableSlave
                                   (0222) ;
                                   (0223) ;  DESCRIPTION:
                                   (0224) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                   (0225) ;
                                   (0226) ;-----------------------------------------------------------------------------
                                   (0227) ;
                                   (0228) ;  ARGUMENTS: none
                                   (0229) ;
                                   (0230) ;  RETURNS: none
                                   (0231) ;
                                   (0232) ;  SIDE EFFECTS:
                                   (0233) ;    The A and X registers may be modified by this or future implementations
                                   (0234) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0235) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0236) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0237) ;    functions.
                                   (0238) ;          
                                   (0239)  I2CHW_1_DisableSlave:
                                   (0240) _I2CHW_1_DisableSlave:
                                   (0241)     RAM_PROLOGUE RAM_USE_CLASS_1
0E48: 41 D6 FE AND   REG[214],254  (0242)     BitClrI2CHW_1_CFG I2C_S_EN                                       ;Disable the Slave
                                   (0243)     RAM_EPILOGUE RAM_USE_CLASS_1
0E4B: 7F       RET                 (0244)     ret
                                   (0245) 
                                   (0246) .ENDSECTION
                                   (0247) 
                                   (0248) .SECTION
                                   (0249) ;-----------------------------------------------------------------------------
                                   (0250) ;  FUNCTION NAME: I2CHW_1_DisableMstr
                                   (0251) ;
                                   (0252) ;  DESCRIPTION:
                                   (0253) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                   (0254) ;
                                   (0255) ;-----------------------------------------------------------------------------
                                   (0256) ;
                                   (0257) ;  ARGUMENTS: none
                                   (0258) ;
                                   (0259) ;  RETURNS: none
                                   (0260) ;
                                   (0261) ;  SIDE EFFECTS:
                                   (0262) ;    The A and X registers may be modified by this or future implementations
                                   (0263) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0264) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0265) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0266) ;    functions.
                                   (0267) ;          
                                   (0268)  I2CHW_1_DisableMstr:
                                   (0269) _I2CHW_1_DisableMstr:
                                   (0270)     RAM_PROLOGUE RAM_USE_CLASS_1
0E4C: 41 D6 FD AND   REG[214],253  (0271)     BitClrI2CHW_1_CFG I2C_M_EN                                       ;Disable the Master
                                   (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
0E4F: 7F       RET                 (0273)    ret

FILE: lib\i2chw_1mstr.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: I2CHW_1MSTR.asm
                                   (0004) ;;   Version: 1.5, Updated on 2006/06/06 at 13:39:08
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: <UMName> User Module software implementation file
                                   (0008) ;;               for the 22/24/27/29xxx PSoC family of devices
                                   (0009) ;;
                                   (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                   (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                   (0012) ;;        This means it is the caller's responsibility to preserve any values
                                   (0013) ;;        in the X and A registers that are still needed after the API functions
                                   (0014) ;;        returns. For Large Memory Model devices it is also the caller's 
                                   (0015) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                   (0016) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                   (0017) ;;        now, there is no guarantee that will remain the case in future releases.
                                   (0018) ;;-----------------------------------------------------------------------------
                                   (0019) ;;  Copyright (c) Cypress MicroSystems 2000-2006. All Rights Reserved.
                                   (0020) ;;*****************************************************************************
                                   (0021) ;;*****************************************************************************
                                   (0022) 
                                   (0023) include "m8c.inc"
                                   (0024) include "memory.inc"
                                   (0025) include "I2CHW_1Common.inc"
                                   (0026) include "I2CHW_1Mstr.inc"
                                   (0027) 
                                   (0028) ;-----------------------------------------------
                                   (0029) ;  Global Symbols
                                   (0030) ;-----------------------------------------------
                                   (0031) 
                                   (0032) export   I2CHW_1_fSendRepeatStart
                                   (0033) export  _I2CHW_1_fSendRepeatStart
                                   (0034) export   I2CHW_1_fSendStart
                                   (0035) export  _I2CHW_1_fSendStart
                                   (0036) export   I2CHW_1_SendStop
                                   (0037) export  _I2CHW_1_SendStop
                                   (0038) ; export the following 3 functions for C-implementations large or small mem models 
                                   (0039) export  _I2CHW_1_fReadBytes
                                   (0040) export  _I2CHW_1_bWriteBytes
                                   (0041) export  _I2CHW_1_bWriteCBytes
                                   (0042) 
                                   (0043) export   I2CHW_1_fWrite
                                   (0044) export  _I2CHW_1_fWrite
                                   (0045) 
                                   (0046) export   I2CHW_1_bRead
                                   (0047) export  _I2CHW_1_bRead
                                   (0048) 
                                   (0049) 
                                   (0050) IF SYSTEM_SMALL_MEMORY_MODEL
                                   (0051) 
                                   (0052) export   I2CHW_1_fReadBytes
                                   (0053) export   I2CHW_1_bWriteBytes
                                   (0054) export   I2CHW_1_bWriteCBytes
                                   (0055) 
                                   (0056) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                   (0057) 
                                   (0058) ;-------------------------------------------------------------------
                                   (0059) ;  Declare the varables for both the assembler and C compiler.
                                   (0060) ;
                                   (0061) ;-------------------------------------------------------------------
                                   (0062) export  I2CHW_1_bStatus
                                   (0063) export _I2CHW_1_bStatus
                                   (0064) 
                                   (0065) ;-----------------------------------------------
                                   (0066) ; Variable Allocation
                                   (0067) ;-----------------------------------------------
                                   (0068) area InterruptRAM(RAM, REL, CON)
                                   (0069) 
                                   (0070) _I2CHW_1_bStatus:
                                   (0071)  I2CHW_1_bStatus:                      blk   1  ; Status during transfers
                                   (0072) 
                                   (0073) AREA UserModules (ROM, REL)
                                   (0074) ;-----------------------------------------------
                                   (0075) ;  EQUATES
                                   (0076) ;-----------------------------------------------
                                   (0077) I2CHW_1_SLAVE_ACKed:                   equ 0x01 ; This bit set if Slave ACKed Master
                                   (0078) I2CHW_1_SEND_ACK:                      equ 0x10 ; If this flag set, Master should send ACK
                                   (0079) 
                                   (0080) 
                                   (0081) .SECTION
                                   (0082) ;-----------------------------------------------------------------------------
                                   (0083) ;  FUNCTION NAME: I2CHW_1_fReadBytes
                                   (0084) ;
                                   (0085) ;  DESCRIPTION:
                                   (0086) ;       Read Multiple bytes from a slave.  Use the ISR to perform operation.
                                   (0087) ;-----------------------------------------------------------------------------
                                   (0088) ;
                                   (0089) ;  ARGUMENTS:
                                   (0090) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                   (0091) ;           to determine if:
                                   (0092) ;             0x01 => Use RepeatStart instead of Start
                                   (0093) ;             0x02 => Don't send Stop
                                   (0094) ;  [SP-6]=> Count of bytes to read.
                                   (0095) ;  [SP-5]=> MSB of Array address to put data in (ignorned for small mem model)
                                   (0096) ;  [SP-4]=> LSB of Array address to put data in 
                                   (0097) ;  [SP-3]=> Address of slave
                                   (0098) ;
                                   (0099) ;  RETURNS:       None
                                   (0100) ;
                                   (0101) ;  SIDE EFFECTS:
                                   (0102) ;    The A and X registers may be modified by this or future implementations
                                   (0103) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0104) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0105) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0106) ;    functions.
                                   (0107) ;          
                                   (0108) ;    Currently only the page pointer registers listed below are modified: 
                                   (0109) ;          CUR_PP
                                   (0110) ;
                                   (0111) ;  THEORY of OPERATION or PROCEDURE:
                                   (0112) ;    I2C and block must be operational.
                                   (0113) ;    This routine will enable the I2C interrupt!
                                   (0114) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                   (0115) ;    pend on the ISR_ACTIVE bit until it can run
                                   (0116) ;
                                   (0117) ;-----------------------------------------------------------------------------
                                   (0118) RxMode:         equ  -7
                                   (0119) RxCnt:          equ  -6
                                   (0120) RxArrayHI:      equ  -5
                                   (0121) RxArrayLO:      equ  -4
                                   (0122) RxSlaveAddr:    equ  -3
                                   (0123) 
                                   (0124) _I2CHW_1_fReadBytes:			      
                                   (0125)     RAM_PROLOGUE RAM_USE_CLASS_4
                                   (0126)     RAM_PROLOGUE RAM_USE_CLASS_2
0E50: 62 D0 00 MOV   REG[208],0    (0127) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0E53: 4F       MOV   X,SP          (0128) 	mov   X, SP
                                   (0129) I2CMSCR_NotReady1:
0E54: 51 4A    MOV   A,[74]        (0130)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0E56: 47 4A 80 TST   [74],128      (0131)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                   (0132)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                   (0133)     ;and   A, 0x0f                                           ;only look at the lower bits
                                   (0134)           ;For multi master operations, a pening start or restart
                                   (0135)           ;request might be OK, the master might be waiting to
                                   (0136)           ;acquire the bus from another master
0E59: BF FA    JNZ   0x0E54        (0137)     jnz   I2CMSCR_NotReady1
0E5B: 2E 4A 80 OR    [74],128      (0138)     or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE           ; flag set here and cleared by ISR
                                   (0139)     ;get the address from the parameters on the stack
0E5E: 52 FD    MOV   A,[X-3]       (0140)     mov   A, [X + RxSlaveAddr]
0E60: 64       ASL   A             (0141)     asl   A                                                ; Shift address to the left to make
                                   (0142)                                                            ; a complete byte with the R/W bit.
0E61: 29 01    OR    A,1           (0143)     or    A,0x01                                           ; OR the address with the Read bit.
0E63: 53 49    MOV   [73],A        (0144)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
0E65: 60 D8    MOV   REG[216],A    (0145)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
0E67: 55 48 00 MOV   [72],0        (0146)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
0E6A: 52 F9    MOV   A,[X-7]       (0147)     mov   A, [X+RxMode]                                    ; place the RxMode in status so ISR can access it
0E6C: 53 48    MOV   [72],A        (0148)     mov   [I2CHW_1_bStatus],A
                                   (0149)     ;
                                   (0150)     ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                   (0151)     ;
0E6E: 10       PUSH  X             (0152)     push   X                                               ;preserve since it's used later
0E6F: 52 FA    MOV   A,[X-6]       (0153)     mov    A, [X+RxCnt]                                    ;get the write buf size
0E71: 08       PUSH  A             (0154)     push   A
0E72: 52 FB    MOV   A,[X-5]       (0155)     mov    A, [X+RxArrayHI]                                ;get the write addrHI
0E74: 08       PUSH  A             (0156)     push   A										   
0E75: 52 FC    MOV   A,[X-4]       (0157)     mov    A, [X+RxArrayLO]							                         ;get the write addrLO
0E77: 08       PUSH  A             (0158)     push   A                                               ;this will be ignored
0E78: 93 26    CALL  0x11A0        (0159)     call  I2CHW_1_InitWrite                                ;sets the addr and byte count to write to
0E7A: 38 FD    ADD   SP,253        (0160)     add    SP, -3
0E7C: 20       POP   X             (0161)     pop    X                                               ;restore X to be used for the rest of this routine
                                   (0162)     
0E7D: 51 49    MOV   A,[73]        (0163)     mov   A,[I2CHW_1_SlaveAddr]
0E7F: 48 F9 01 TST   [X-7],1       (0164)     tst   [x+RxMode],I2CHW_1_RepStart
0E82: B0 0A    JNZ   0x0E8D        (0165)     jnz   DoRestartRx
0E84: 49 D7 01 TST   REG[215],1    (0166)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
0E87: B0 05    JNZ   0x0E8D        (0167)     jnz   DoRestartRx
0E89: 91 2E    CALL  0x0FB9        (0168)     call  I2C_DoStart                                      ; Send a start and address.
0E8B: 80 03    JMP   0x0E8F        (0169)     jmp   CheckRxAck
                                   (0170) DoRestartRx:
0E8D: 90 93    CALL  0x0F22        (0171)     call  I2C_DoBufferRepeatStart                          ; Send a repeat start and address.
0E8F: 70 3F    AND   F,63
                                   (0172)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                   (0173)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                   (0174)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                   (0175) 
                                   (0176) CheckRxAck:                                                ; Test to see if Slave ACKed
                                   (0177)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                   (0178)         ;is finished.
                                   (0179) End_RD:
0E91: 71 C0    OR    F,192         (0180)     RAM_EPILOGUE RAM_USE_CLASS_2
                                   (0181)     RAM_EPILOGUE RAM_USE_CLASS_4
0E93: 7F       RET                 (0182)     ret
                                   (0183) 
                                   (0184) .ENDSECTION
                                   (0185) 
                                   (0186) .SECTION
                                   (0187) ;-----------------------------------------------------------------------------
                                   (0188) ;  FUNCTION NAME: I2CHW_1_bWriteBytes
                                   (0189) ;
                                   (0190) ;  DESCRIPTION:
                                   (0191) ;    Write multiple data bits to slave device.
                                   (0192) ;
                                   (0193) ;-----------------------------------------------------------------------------
                                   (0194) ;
                                   (0195) ;  ARGUMENTS:
                                   (0196) ; [SP-7]=> Mode flags that allow the programmer to set flags
                                   (0197) ;          to determine if:
                                   (0198) ;              0x01 => Use RePeatStart instead of Start
                                   (0199) ;              0x02 => Don't send Stop
                                   (0200) ; [SP-6]=> Count of bytes to write.
                                   (0201) ; [SP-5]=> MSB of Array address to put data in (ignored small mem model).
                                   (0202) ; [SP-4]=> LSB of Array address to put data in.
                                   (0203) ; [SP-3]=> Address of slave
                                   (0204) ;
                                   (0205) ;
                                   (0206) ;  RETURNS:     None
                                   (0207) ;
                                   (0208) ;  SIDE EFFECTS:
                                   (0209) ;    The A and X registers may be modified by this or future implementations
                                   (0210) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0211) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0212) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0213) ;    functions.
                                   (0214) ;          
                                   (0215) ;    Currently only the page pointer registers listed below are modified: 
                                   (0216) ;          CUR_PP
                                   (0217) ;
                                   (0218) ;  THEORY of OPERATION or PROCEDURE:
                                   (0219) ;
                                   (0220) ;-----------------------------------------------------------------------------
                                   (0221) TxMode:       equ  -7
                                   (0222) TxByteCount:  equ  -6
                                   (0223) TxArrayHI:    equ  -5
                                   (0224) TxArrayLO:    equ  -4
                                   (0225) TxSlaveAddr:  equ  -3
                                   (0226) 
                                   (0227) _I2CHW_1_bWriteBytes:
                                   (0228)     RAM_PROLOGUE RAM_USE_CLASS_4
                                   (0229)     RAM_PROLOGUE RAM_USE_CLASS_2
0E94: 62 D0 00 MOV   REG[208],0    (0230) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
                                   (0231) 
0E97: 4F       MOV   X,SP          (0232) 	mov   X, SP
                                   (0233) I2CMSCR_NotReady2:
0E98: 51 4A    MOV   A,[74]        (0234)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0E9A: 47 4A 80 TST   [74],128      (0235)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                   (0236)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                   (0237)     ;and   A, 0x0f                                           ;only look at the lower bits
                                   (0238)           ;For multi master operations, a pening start or restart
                                   (0239)           ;request might be OK, the master might be waiting to
                                   (0240)           ;acquire the bus from another master
0E9D: BF FA    JNZ   0x0E98        (0241)     jnz   I2CMSCR_NotReady2
0E9F: 2E 4A 80 OR    [74],128      (0242)     or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE           ; flag set here and cleared at end of ISR
0EA2: 52 FD    MOV   A,[X-3]       (0243)     mov   A, [X + TxSlaveAddr]
0EA4: 64       ASL   A             (0244)     asl   A                                                ; Shift address to the left to make
                                   (0245)                                                            ; a complete byte with the R/W bit.
                                   (0246)                                                            ; The ASL takes care of clearing bit 0.
0EA5: 55 48 00 MOV   [72],0        (0247)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
0EA8: 53 49    MOV   [73],A        (0248)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
0EAA: 60 D8    MOV   REG[216],A    (0249)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
0EAC: 52 F9    MOV   A,[X-7]       (0250)     mov   A, [X+TxMode]                                    ; place the TxMode in status so ISR can access it
0EAE: 53 48    MOV   [72],A        (0251)     mov   [I2CHW_1_bStatus],A
                                   (0252)     ;
                                   (0253)     ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                   (0254)     ;
0EB0: 10       PUSH  X             (0255)         push   X                                                ;preserve since it's used later
0EB1: 77 FA    INC   [X-6]         (0256)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                   (0257) 
0EB3: 52 FA    MOV   A,[X-6]       (0258)         mov    A, [X+TxByteCount]                               ;get the write buf size
0EB5: 08       PUSH  A             (0259)         push   A
0EB6: 52 FB    MOV   A,[X-5]       (0260)         mov    A, [X+TxArrayHI]                                 ;get the write buf addr
0EB8: 08       PUSH  A             (0261)         push   A                                                                                            ;this will be ignored
0EB9: 52 FC    MOV   A,[X-4]       (0262)         mov    A, [X+TxArrayLO]                                 ;get the write buf addr
0EBB: 08       PUSH  A             (0263)         push   A
0EBC: 93 20    CALL  0x11DE        (0264)         call  I2CHW_1_InitRamRead                          ;sets the addr and byte count to write to
0EBE: 38 FD    ADD   SP,253        (0265)         add SP, -3
0EC0: 20       POP   X             (0266)         pop X                                                   ;restore X to be used for the rest of this routine
                                   (0267)     ;and  [I2CHW_1_RsrcStatus],~I2C_READFLASH              ;shouldn't be needed should have been taken care of in InitRamRead routine
                                   (0268) 
                                   (0269) 
0EC1: 51 49    MOV   A,[73]        (0270)     mov   A,[I2CHW_1_SlaveAddr]
0EC3: 48 F9 01 TST   [X-7],1       (0271)     tst   [x+TxMode],I2CHW_1_RepStart
0EC6: B0 0A    JNZ   0x0ED1        (0272)     jnz   DoRestartTx
0EC8: 49 D7 01 TST   REG[215],1    (0273)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
0ECB: BF C1    JNZ   0x0E8D        (0274)     jnz   DoRestartRx
0ECD: 90 EA    CALL  0x0FB9        (0275)     call  I2C_DoStart                                      ; Send a start and address.
0ECF: 80 03    JMP   0x0ED3        (0276)     jmp   DoTxAck
                                   (0277) DoRestartTx:
0ED1: 90 4F    CALL  0x0F22        (0278)     call  I2C_DoBufferRepeatStart                          ; Send a repeat start and address.
0ED3: 70 3F    AND   F,63
                                   (0279) DoTxAck:
                                   (0280) 
                                   (0281) 
                                   (0282) WriteSlaveAck:
0ED5: 71 C0    OR    F,192         (0283)     RAM_EPILOGUE RAM_USE_CLASS_2
                                   (0284) 	RAM_EPILOGUE RAM_USE_CLASS_4
0ED7: 7F       RET                 (0285)     ret
                                   (0286) 
                                   (0287) .ENDSECTION
                                   (0288) 
                                   (0289) .SECTION
                                   (0290) ;-----------------------------------------------------------------------------
                                   (0291) ;  FUNCTION NAME: I2CHW_1_bWriteCBytes
                                   (0292) ;
                                   (0293) ;  DESCRIPTION:
                                   (0294) ;    Write multiple data bits to slave device from ROM
                                   (0295) ;
                                   (0296) ;-----------------------------------------------------------------------------
                                   (0297) ;
                                   (0298) ;  ARGUMENTS:
                                   (0299) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                   (0300) ;            to determine if:
                                   (0301) ;               0x01 => Use RepeatStart instead of Start
                                   (0302) ;               0x02 => Don't send Stop
                                   (0303) ;  [SP-6]=> Count of bytes to write.
                                   (0304) ;  [SP-5]=> MSB of ROM Array address to get data from
                                   (0305) ;  [SP-4]=> LSB of ROM Array address to get data from.
                                   (0306) ;  [SP-3]=> Address of slave
                                   (0307) ;
                                   (0308) ;  RETURNS:
                                   (0309) ;    None
                                   (0310) ;
                                   (0311) ;  SIDE EFFECTS:
                                   (0312) ;    The A and X registers may be modified by this or future implementations
                                   (0313) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0314) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0315) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0316) ;    functions.
                                   (0317) ;          
                                   (0318) ;    Currently only the page pointer registers listed below are modified: 
                                   (0319) ;          CUR_PP
                                   (0320) ;
                                   (0321) ;  THEORY of OPERATION or PROCEDURE:
                                   (0322) ;
                                   (0323) ;-----------------------------------------------------------------------------
                                   (0324) TxCMode:       equ  -7
                                   (0325) TxCByteCount:  equ  -6
                                   (0326) TxCArrayMSB:   equ  -5
                                   (0327) TxCArrayLSB:   equ  -4
                                   (0328) ;TxSlaveAddr:  equ  -3	  ;defined above this line if for reference only
                                   (0329) 
                                   (0330) _I2CHW_1_bWriteCBytes:
                                   (0331)     RAM_PROLOGUE RAM_USE_CLASS_4
                                   (0332) 	RAM_PROLOGUE RAM_USE_CLASS_2
0ED8: 62 D0 00 MOV   REG[208],0    (0333) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0EDB: 4F       MOV   X,SP          (0334) 	mov   X, SP
                                   (0335) I2CMSCR_NotReady3:
0EDC: 51 4A    MOV   A,[74]        (0336)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
0EDE: 47 4A 80 TST   [74],128      (0337)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                   (0338)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                   (0339)     ;and   A, 0x0f                                           ;only look at the lower bits
                                   (0340)           ;For multi master operations, a pening start or restart
                                   (0341)           ;request might be OK, the master might be waiting to
                                   (0342)           ;acquire the bus from another master
0EE1: BF FA    JNZ   0x0EDC        (0343)         jnz   I2CMSCR_NotReady3
0EE3: 2E 4A 80 OR    [74],128      (0344)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ;lag set here but cleared in ISRf
0EE6: 52 FD    MOV   A,[X-3]       (0345)     mov   A, [X + TxSlaveAddr]
0EE8: 64       ASL   A             (0346)     asl   A                                                ; Shift address to the left to make
                                   (0347)                                                            ; a complete byte with the R/W bit.
                                   (0348)                                                            ; The ASL takes care of clearing bit 0.
0EE9: 55 48 00 MOV   [72],0        (0349)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
0EEC: 53 49    MOV   [73],A        (0350)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
0EEE: 60 D8    MOV   REG[216],A    (0351)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
0EF0: 52 F9    MOV   A,[X-7]       (0352)     mov   A, [X+TxCMode]                                                             ; place the RxMode in status so ISR can access it
0EF2: 53 48    MOV   [72],A        (0353)     mov   [I2CHW_1_bStatus],A
                                   (0354)     ;
                                   (0355)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                   (0356)         ;
0EF4: 10       PUSH  X             (0357)         push   X                                                ;preserve X since it's used later
                                   (0358) 
0EF5: 50 00    MOV   A,0           (0359)          mov    A, 0                                             ;get the write buf size (this is the hi order part)
0EF7: 77 FA    INC   [X-6]         (0360)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
0EF9: D0 02    JNC   0x0EFC        (0361)         jnc    . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
0EFB: 74       INC   A             (0362)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
0EFC: 08       PUSH  A             (0363)         push   A
0EFD: 52 FA    MOV   A,[X-6]       (0364)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
0EFF: 08       PUSH  A             (0365)         push   A
0F00: 52 FB    MOV   A,[X-5]       (0366)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
0F02: 08       PUSH  A             (0367)         push   A                                                                                        ;this will be ignored
0F03: 52 FC    MOV   A,[X-4]       (0368)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
0F05: 08       PUSH  A             (0369)         push   A
                                   (0370) 
0F06: 93 03    CALL  0x120B        (0371)         call  I2CHW_1_InitFlashRead                        ;sets the addr and byte count to write to
0F08: 38 FC    ADD   SP,252        (0372)         add SP, -4
0F0A: 20       POP   X             (0373)         pop X                                                   ;restore X to be used for the rest of this routine
                                   (0374) 
                                   (0375)     ;or  [I2CHW_1_RsrcStatus],I2C_READFLASH
0F0B: 51 49    MOV   A,[73]        (0376)     mov   A,[I2CHW_1_SlaveAddr]
0F0D: 48 F9 01 TST   [X-7],1       (0377)     tst   [x+TxMode],I2CHW_1_RepStart                      ; Check if a Start or RepeatStart
0F10: B0 0A    JNZ   0x0F1B        (0378)     jnz   DoCRestartTx                                     ; should executed.
0F12: 49 D7 01 TST   REG[215],1    (0379)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
0F15: BF 77    JNZ   0x0E8D        (0380)     jnz   DoRestartRx
0F17: 90 A0    CALL  0x0FB9        (0381)     call  I2C_DoStart                                      ; Send a start and address.
0F19: 80 03    JMP   0x0F1D        (0382)     jmp   DoCTxAck
                                   (0383) DoCRestartTx:
0F1B: 90 05    CALL  0x0F22        (0384)     call  I2C_DoBufferRepeatStart                          ; Send a repeat start and address.
0F1D: 70 3F    AND   F,63
                                   (0385) 
                                   (0386) DoCTxAck:                                                  ; Test to see if Slave is ACKed
                                   (0387) 
                                   (0388) CWriteSlaveAck:
0F1F: 71 C0    OR    F,192         (0389)     RAM_EPILOGUE RAM_USE_CLASS_2
                                   (0390)     RAM_EPILOGUE RAM_USE_CLASS_4
0F21: 7F       RET                 (0391)     ret
                                   (0392) 
                                   (0393) .ENDSECTION
                                   (0394) 
                                   (0395) .SECTION
                                   (0396) ;-----------------------------------------------------------------------------
                                   (0397) ;  FUNCTION NAME: I2C_DoBufferRepeatStart
                                   (0398) ;
                                   (0399) ;  DESCRIPTION:
                                   (0400) ;    Send repeated start condition and send slave address for buffered transfers.
                                   (0401) ;
                                   (0402) ;-----------------------------------------------------------------------------
                                   (0403) ;
                                   (0404) ;  ARGUMENTS:
                                   (0405) ;     This routine is called internally only.  It is not exported or intended as an API
                                   (0406) ;
                                   (0407) ;  RETURNS:
                                   (0408) ;    None
                                   (0409) ;
                                   (0410) ;  SIDE EFFECTS:
                                   (0411) ;    The A and X registers may be modified by this or future implementations
                                   (0412) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0413) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0414) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0415) ;    functions.
                                   (0416) ;          
                                   (0417) ;  THEORY of OPERATION or PROCEDURE:
                                   (0418) ;    This is similar to the I2C_DoRepeatStart entry point but this function does not
                                   (0419) ;    wait for the byte_complete flag.  That is this is not polled and is therefore compatible
                                   (0420) ;    with the buffered read and write functions (above).
                                   (0421) ;
                                   (0422) ;-----------------------------------------------------------------------------
                                   (0423) 
                                   (0424) I2C_DoBufferRepeatStart:
                                   (0425)     RAM_PROLOGUE RAM_USE_CLASS_4
0F22: 62 D0 00 MOV   REG[208],0    (0426) 	RAM_SETPAGE_CUR >I2CHW_1_SlaveAddr
                                   (0427)     ;here the path through the routine is dependent on the previous transmission.
                                   (0428)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                   (0429)         ; I2C interrupt
                                   (0430)         ; 2a. the master must NAK the byte if he is reading from the slave.
                                   (0431)         ; We do have to look at the status of the I2C block to see what is going on because if there was a
                                   (0432)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                   (0433)         ; by setting the master restart bit and clearing to I2C_SCR (I2C_TX)
                                   (0434)         ; 2b. if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                   (0435)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                   (0436)         ; 3. once the ISR starts it will figure out which direction we are going with data (sending/receiving)
                                   (0437)         ;
0F25: 60 D8    MOV   REG[216],A    (0438)     mov   reg[I2CHW_1_DR], A
0F27: 53 49    MOV   [73],A        (0439)         mov   [I2CHW_1_SlaveAddr], A
                                   (0440)         ;tst      reg[I2CHW_1_MSCR], I2CM_MASTEROP         ;do we even have control of the bus?
                                   (0441)         ;jz    notBusMasterErr
0F29: 5D D9    MOV   A,REG[217]    (0442)     mov   A, reg[I2CHW_1_MSCR]                             ;read the mscr register to look for pending master operations
0F2B: 21 0F    AND   A,15          (0443)     and   A, 0x0f                                          ;only look at the lower bits
0F2D: A0 11    JZ    0x0F3F        (0444)         jz    BusIdleSendStart
                                   (0445)         ; for a single master system this should not be an issue,
                                   (0446)         ; so we'll go ahead and request the restart.  If a stop condition was already generated
                                   (0447)         ; the state machine will automatically generate a start instead.
                                   (0448) 
                                   (0449)         ;SetI2CHW_1_SCR I2CM_RESTRT
                                   (0450)     ;mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                   (0451)         ;SetI2CHW_1_SCR          I2C_TX                                ;even though the restart has been requested the state
                                   (0452)         ;mov      reg[I2CHW_1_SCR], I2C_TX                 ;even though the restart has been requested the state
                                   (0453) 
                                   (0454) ;IF I2CHW_1_THROTTLE_CLK_RATE
0F2F: 62 D9 02 MOV   REG[217],2    (0455)         SetI2CHW_1_MSCR I2CM_RESTRT
                                   (0456) ;ELSE
                                   (0457) ;    mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                   (0458) ;ENDIF
0F32: 49 D7 04 TST   REG[215],4    (0459)     tst   reg[I2CHW_1_SCR], I2C_TX
0F35: B0 05    JNZ   0x0F3B        (0460)     jnz   I2C_RestartRecieve
                                   (0461) 
                                   (0462) ;IF I2CHW_1_THROTTLE_CLK_RATE
0F37: 62 D7 04 MOV   REG[215],4    (0463)     SetI2CHW_1_SCR I2C_TX                                  ;even though the restart has been requested the state
                                   (0464) ;ELSE
                                   (0465) ;    mov   reg[I2CHW_1_SCR], I2C_TX                        ;send Ack
                                   (0466) ;ENDIF
                                   (0467) 
                                   (0468)     RAM_EPILOGUE RAM_USE_CLASS_4
0F3A: 7F       RET                 (0469)     ret
                                   (0470) I2C_RestartRecieve:
                                   (0471) 
                                   (0472) ;IF I2CHW_1_THROTTLE_CLK_RATE
0F3B: 62 D7 00 MOV   REG[215],0    (0473)     SetI2CHW_1_SCR 0                                       ;even though the restart has been requested the state
                                   (0474) ;ELSE
                                   (0475) ;    mov   reg[I2CHW_1_SCR], 0                             ;send Ack
                                   (0476) ;ENDIF
                                   (0477) 
                                   (0478)    RAM_EPILOGUE RAM_USE_CLASS_4
0F3E: 7F       RET                 (0479)    ret
                                   (0480) 
                                   (0481) BusIdleSendStart:
0F3F: 51 49    MOV   A,[73]        (0482)    mov    A, [I2CHW_1_SlaveAddr]
0F41: 90 76    CALL  0x0FB9        (0483)    call   I2C_DoStart
                                   (0484)    ;Since something appears to be messed up do the next best thing to a repeat start, send a start.
                                   (0485)    RAM_EPILOGUE RAM_USE_CLASS_4
0F43: 7F       RET                 (0486)    ret
                                   (0487) 
                                   (0488) .ENDSECTION
                                   (0489) 
                                   (0490) .SECTION
                                   (0491) 
                                   (0492) ;-----------------------------------------------------------------------------
                                   (0493) ;  FUNCTION NAME: I2CHW_1_fSendRepeatStart
                                   (0494) ;
                                   (0495) ;  DESCRIPTION:
                                   (0496) ;    Send repeated start condition and send slave address.
                                   (0497) ;
                                   (0498) ;-----------------------------------------------------------------------------
                                   (0499) ;
                                   (0500) ;  ARGUMENTS:
                                   (0501) ;    I2CHW_1_bAddr - Contains the slave address and transfer direction.
                                   (0502) ;
                                   (0503) ;  RETURNS:
                                   (0504) ;    I2CHW_1_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                   (0505) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                   (0506) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                   (0507) ;
                                   (0508) ;  SIDE EFFECTS:
                                   (0509) ;    The A and X registers may be modified by this or future implementations
                                   (0510) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0511) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0512) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0513) ;    functions.
                                   (0514) ;          
                                   (0515) ;    Currently only the page pointer registers listed below are modified: 
                                   (0516) ;          CUR_PP
                                   (0517) ;
                                   (0518) ;  THEORY of OPERATION or PROCEDURE:
                                   (0519) ;    Prepare to send start by setting SCl and SDA high.
                                   (0520) ;    must be followed directly by I2CHW_1_start.
                                   (0521) ;
                                   (0522) ;-----------------------------------------------------------------------------
                                   (0523)  I2CHW_1_fSendRepeatStart:
                                   (0524) _I2CHW_1_fSendRepeatStart:
                                   (0525)     RAM_PROLOGUE RAM_USE_CLASS_4
0F44: 62 D0 00 MOV   REG[208],0    (0526) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                   (0527)     ;wait if the bus is already busy...
0F47: 08       PUSH  A             (0528)     push  A
0F48: 55 48 00 MOV   [72],0        (0529)     mov   [I2CHW_1_bStatus], 0x00
                                   (0530) I2CMSCR_NotReady4:
0F4B: 51 4A    MOV   A,[74]        (0531)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0F4D: 47 4A 80 TST   [74],128      (0532)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                   (0533)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                   (0534)     ;and   A, 0x0f                                           ;only look at the lower bits
                                   (0535)           ;For multi master operations, a pening start or restart
                                   (0536)           ;request might be OK, the master might be waiting to
                                   (0537)           ;acquire the bus from another master
0F50: BF FA    JNZ   0x0F4B        (0538)     jnz   I2CMSCR_NotReady4
0F52: 18       POP   A             (0539)     pop   A
                                   (0540) 
                                   (0541) 
0F53: 64       ASL   A             (0542)     asl   a                                                ; Shift address to the left
0F54: 79       DEC   X             (0543)     dec   x                                                ; If zero, C flag will be set
0F55: C0 03    JC    0x0F59        (0544)     jc    I2C_DoRepeatStart                                ; Do a write if zero
0F57: 29 01    OR    A,1           (0545)     or    a,0x01                                           ; Set Read flag
                                   (0546) 
                                   (0547) I2C_DoRepeatStart:
                                   (0548)     ;here the path through the routine is dependent on the previous transmission.
                                   (0549)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                   (0550)         ; I2C interrupt
                                   (0551)         ; 2. the master must NAK the byte if he is reading from the slave.
                                   (0552)         ; We don't have to look at the status of the I2C block to see what is going on because if there was a
                                   (0553)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                   (0554)         ; by setting the master restart bit and writing to I2C_SCR (I2C_TX)
                                   (0555)         ; if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                   (0556)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                   (0557)         ;
0F59: 60 D8    MOV   REG[216],A    (0558)     mov   reg[I2CHW_1_DR], A
0F5B: 53 49    MOV   [73],A        (0559)     mov   [I2CHW_1_SlaveAddr], A
0F5D: 49 D9 04 TST   REG[217],4    (0560)     tst       reg[I2CHW_1_MSCR], I2CM_MASTEROP             ;do we even have control of the bus?
0F60: A0 1C    JZ    0x0F7D        (0561)     jz    notBusMaster1
                                   (0562)     ;SetI2CHW_1_MSCR  I2CM_RESTRT
                                   (0563)     ;mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                   (0564)     ;SetI2CHW_1_SCR         I2C_TX                         ;even though the restart has been requested the state
                                   (0565)     ;mov      reg[I2CHW_1_SCR], I2C_TX                     ;even though the restart has been requested the state
                                   (0566)                                                                 ; machine is stalling the SCL and has to be 'released'
                                   (0567) ;IF I2CHW_1_THROTTLE_CLK_RATE
0F62: 62 D9 02 MOV   REG[217],2    (0568)     SetI2CHW_1_MSCR I2CM_RESTRT
0F65: 62 D7 00 MOV   REG[215],0    (0569)     SetI2CHW_1_SCR  0                                      ;getting a restart out requires a 0 into the SCR reg
                                   (0570) ;ELSE
                                   (0571) ;    mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                   (0572) ;    mov   reg[I2CHW_1_SCR], 0                             ;getting a restart out requires a 0 into the SCR reg
                                   (0573) ;ENDIF
                                   (0574) 
                                   (0575) WaitRepStrtCompl:
0F68: 5D D7    MOV   A,REG[215]    (0576)     mov   A,  reg[I2CHW_1_SCR]
0F6A: 49 D7 01 TST   REG[215],1    (0577)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
0F6D: AF FA    JZ    0x0F68        (0578)     jz    WaitRepStrtCompl
0F6F: 49 D7 02 TST   REG[215],2    (0579)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
0F72: B0 07    JNZ   0x0F7A        (0580)     jnz   Err_Exit_RepStart
0F74: 55 48 01 MOV   [72],1        (0581)     mov   [I2CHW_1_bStatus], 0x01
0F77: 50 01    MOV   A,1           (0582)     mov   A, 01
                                   (0583)     RAM_EPILOGUE RAM_USE_CLASS_4
0F79: 7F       RET                 (0584)     ret
                                   (0585) 
                                   (0586) Err_Exit_RepStart:
0F7A: 50 00    MOV   A,0           (0587)     mov   A, 0
                                   (0588)     RAM_EPILOGUE RAM_USE_CLASS_4
0F7C: 7F       RET                 (0589)     ret
                                   (0590) 
                                   (0591)  notBusMaster1:
                                   (0592)     ;SetI2CHW_1_MSCR 0
                                   (0593)     ;mov reg[I2CHW_1_MSCR], 0                              ;we certainly cant restart if we've not Master
                                   (0594)     ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
0F7D: 50 00    MOV   A,0           (0595)     mov   A, 0
                                   (0596)     RAM_EPILOGUE RAM_USE_CLASS_4
0F7F: 7F       RET                 (0597)     ret
                                   (0598) 
                                   (0599) .ENDSECTION
                                   (0600) 
                                   (0601) .SECTION
                                   (0602) ;-----------------------------------------------------------------------------
                                   (0603) ;  FUNCTION NAME: I2CHW_1_fSendStart
                                   (0604) ;
                                   (0605) ;  DESCRIPTION:
                                   (0606) ;    Generates start condition and sends slave address.
                                   (0607) ;
                                   (0608) ;-----------------------------------------------------------------------------
                                   (0609) ;
                                   (0610) ;  ARGUMENTS:
                                   (0611) ;    A => Contains the slave address.
                                   (0612) ;
                                   (0613) ;  RETURNS:
                                   (0614) ;    I2CHW_1_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                   (0615) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                   (0616) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                   (0617) ;
                                   (0618) ;  SIDE EFFECTS:
                                   (0619) ;    The A and X registers may be modified by this or future implementations
                                   (0620) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0621) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0622) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0623) ;    functions.
                                   (0624) ;          
                                   (0625) ;    Currently only the page pointer registers listed below are modified: 
                                   (0626) ;          CUR_PP
                                   (0627) ;
                                   (0628) ;  THEORY of OPERATION or PROCEDURE:
                                   (0629) ;   Send start by setting SDA low while SCL is high. Set
                                   (0630) ;   SCL low in preparation to send address. 
                                   (0631) ;   Sends address, waits for byte complete
                                   (0632) ;   An address must be followed by a read or write of data if it was acked by a slave
                                   (0633) ;
                                   (0634) ;  WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                   (0635) ;   flag is set to return.
                                   (0636) ;
                                   (0637) ;
                                   (0638) ;-----------------------------------------------------------------------------
                                   (0639)  I2CHW_1_fSendStart:
                                   (0640) _I2CHW_1_fSendStart:
                                   (0641)     RAM_PROLOGUE RAM_USE_CLASS_4
0F80: 62 D0 00 MOV   REG[208],0    (0642) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus 
                                   (0643)     ;wait if the bus is already busy...
0F83: 08       PUSH  A             (0644)     push  A
0F84: 55 48 00 MOV   [72],0        (0645)     mov   [I2CHW_1_bStatus], 0x00
                                   (0646) I2CMSCR_NotReady5:
0F87: 51 4A    MOV   A,[74]        (0647)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0F89: 47 4A 80 TST   [74],128      (0648)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                   (0649)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                   (0650)     ;and   A, 0x0f                                           ;only look at the lower bits
                                   (0651)           ;For multi master operations, a pening start or restart
                                   (0652)           ;request might be OK, the master might be waiting to
                                   (0653)           ;acquire the bus from another master
0F8C: BF FA    JNZ   0x0F87        (0654)     jnz   I2CMSCR_NotReady5
0F8E: 18       POP   A             (0655)     pop   A
                                   (0656) 
                                   (0657) 
                                   (0658)     ; disable the interrupt
                                   (0659)         ; *** NOT REENABLED ***
                                   (0660)         ;
0F8F: 41 DE FE AND   REG[222],254  (0661)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
0F92: 49 D7 01 TST   REG[215],1    (0662)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ;If there is a pending BYTE_COMPL here
                                   (0663)                                                                 ;it is highly probable that a start is not the
                                   (0664)                                                                                                                     ;correct thing to do.
                                   (0665)                                                                                                                     ;leaving
0F95: B0 20    JNZ   0x0FB6        (0666)     jnz   Err_Exit_Start
                                   (0667) 
0F97: 64       ASL   A             (0668)     asl   a                                                ; Shift address to the left
0F98: 79       DEC   X             (0669)     dec   x                                                ; If zero, C flag will be set
0F99: C0 03    JC    0x0F9D        (0670)     jc    I2C_SndWRStart                                   ; Do a write if zero
0F9B: 29 01    OR    A,1           (0671)     or    a,0x01                                           ; Set Read flag
                                   (0672) I2C_SndWRStart:
0F9D: 60 D8    MOV   REG[216],A    (0673)     mov   reg[I2CHW_1_DR], A
0F9F: 53 49    MOV   [73],A        (0674)     mov   [I2CHW_1_SlaveAddr], A
                                   (0675)     ;SetI2CHW_1_MSCR, I2CM_SNDSTRT
                                   (0676)     ;mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                   (0677) 
                                   (0678) ;IF I2CHW_1_THROTTLE_CLK_RATE
0FA1: 62 D9 01 MOV   REG[217],1    (0679)     SetI2CHW_1_MSCR I2CM_SNDSTRT
                                   (0680) ;ELSE
                                   (0681) ;    mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                   (0682) ;ENDIF
                                   (0683) 
                                   (0684) 
                                   (0685) WaitStrtByteCompl:
0FA4: 5D D7    MOV   A,REG[215]    (0686)     mov   A,  reg[I2CHW_1_SCR]
0FA6: 49 D7 01 TST   REG[215],1    (0687)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
0FA9: AF FA    JZ    0x0FA4        (0688)     jz    WaitStrtByteCompl
0FAB: 49 D7 02 TST   REG[215],2    (0689)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
0FAE: B0 07    JNZ   0x0FB6        (0690)     jnz   Err_Exit_Start
0FB0: 55 48 01 MOV   [72],1        (0691)     mov   [I2CHW_1_bStatus], 0x01
0FB3: 50 01    MOV   A,1           (0692)     mov   A, 01
                                   (0693)     RAM_EPILOGUE RAM_USE_CLASS_4
0FB5: 7F       RET                 (0694)     ret
                                   (0695) Err_Exit_Start:
0FB6: 50 00    MOV   A,0           (0696)     mov   A, 0
                                   (0697)     RAM_EPILOGUE RAM_USE_CLASS_4
0FB8: 7F       RET                 (0698)     ret
                                   (0699) 
                                   (0700) I2C_DoStart:
                                   (0701)     RAM_PROLOGUE RAM_USE_CLASS_4
0FB9: 62 D0 00 MOV   REG[208],0    (0702)     RAM_SETPAGE_CUR >I2CHW_1_SlaveAddr
                                   (0703)     ;here we are not required to test for master operation since we are only attempting to gain control of the bus
                                   (0704)     ; by attempting to assert a Start
                                   (0705)     
0FBC: 60 D8    MOV   REG[216],A    (0706)     mov   reg[I2CHW_1_DR], A
0FBE: 53 49    MOV   [73],A        (0707)     mov   [I2CHW_1_SlaveAddr], A
                                   (0708)     ;SetI2CHW_1_MSCR  I2CM_SNDSTRT
                                   (0709)     ;mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                   (0710) 
                                   (0711) ;IF I2CHW_1_THROTTLE_CLK_RATE
0FC0: 62 D9 01 MOV   REG[217],1    (0712)     SetI2CHW_1_MSCR I2CM_SNDSTRT
                                   (0713) ;ELSE
                                   (0714) ;    mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                   (0715) ;ENDIF
                                   (0716)     RAM_EPILOGUE RAM_USE_CLASS_4
0FC3: 7F       RET                 (0717)     ret
                                   (0718) ;
                                   (0719) ;   DO NOT PLACE
                                   (0720) ;   .SECTION
                                   (0721) ;   .ENDSECTION
                                   (0722) ;   _fSendStart USES CODE BELOW
                                   (0723) ;
                                   (0724) ;-----------------------------------------------------------------------------
                                   (0725) ;  FUNCTION NAME: I2CHW_1_fWrite
                                   (0726) ;
                                   (0727) ;  DESCRIPTION:
                                   (0728) ;    Writes a byte to the I2C master bus.
                                   (0729) ;
                                   (0730) ;-----------------------------------------------------------------------------
                                   (0731) ;
                                   (0732) ;  ARGUMENTS:
                                   (0733) ;    A contains Data to be written to I2C slave.
                                   (0734) ;
                                   (0735) ;  RETURNS:
                                   (0736) ;    1 If ACKed, else 0
                                   (0737) ;
                                   (0738) ;  SIDE EFFECTS:
                                   (0739) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                   (0740) ;
                                   (0741) ; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                   (0742) ;
                                   (0743) ;  FUNCTION NAME: I2CHW_1_fWrite
                                   (0744) ;
                                   (0745) ;  DESCRIPTION:
                                   (0746) ;    Writes a data byte to the I2C master bus. 
                                   (0747) ;
                                   (0748) ;  ARGUMENTS:
                                   (0749) ;    Reg A contains slave address.
                                   (0750) ;    I2CHW_1_bData - Contains data to be transmitted.
                                   (0751) ;
                                   (0752) ;  RETURNS:
                                   (0753) ;    I2CHW_1_bStatus - Cleared if a slave responds to a request. Set otherwise
                                   (0754) ;
                                   (0755) ;  SIDE EFFECTS:
                                   (0756) ;    The A and X registers may be modified by this or future implementations
                                   (0757) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0758) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0759) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0760) ;    functions.
                                   (0761) ;          
                                   (0762) ;    Currently only the page pointer registers listed below are modified: 
                                   (0763) ;          CUR_PP
                                   (0764) ;
                                   (0765) ;    Send data byte to slave. .
                                   (0766) ;
                                   (0767) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                   (0768) ;    flag is set to return.
                                   (0769) ;
                                   (0770)  I2CHW_1_fWrite:
                                   (0771) _I2CHW_1_fWrite:
                                   (0772)     RAM_PROLOGUE RAM_USE_CLASS_4
0FC4: 62 D0 00 MOV   REG[208],0    (0773) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                   (0774)     ; disable the interrupt
                                   (0775)         ; *** NOT REENABLED ***
                                   (0776)         ;
0FC7: 60 D8    MOV   REG[216],A    (0777)     mov   reg[I2CHW_1_DR],A                                ; Put data in Data Reg
0FC9: 41 DE FE AND   REG[222],254  (0778)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
0FCC: 5D D9    MOV   A,REG[217]    (0779)     mov   A,  reg[I2CHW_1_MSCR]                            ;MSCR into A incase there is an error here
0FCE: 49 D9 04 TST   REG[217],4    (0780)     tst   reg[I2CHW_1_MSCR],I2CM_MASTEROP                  ;Do we have control of the bus?
0FD1: A0 19    JZ    0x0FEB        (0781)     jz    Err_Exit_fWrite
                                   (0782) 
0FD3: 55 48 00 MOV   [72],0        (0783)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
                                   (0784)     ;SetI2CHW_1_SCR I2C_TX
                                   (0785)     ;mov   reg[I2CHW_1_SCR], I2C_TX                        ; Put data in Data Reg
                                   (0786) 
                                   (0787) ;IF I2CHW_1_THROTTLE_CLK_RATE
0FD6: 62 D7 04 MOV   REG[215],4    (0788)         SetI2CHW_1_SCR I2C_TX                              ; Put data in Data Reg
                                   (0789) ;ELSE
                                   (0790) ;    mov   reg[I2CHW_1_SCR], I2C_TX                        ; Put data in Data Reg
                                   (0791) ;ENDIF
                                   (0792) 
                                   (0793) 
                                   (0794) I2CHW_1_write:
                                   (0795) _I2CHW_1_write:
                                   (0796) ;    mov   reg[I2CHW_1_SCR],A                              ; Put data in bData
                                   (0797) ;   jmp   I2CHW_1_get_ack                                  ; This jump is not required since it falls
                                   (0798) 
                                   (0799) WaitTXByteCompl:
0FD9: 5D D7    MOV   A,REG[215]    (0800)     mov   A, reg[I2CHW_1_SCR]
0FDB: 49 D7 01 TST   REG[215],1    (0801)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
0FDE: AF FA    JZ    0x0FD9        (0802)     jz    WaitTXByteCompl
0FE0: 49 D7 02 TST   REG[215],2    (0803)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
0FE3: B0 07    JNZ   0x0FEB        (0804)     jnz   Err_Exit_fWrite
0FE5: 55 48 FF MOV   [72],255      (0805)     mov   [I2CHW_1_bStatus], 0xff
0FE8: 50 01    MOV   A,1           (0806)     mov   A, 01
                                   (0807)     RAM_EPILOGUE RAM_USE_CLASS_4
0FEA: 7F       RET                 (0808)     ret
                                   (0809) 
                                   (0810) Err_Exit_fWrite:
0FEB: 50 00    MOV   A,0           (0811)     mov   A, 0
0FED: 53 48    MOV   [72],A        (0812)     mov   [I2CHW_1_bStatus], A
                                   (0813)     RAM_EPILOGUE RAM_USE_CLASS_4
0FEF: 7F       RET                 (0814)     ret
                                   (0815) 
                                   (0816) .ENDSECTION
                                   (0817) 
                                   (0818) .SECTION
                                   (0819) ;-----------------------------------------------------------------------------
                                   (0820) ;  FUNCTION NAME: I2CHW_1_get_ack
                                   (0821) ;
                                   (0822) ;  DESCRIPTION:
                                   (0823) ;    Get slave acknowledge response. Used to poll for I2C_BYTE_COMPL and then test Ack (I2C_LST_BIT)
                                   (0824) ;
                                   (0825) ;-----------------------------------------------------------------------------
                                   (0826) ;
                                   (0827) ;  ARGUMENTS:
                                   (0828) ;
                                   (0829) ;  RETURNS:
                                   (0830) ;    Sets flag in I2CHW_1_bStatus if ACKed by Slave.  !!!
                                   (0831) ;
                                   (0832) ;  SIDE EFFECTS:
                                   (0833) ;    The A and X registers may be modified by this or future implementations
                                   (0834) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0835) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0836) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0837) ;    functions.
                                   (0838) ;          
                                   (0839) ;    Currently only the page pointer registers listed below are modified: 
                                   (0840) ;          CUR_PP
                                   (0841) ;
                                   (0842) ;    Do the ack clock and check for Slave ACK
                                   (0843) ;
                                   (0844) I2CHW_1_get_ack:
                                   (0845) _I2CHW_1_get_ack:
                                   (0846)     RAM_PROLOGUE RAM_USE_CLASS_4
0FF0: 62 D0 00 MOV   REG[208],0    (0847) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
0FF3: 26 48 FE AND   [72],254      (0848)     and [I2CHW_1_bStatus], ~I2CHW_1_SLAVE_ACKed
0FF6: 49 D7 01 TST   REG[215],1    (0849)     tst reg[I2CHW_1_SCR], I2C_BYTE_COMPL
0FF9: BF F6    JNZ   0x0FF0        (0850)     jnz I2CHW_1_get_ack
0FFB: 49 D7 02 TST   REG[215],2    (0851)     tst reg[I2CHW_1_SCR], I2C_LST_BIT
0FFE: B0 04    JNZ   0x1003        (0852)     jnz notAcked
1000: 2E 48 01 OR    [72],1        (0853)     or [I2CHW_1_bStatus], I2CHW_1_SLAVE_ACKed
                                   (0854) notAcked:
                                   (0855)     RAM_EPILOGUE RAM_USE_CLASS_4
1003: 7F       RET                 (0856)     ret
                                   (0857) 
                                   (0858) .ENDSECTION
                                   (0859) 
                                   (0860) .SECTION
                                   (0861) 
                                   (0862) ;-----------------------------------------------------------------------------
                                   (0863) ;  FUNCTION NAME: I2CHW_1_bRead
                                   (0864) ;
                                   (0865) ;  DESCRIPTION:
                                   (0866) ;    Reads 1 data byte from the I2C master bus.
                                   (0867) ;
                                   (0868) ;-----------------------------------------------------------------------------
                                   (0869) ;
                                   (0870) ;  ARGUMENTS:
                                   (0871) ;    Reg A Contains the Slave Address.
                                   (0872) ;    I2CHW_1_bStatus - Set for no ack to be followed by stop.
                                   (0873) ;    Clear for ack to indicate more data to follow.
                                   (0874) ;
                                   (0875) ;  RETURNS:
                                   (0876) ;    I2CHW_1_bData - Contains received data.
                                   (0877) ;
                                   (0878) ;  SIDE EFFECTS:
                                   (0879) ;    The A and X registers may be modified by this or future implementations
                                   (0880) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0881) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0882) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0883) ;    functions.
                                   (0884) ;          
                                   (0885) ;    Currently only the page pointer registers listed below are modified: 
                                   (0886) ;          CUR_PP
                                   (0887) ;
                                   (0888) ;    Must be followed by I2CHW_1_put_ack.
                                   (0889) ;    The I2CHW_1 interrupt should be disabled since this routine will poll the
                                   (0890) ;    reg[I2CHW_1_SCR] to determine when a byte is available
                                   (0891) ;
                                   (0892) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                   (0893) ;    flag is set to return.
                                   (0894) ;
                                   (0895) I2CHW_1_bRead:
                                   (0896) _I2CHW_1_bRead:
                                   (0897)     RAM_PROLOGUE RAM_USE_CLASS_4
1004: 62 D0 00 MOV   REG[208],0    (0898) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                   (0899)     ; disable the interrupt
                                   (0900)     ; *** NOT REENABLED ***
                                   (0901)     ;
1007: 41 DE FE AND   REG[222],254  (0902)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
100A: 49 D9 04 TST   REG[217],4    (0903)     tst       reg[I2CHW_1_MSCR], I2CM_MASTEROP             ;do we even have control of the bus?
100D: A0 28    JZ    0x1036        (0904)     jz    notBusMaster2
                                   (0905) 
100F: 55 48 00 MOV   [72],0        (0906)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
                                   (0907)     ;or    I2CHW_1_SEND_ACK                                ; Set ACK flag
                                   (0908) ;
                                   (0909) ; Check for the special case of the first read after and address is sent
                                   (0910) ;
                                   (0911) 
1012: 08       PUSH  A             (0912)     push  A                                                ;preserve the information about wether to ACK or NAK this byte
1013: 5D D7    MOV   A,REG[215]    (0913)     mov   A, reg[I2CHW_1_SCR]
1015: 49 D7 08 TST   REG[215],8    (0914)     tst   reg[I2CHW_1_SCR], I2C_ADDRIN
1018: A0 04    JZ    0x101D        (0915)     jz    WaitRXByteCompl                                  ;addr bit not set then this is a normal read
                                   (0916)     ;SetI2CHW_1_SCR 0
                                   (0917)     ;mov   reg[I2CHW_1_SCR], 0                             ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                   (0918) 
                                   (0919) ;IF I2CHW_1_THROTTLE_CLK_RATE
101A: 62 D7 00 MOV   REG[215],0    (0920)     SetI2CHW_1_SCR 0                                       ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                   (0921) ;ELSE
                                   (0922) ;    mov   reg[I2CHW_1_SCR], 0                             ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                   (0923) ;ENDIF
                                   (0924)                                                            ; through to I2CHW_1_put_ack.
                                   (0925) 
                                   (0926)     ;must DROP through to send an Ack and another byte,
                                   (0927)     ;to stop reading we NAK the slave
                                   (0928) WaitRXByteCompl:
101D: 49 D7 01 TST   REG[215],1    (0929)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
1020: AF FC    JZ    0x101D        (0930)     jz    WaitRXByteCompl
                                   (0931) 
1022: 18       POP   A             (0932)     pop   A                                                ;recover the saved ACK/NAK flag
1023: 21 FF    AND   A,255         (0933)     and   A,0xFF                                           ; Is Ack flag set"
1025: A0 0A    JZ    0x1030        (0934)     jz    exit_bRead_NOACK                                 ; Don't ACK
                                   (0935) 
                                   (0936)         ;now if the ACK flag was set, Ack the data which will release the bus and start the next byte in
                                   (0937)         ;otherwise do NOTHING to the SCR reg.  This will allow the calling routine to generate a repeat start
                                   (0938)         ;or a stop depending on it's preference.
                                   (0939) 
                                   (0940) 
1027: 5D D8    MOV   A,REG[216]    (0941)     mov   A, reg[I2CHW_1_DR]                               ; Record data received
                                   (0942)     ;SetI2CHW_1_SCR I2C_ACKOUT
                                   (0943)     ;mov   reg[I2CHW_1_SCR], I2C_ACKOUT                    ; Record data received
                                   (0944) 
                                   (0945) ;IF I2CHW_1_THROTTLE_CLK_RATE
1029: 62 D7 10 MOV   REG[215],16   (0946)     SetI2CHW_1_SCR I2C_ACKOUT                              ; Record data received
                                   (0947) ;ELSE
                                   (0948) ;    mov   reg[I2CHW_1_SCR], I2C_ACKOUT                    ; Record data received
                                   (0949) ;ENDIF
                                   (0950) 
102C: 55 48 01 MOV   [72],1        (0951)     mov   [I2CHW_1_bStatus],0x01                           ; Clear ACK flag
                                   (0952)     RAM_EPILOGUE RAM_USE_CLASS_4
102F: 7F       RET                 (0953)     ret
                                   (0954) 
                                   (0955) exit_bRead_NOACK:
1030: 5D D8    MOV   A,REG[216]    (0956)     mov   A, reg[I2CHW_1_DR]                               ; Record data received
                                   (0957)     ; send no Ack or Nak, the calling routine will have to decide to NAK or execute a repeat start.
                                   (0958)     ; sending nothing leaves the bus held in wait until a decision is made.
1032: 55 48 00 MOV   [72],0        (0959)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
                                   (0960)     RAM_EPILOGUE RAM_USE_CLASS_4
1035: 7F       RET                 (0961)     ret
                                   (0962) 
                                   (0963) notBusMaster2:
1036: 55 48 FF MOV   [72],255      (0964)    mov   [I2CHW_1_bStatus], 0xff
                                   (0965)    ;SetI2CHW_1_SCR 0
                                   (0966)    ;mov          reg[I2CHW_1_MSCR], 0                      ;we certainly cant restart if we've not Master
                                   (0967)    ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
                                   (0968)    RAM_EPILOGUE RAM_USE_CLASS_4
1039: 7F       RET                 (0969)    ret
                                   (0970) 
                                   (0971) .ENDSECTION
                                   (0972) 
                                   (0973) 
                                   (0974) .SECTION
                                   (0975) ;-----------------------------------------------------------------------------
                                   (0976) ;  FUNCTION NAME: I2CHW_1_SendStop
                                   (0977) ;
                                   (0978) ;  DESCRIPTION:
                                   (0979) ;    Assert stop condition.
                                   (0980) ;
                                   (0981) ;-----------------------------------------------------------------------------
                                   (0982) ;
                                   (0983) ;  ARGUMENTS: none
                                   (0984) ;
                                   (0985) ;  RETURNS: none
                                   (0986) ;
                                   (0987) ;  SIDE EFFECTS:
                                   (0988) ;    The A and X registers may be modified by this or future implementations
                                   (0989) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0990) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0991) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0992) ;    functions.
                                   (0993) ;
                                   (0994) ;  THEORY of OPERATION or PROCEDURE:
                                   (0995) ;     Send stop by releasing SDA high while SCL high. When in Master Read Mode, this
                                   (0996) ;     is done by nak'ing a read from the slave, in Master Write Mode this is done by clearing
                                   (0997) ;     the I2C_TX bit in  reg[I2CHW_1_SCR].  In either case this is a zero written to
                                   (0998) ;     reg[I2CHW_1_SCR].
                                   (0999) ;
                                   (1000)  I2CHW_1_SendStop:
                                   (1001) _I2CHW_1_SendStop:
                                   (1002)     RAM_PROLOGUE RAM_USE_CLASS_1
103A: 49 D9 04 TST   REG[217],4    (1003)     tst   reg[I2CHW_1_MSCR], I2CM_MASTEROP                 ;do we even have control of the bus?
103D: A0 04    JZ    0x1042        (1004)     jz    notBusMaster3
                                   (1005)     ;SetI2CHW_1_SCR 0
                                   (1006)     ;mov  reg[I2CHW_1_SCR], 0
                                   (1007) ;IF I2CHW_1_THROTTLE_CLK_RATE
103F: 62 D7 00 MOV   REG[215],0    (1008)     SetI2CHW_1_SCR 0                                       ; Put data in Data Reg
                                   (1009) ;ELSE
                                   (1010) ;    mov   reg[I2CHW_1_SCR], 0                             ; Put data in Data Reg
                                   (1011) ;ENDIF
                                   (1012) 
                                   (1013) notBusMaster3:
                                   (1014)     RAM_EPILOGUE RAM_USE_CLASS_1
1042: 7F       RET                 (1015)     ret

FILE: lib\i2chw_1int.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: I2CHW_1INT.asm
                                   (0004) ;;   Version: 1.5, Updated on 2006/06/06 at 13:39:08
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: I2CHW Master Interrupt Service Routine
                                   (0008) ;;  This is the interrupt seveice routine for the Single Master I2C function.
                                   (0009) ;;-----------------------------------------------------------------------------
                                   (0010) ;;  Copyright (c) Cypress MicroSystems 2000-2006. All Rights Reserved.
                                   (0011) ;;*****************************************************************************
                                   (0012) ;;*****************************************************************************
                                   (0013) 
                                   (0014) include "m8c.inc"
                                   (0015) include "memory.inc"
                                   (0016) include "I2CHW_1Common.inc"
                                   (0017) include "I2CHW_1Mstr.inc"
                                   (0018) 
                                   (0019) ;-----------------------------------------------
                                   (0020) ;  Global Symbols
                                   (0021) ;-----------------------------------------------
                                   (0022) 
                                   (0023) export     I2CHW_1_Read_Count
                                   (0024) export    _I2CHW_1_Read_Count
                                   (0025) export     I2CHW_1_Write_Count
                                   (0026) export    _I2CHW_1_Write_Count
                                   (0027) 
                                   (0028) export    pI2CHW_1_Read_BufLO
                                   (0029) export   _pI2CHW_1_Read_BufLO
                                   (0030) export    pI2CHW_1_Write_BufLO
                                   (0031) export   _pI2CHW_1_Write_BufLO
                                   (0032) export    I2CHW_1_RsrcStatus
                                   (0033) export   _I2CHW_1_RsrcStatus
                                   (0034) export    I2CHW_1_SlaveAddr
                                   (0035) export   _I2CHW_1_SlaveAddr
                                   (0036) 
                                   (0037) ;-----------------------------------------------
                                   (0038) ; WARNING: The variables below are deprecated
                                   (0039) ; and have been replaced with Read_BufLO
                                   (0040) ; and Write_BufLO
                                   (0041) ;-----------------------------------------------
                                   (0042) export    pI2CHW_1_Read_Buf
                                   (0043) export   _pI2CHW_1_Read_Buf
                                   (0044) export    pI2CHW_1_Write_Buf
                                   (0045) export   _pI2CHW_1_Write_Buf
                                   (0046) ;-----------------------------------------------
                                   (0047) ; END WARNING
                                   (0048) ;-----------------------------------------------
                                   (0049)  
                                   (0050) area InterruptRAM(RAM, REL, CON)
                                   (0051) 
                                   (0052) ;-----------------------------------------------
                                   (0053) ; Variable Allocation
                                   (0054) ;-----------------------------------------------
                                   (0055) 
                                   (0056)   I2CHW_1_SlaveAddr:
                                   (0057)  _I2CHW_1_SlaveAddr:                         blk      1
                                   (0058)   I2CHW_1_RsrcStatus:
                                   (0059)  _I2CHW_1_RsrcStatus:                        blk     1
                                   (0060)   I2CHW_1_Write_Count:
                                   (0061)  _I2CHW_1_Write_Count:                       blk    1
                                   (0062) IF SYSTEM_LARGE_MEMORY_MODEL
                                   (0063) export    pI2CHW_1_Write_BufHI
                                   (0064) export   _pI2CHW_1_Write_BufHI
                                   (0065) 
                                   (0066)  pI2CHW_1_Write_BufHI:
                                   (0067) _pI2CHW_1_Write_BufHI:                       blk     1
                                   (0068) ENDIF
                                   (0069) ;-----------------------------------------------
                                   (0070) ; WARNING: The variable below is deprecated
                                   (0071) ; and has been replaced Write_BufLO
                                   (0072) ;-----------------------------------------------
                                   (0073)  pI2CHW_1_Write_Buf:
                                   (0074) _pI2CHW_1_Write_Buf:
                                   (0075) ;-----------------------------------------------
                                   (0076) ; END WARNING
                                   (0077) ;-----------------------------------------------
                                   (0078)  pI2CHW_1_Write_BufLO:
                                   (0079) _pI2CHW_1_Write_BufLO:                       blk      1
                                   (0080) 
                                   (0081) IF I2CHW_1_READ_FLASH
                                   (0082) export    pI2CHW_1_Read_BufHI
                                   (0083) export   _pI2CHW_1_Read_BufHI
                                   (0084) 
                                   (0085)  pI2CHW_1_Read_BufHI:
                                   (0086) _pI2CHW_1_Read_BufHI:                        blk     1
                                   (0087) ELSE
                                   (0088) IF SYSTEM_LARGE_MEMORY_MODEL
                                   (0089) export    pI2CHW_1_Read_BufHI
                                   (0090) export   _pI2CHW_1_Read_BufHI
                                   (0091) 
                                   (0092)  pI2CHW_1_Read_BufHI:
                                   (0093) _pI2CHW_1_Read_BufHI:                        blk     1
                                   (0094) ENDIF
                                   (0095) ENDIF
                                   (0096) 
                                   (0097) ;-----------------------------------------------
                                   (0098) ; WARNING: The variable below is deprecated
                                   (0099) ; and has been replaced Read_BufLO
                                   (0100) ;-----------------------------------------------
                                   (0101)  pI2CHW_1_Read_Buf:
                                   (0102) _pI2CHW_1_Read_Buf:
                                   (0103) ;-----------------------------------------------
                                   (0104) ; END WARNING
                                   (0105) ;-----------------------------------------------
                                   (0106)  pI2CHW_1_Read_BufLO:
                                   (0107) _pI2CHW_1_Read_BufLO:                        blk       1
                                   (0108) 
                                   (0109) IF I2CHW_1_READ_FLASH
                                   (0110) export    I2CHW_1_Read_CountHI
                                   (0111) export   _I2CHW_1_Read_CountHI
                                   (0112) 
                                   (0113)  I2CHW_1_Read_CountHI:
                                   (0114) _I2CHW_1_Read_CountHI:                       blk    1
                                   (0115) ENDIF
                                   (0116) 
                                   (0117)  I2CHW_1_Read_Count:
                                   (0118) _I2CHW_1_Read_Count:                         blk      1
                                   (0119) 
                                   (0120) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                   (0121) ;---------------------------------------------------
                                   (0122) ; Insert your custom declarations below this banner
                                   (0123) ;---------------------------------------------------
                                   (0124) 
                                   (0125) ;------------------------
                                   (0126) ; Includes
                                   (0127) ;------------------------
                                   (0128) 
                                   (0129) 	
                                   (0130) ;------------------------
                                   (0131) ;  Constant Definitions
                                   (0132) ;------------------------
                                   (0133) 
                                   (0134) 
                                   (0135) ;------------------------
                                   (0136) ; Variable Allocation
                                   (0137) ;------------------------
                                   (0138) 
                                   (0139) 
                                   (0140) ;---------------------------------------------------
                                   (0141) ; Insert your custom declarations above this banner
                                   (0142) ;---------------------------------------------------
                                   (0143) ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0144) 
                                   (0145) 
                                   (0146) 
                                   (0147) AREA UserModules (ROM, REL)
                                   (0148) 
                                   (0149) 
                                   (0150) export _I2CHW_1_ISR
                                   (0151) ;;****************************************************
                                   (0152) ;; I2C_MASTER  main entry point from vector 60h
                                   (0153) ;;
                                   (0154) ;;****************************************************
                                   (0155) 
                                   (0156) 
                                   (0157) _I2CHW_1_ISR:
1043: 08       PUSH  A             (0158)     push A
1044: 10       PUSH  X             (0159)     push X
1045: 5D D3    MOV   A,REG[211]
                                   (0160) IF SYSTEM_LARGE_MEMORY_MODEL
1047: 08       PUSH  A             (0161)     REG_PRESERVE IDX_PP
                                   (0162) ENDIF
                                   (0163) ;;==============================================================
                                   (0164) ;* Master only
                                   (0165)     ;here we shouldn't have to worry about arbitration, and not much about bus errors.
                                   (0166)     ;On the other hand there's no way to tell the difference between Single Master mode
                                   (0167)     ; and multi-Master mode.  So when Master mode is set, we may or may not need to do
                                   (0168)     ; arbitration.  This could be an equate in the User Module possibly.
                                   (0169) ;;==============================================================
                                   (0170) 
                                   (0171)     ;
                                   (0172)     ; stop trap is not recommendede becaus the stop bit cannot be cleared.  User may choose to enable
                                   (0173)         ; it however
                                   (0174)         ; Add code to handle stop condition here
                                   (0175)         ;
1048: 49 D7 08 TST   REG[215],8    (0176)     tst reg[I2CHW_1_SCR], I2C_ADDRIN
104B: A0 18    JZ    0x1064        (0177)     jz DataState
                                   (0178)     ;test for a start condition sent out, or bus error, ack from slave, or (lost arb & addr)
                                   (0179) AddrState:
104D: 49 D9 01 TST   REG[217],1    (0180)     tst reg[I2CHW_1_MSCR], I2CM_SNDSTRT
1050: B0 2F    JNZ   0x1080        (0181)     jnz NoStart
1052: 49 D7 02 TST   REG[215],2    (0182)     tst reg[I2CHW_1_SCR], ( I2C_LST_BIT )                  ;must be a zero or no slave answered
1055: B0 1E    JNZ   0x1074        (0183)     jnz SlaveAddrNAK
                                   (0184)                                                            ;slave must have acked here
                                   (0185)                                                            ;here there needs to be some external state maintained by the Master that tells the
                                   (0186)                                                            ;isr to transmit or to receive since it is in control.
                                   (0187) 
1057: 47 49 01 TST   [73],1        (0188)     tst [I2CHW_1_SlaveAddr], 01                            ;bit 0 = 1 then read (from slave and put it in RAM,
                                   (0189)                                                            ;bit 0 = 0 then write to slave and get it from RAM or Flash
105A: B0 2E    JNZ   0x1089        (0190)     jnz I2C_ReadSlave1stByte                               ;bit 0 was 1
                                   (0191) 
                                   (0192) 
105C: 80 A7    JMP   0x1104        (0193)     jmp I2C_WriteSlave1stByte                              ;bit 0 was 0
105E: 18       POP   A
                                   (0194) IF SYSTEM_LARGE_MEMORY_MODEL
105F: 60 D3    MOV   REG[211],A    (0195)     REG_RESTORE IDX_PP
                                   (0196) ENDIF
1061: 20       POP   X             (0197)     pop X
1062: 18       POP   A             (0198)     pop A
1063: 7E       RETI                (0199)     reti
                                   (0200) 
                                   (0201) 
                                   (0202) DataState:
1064: 2E 4A 80 OR    [74],128      (0203)         or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
1067: 47 49 01 TST   [73],1        (0204)     tst [I2CHW_1_SlaveAddr], 01                            ;bit 0 = 1 then read, bit 0 = 0 then write
106A: B0 2D    JNZ   0x1098        (0205)     jnz I2C_ReadSlave                                      ;bit 0 was 1
                                   (0206) 
                                   (0207)     ;test the [I2CHW_1_Write_Count] for a value of zero meaning were done and we shouldn't transmit another byte
                                   (0208)     ;merely return without doing anything, the foreground will generate a stop and figure out what
                                   (0209)     ;to do next
                                   (0210) 
                                   (0211)         ;;
                                   (0212)     ;;the buffer routine take care of deciding about how many bytes are left so I don't need to worry about it here
                                   (0213)     ;;
                                   (0214) StillDataToWrite:
106C: 80 9D    JMP   0x110A        (0215)     jmp I2C_WriteSlave                                     ;bit 0 was 0
106E: 18       POP   A
                                   (0216) IF SYSTEM_LARGE_MEMORY_MODEL
106F: 60 D3    MOV   REG[211],A    (0217)     REG_RESTORE IDX_PP
                                   (0218) ENDIF
1071: 20       POP   X             (0219)     pop X
1072: 18       POP   A             (0220)     pop A
1073: 7E       RETI                (0221)     reti
                                   (0222) 
                                   (0223) 
                                   (0224) SlaveAddrNAK:
                                   (0225)     ;;
                                   (0226)     ;; all there is to do here is to return, the slave didn't respond so it's not there or needs
                                   (0227)         ;; to be tried later.
                                   (0228)     ;;
                                   (0229) ;@PSoC_UserCode_BODY4@ (Do not change this line.)
                                   (0230) ;---------------------------------------------------
                                   (0231) ; Insert your custom code below this banner
                                   (0232) ; to modify the way a NAK from a slave is handled
                                   (0233) ; possibly set a user defined status
                                   (0234) ;---------------------------------------------------
                                   (0235) 
                                   (0236) ;********************************************************
                                   (0237) ; End user I2C Buffered WRITE (to RAM) Customization
                                   (0238) ;********************************************************
                                   (0239) ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0240) ;
                                   (0241) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                   (0242) ;
1074: 62 D7 00 MOV   REG[215],0    (0243)     SetI2CHW_1_SCR 0     ;sets the tx/rx bit to receive, generates a stop without sending any data
                                   (0244) 
                                   (0245) 
1077: 26 4A 7F AND   [74],127      (0246)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
107A: 18       POP   A
                                   (0247) 
                                   (0248) IF SYSTEM_LARGE_MEMORY_MODEL
107B: 60 D3    MOV   REG[211],A    (0249)     REG_RESTORE IDX_PP
                                   (0250) ENDIF
107D: 20       POP   X             (0251)     pop X
107E: 18       POP   A             (0252)     pop A
107F: 7E       RETI                (0253)     reti
                                   (0254) 
                                   (0255) NoStart:
                                   (0256)     ;here might test loss of arbitration and the presence of an address bit indicating that the
                                   (0257)     ;Master is being addressed as a slave.
                                   (0258)         ;;
                                   (0259)         ;; there may be a need to indicate that there was a Master transmission
                                   (0260)         ;; failure or an unsuccessful attempt...
                                   (0261)         ;;
1080: 26 4A 7F AND   [74],127      (0262)         and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
1083: 18       POP   A
                                   (0263) IF SYSTEM_LARGE_MEMORY_MODEL
1084: 60 D3    MOV   REG[211],A    (0264)     REG_RESTORE IDX_PP
                                   (0265) ENDIF
1086: 20       POP   X             (0266)     pop X
1087: 18       POP   A             (0267)     pop A
1088: 7E       RETI                (0268)     reti
                                   (0269) 
                                   (0270) I2C_ReadSlave1stByte:
1089: 2E 4A 80 OR    [74],128      (0271)         or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
108C: 26 4A FB AND   [74],251      (0272)         and [I2CHW_1_RsrcStatus], ~I2CHW_RD_COMPLETE
                                   (0273) 
                                   (0274) ;read normal data in from slave immediately after the address is sent, there is no data to read
                                   (0275) ;but the bus is stalled at byte complete
                                   (0276) 
                                   (0277) ;
                                   (0278) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                   (0279) ;
108F: 62 D7 00 MOV   REG[215],0    (0280)     SetI2CHW_1_SCR 0     ;sets the tx/rx bit to receive, and clocks a byte in
1092: 18       POP   A
                                   (0281) 
                                   (0282) 
                                   (0283) IF SYSTEM_LARGE_MEMORY_MODEL
1093: 60 D3    MOV   REG[211],A    (0284)     REG_RESTORE IDX_PP
                                   (0285) ENDIF
1095: 20       POP   X             (0286)     pop X
1096: 18       POP   A             (0287)     pop A
1097: 7E       RETI                (0288)     reti
                                   (0289) 
                                   (0290) I2C_ReadSlave:                                             ;this is just a normal read
                                   (0291) 
                                   (0292) 
                                   (0293) ;;code snipped from old SW I2C below
                                   (0294) ;
                                   (0295) ; MASTER READ from SLAVE
                                   (0296) ; (and writing to it's own RAM--Write_Buf and Write_Cnt)
                                   (0297) ;
                                   (0298) ;@PSoC_UserCode_BODY1_V1.2@ (Do not change this line.)
                                   (0299) ;---------------------------------------------------
                                   (0300) ; Insert your custom code below this banner
                                   (0301) ;---------------------------------------------------
                                   (0302) 
                                   (0303) ;********************************************************
                                   (0304) ; By modifying the section from here down to the next comment block
                                   (0305) ; a user could process data for a custom I2C Master Read (write to RAM) application
                                   (0306) ; NOTE: I2C handshakes (ACK/NAK may be effected by any introduced bugs)
                                   (0307) ;********************************************************
1098: 47 48 04 TST   [72],4        (0308)    tst   [I2CHW_1_bStatus], fI2C_NAKnextWr
109B: B0 14    JNZ   0x10B0        (0309)    jnz   InStoreData
                                   (0310)    ;
                                   (0311)    ;process write data here
                                   (0312)    ;
109D: 7A 4B    DEC   [75]          (0313)    dec   [I2CHW_1_Write_Count]
109F: C0 4F    JC    0x10EF        (0314)    jc    CompleteRDXfer                                              ; carry set if value became -1
                                   (0315)    ;jz    InStoreData                                                                                             ;In theory overflow cant happen but stop the transaction anyway.
10A1: 3C 4B 00 CMP   [75],0        (0316)    cmp   [I2CHW_1_Write_Count], 00                                   ;set nak flag, dec count, and store data
10A4: A0 03    JZ    0x10A8        (0317)    jz    InNakNextByte
10A6: 80 06    JMP   0x10AD        (0318)    jmp   InNotBufEnd
                                   (0319) InNakNextByte:                                                       ;set the nakflag in I2CHW_1_bStatus
10A8: 2E 48 04 OR    [72],4        (0320)    or    [I2CHW_1_bStatus], fI2C_NAKnextWr
10AB: 80 04    JMP   0x10B0        (0321)    jmp   InStoreData
                                   (0322) InNotBufEnd:
10AD: 26 48 FB AND   [72],251      (0323)    and   [I2CHW_1_bStatus], ~fI2C_NAKnextWr                          ;clear the nak flag in case it was set from a previous operation
                                   (0324) InStoreData:
                                   (0325)    ;This is the ONLY place this bit is set  This bit should never be cleared by the isr ONLY by the API ClrWrStatus()
10B0: 2E 4A 10 OR    [74],16       (0326)    or    [I2CHW_1_RsrcStatus], I2CHW_WR_NOERR                        ;set current status
                                   (0327) IF SYSTEM_LARGE_MEMORY_MODEL
10B3: 51 4C    MOV   A,[76]        (0328)    mov   A, [pI2CHW_1_Write_BufHI]
                                   (0329) ENDIF
10B5: 60 D3    MOV   REG[211],A    (0330)    RAM_SETPAGE_IDX A
10B7: 58 4D    MOV   X,[77]        (0331)    mov   X, [pI2CHW_1_Write_BufLO]
10B9: 5D D8    MOV   A,REG[216]    (0332)    mov   A, reg[I2CHW_1_DR]
10BB: 70 3F    AND   F,63
10BD: 71 80    OR    F,128         (0333)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
10BF: 54 00    MOV   [X+0],A       (0334)    mov   [X], A
10C1: 70 3F    AND   F,63
10C3: 71 00    OR    F,0           (0335)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
10C5: 76 4D    INC   [77]          (0336)    inc   [pI2CHW_1_Write_BufLO]
                                   (0337) 
10C7: 47 48 04 TST   [72],4        (0338)    tst   [I2CHW_1_bStatus], fI2C_NAKnextWr
10CA: B0 0A    JNZ   0x10D5        (0339)    jnz   NAK_this_one
                                   (0340) 
                                   (0341) ;********************************************************
                                   (0342) ; End user I2C Buffered WRITE (to RAM) Customization
                                   (0343) ;********************************************************
                                   (0344) ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0345) ;;code snipped form SW I2C to maintain api compatibility above
                                   (0346) 
                                   (0347) ;
                                   (0348) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                   (0349) ;
10CC: 62 D7 10 MOV   REG[215],16   (0350)     SetI2CHW_1_SCR I2C_ACKOUT                                        ;send Ack
10CF: 18       POP   A
                                   (0351) 
                                   (0352) 
                                   (0353) IF SYSTEM_LARGE_MEMORY_MODEL
10D0: 60 D3    MOV   REG[211],A    (0354)     REG_RESTORE IDX_PP
                                   (0355) ENDIF
10D2: 20       POP   X             (0356)     pop X
10D3: 18       POP   A             (0357)     pop A
10D4: 7E       RETI                (0358)     reti
                                   (0359) 
                                   (0360) NAK_this_one:
                                   (0361) 
10D5: 26 48 FB AND   [72],251      (0362)     and  [I2CHW_1_bStatus], ~fI2C_NAKnextWr
                                   (0363) 
                                   (0364)         ; *****
                                   (0365)         ; here we may need to look at the mode that this was called under
                                   (0366)         ; what does the user want done on the last byte.  Could be a send restart...
                                   (0367)         ; ******
10D8: 26 4A F8 AND   [74],248      (0368)     and   [I2CHW_1_RsrcStatus], ~0x07                                ;clear the read status bits
10DB: 2E 4A 01 OR    [74],1        (0369)     or    [I2CHW_1_RsrcStatus], I2CHW_RD_NOERR
10DE: 2E 4A 04 OR    [74],4        (0370)     or    [I2CHW_1_RsrcStatus], I2CHW_RD_COMPLETE
                                   (0371) 
10E1: 26 48 03 AND   [72],3        (0372)         and [I2CHW_1_bStatus], (I2CHW_1_RepStart | I2CHW_1_NoStop)
10E4: A0 0A    JZ    0x10EF        (0373)         jz      CompleteRDXfer
10E6: 26 4A 7F AND   [74],127      (0374)         and   [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
10E9: 18       POP   A
                                   (0375) IF SYSTEM_LARGE_MEMORY_MODEL
10EA: 60 D3    MOV   REG[211],A    (0376)     REG_RESTORE IDX_PP
                                   (0377) ENDIF
10EC: 20       POP   X             (0378)     pop X
10ED: 18       POP   A             (0379)     pop A
10EE: 7E       RETI                (0380)         reti
                                   (0381)         ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                   (0382)         ;The NAK (not I2C_SNDACK) bit in I2C_SCR below will automatically generate a stop
                                   (0383) 
                                   (0384) CompleteRDXfer:
                                   (0385) 
                                   (0386) ;
                                   (0387) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                   (0388) ;
10EF: 62 D7 00 MOV   REG[215],0    (0389)     SetI2CHW_1_SCR 0                                                 ;send Ack
                                   (0390) 
                                   (0391) 
10F2: 26 4A 7F AND   [74],127      (0392)     and   [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
10F5: 18       POP   A
                                   (0393) IF SYSTEM_LARGE_MEMORY_MODEL
10F6: 60 D3    MOV   REG[211],A    (0394)     REG_RESTORE IDX_PP
                                   (0395) ENDIF
10F8: 20       POP   X             (0396)     pop X
10F9: 18       POP   A             (0397)     pop A
10FA: 7E       RETI                (0398)     reti                                                             ;return and wait for the next interrupt (on data)
                                   (0399) 
                                   (0400) 
                                   (0401) AckTheRead:
                                   (0402) 
                                   (0403) ;
                                   (0404) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                   (0405) ;
10FB: 62 D7 10 MOV   REG[215],16   (0406)     SetI2CHW_1_SCR I2C_ACKOUT                                        ;send Ack
10FE: 18       POP   A
                                   (0407) 
                                   (0408) IF SYSTEM_LARGE_MEMORY_MODEL
10FF: 60 D3    MOV   REG[211],A    (0409)     REG_RESTORE IDX_PP
                                   (0410) ENDIF
1101: 20       POP   X             (0411)     pop X
1102: 18       POP   A             (0412)     pop A
1103: 7E       RETI                (0413)     reti
                                   (0414) 
                                   (0415) 
                                   (0416) I2C_WriteSlave1stByte:
                                   (0417) ;write normal data to slave
1104: 26 4A BF AND   [74],191      (0418)         and [I2CHW_1_RsrcStatus], ~I2CHW_WR_COMPLETE
1107: 2E 4A 80 OR    [74],128      (0419)         or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                   (0420) 
                                   (0421) 
                                   (0422) I2C_WriteSlave:
                                   (0423) 
110A: 49 D7 02 TST   REG[215],2    (0424)     tst reg[I2CHW_1_SCR], ( I2C_LST_BIT )                  ;must be a zero or no slave answered
110D: B0 68    JNZ   0x1176        (0425)     jnz SlaveDataNAK
110F: 50 04    MOV   A,4           (0426)         mov A, (I2C_TX)
1111: 08       PUSH  A             (0427)         push A
                                   (0428) 
                                   (0429) 
                                   (0430) 
                                   (0431) ;
                                   (0432) ;MASTER is WRITING TO SLAVE (& reading data from ram or flash buffer)
                                   (0433) ;
                                   (0434) ;;code snipped from SW I2C below
                                   (0435) 
                                   (0436) I2C_ObtainOutData:
                                   (0437) 
                                   (0438) 
                                   (0439) ;********************************************************
                                   (0440) ; here we need to get the next data to output (master-read)
                                   (0441) ; also set the status byte for use on exit
                                   (0442) ;********************************************************
                                   (0443) IF I2CHW_1_READ_FLASH
                                   (0444) ;@PSoC_UserCode_BODY2_V1.2@ (Do not change this line.)
                                   (0445) ;---------------------------------------------------
                                   (0446) ; Insert your custom code below this banner
                                   (0447) ; to modify the way a master might read non-volitile data
                                   (0448) ; to send.
                                   (0449) ;---------------------------------------------------
                                   (0450) 
1112: 47 4A 08 TST   [74],8        (0451)     tst  [I2CHW_1_RsrcStatus],I2CHW_READFLASH
1115: A0 18    JZ    0x112E        (0452)     jz   ReadOutData
                                   (0453) 
                                   (0454)     ;
                                   (0455)     ;get the data
                                   (0456)     ;
1117: 58 4F    MOV   X,[79]        (0457)     mov  X, [pI2CHW_1_Read_BufLO]
1119: 51 4E    MOV   A,[78]        (0458)     mov  A, [pI2CHW_1_Read_BufHI]
111B: 28       ROMX                (0459)     romx
111C: 60 D8    MOV   REG[216],A    (0460)     mov  reg[I2CHW_1_DR],A
111E: 7A 51    DEC   [81]          (0461)     dec  [I2CHW_1_Read_Count]                                        ;calc addr lsb
1120: D0 05    JNC   0x1126        (0462)     jnc  NoDecHighCount
1122: 7A 50    DEC   [80]          (0463)     dec  [I2CHW_1_Read_CountHI]
                                   (0464) 
1124: C0 2C    JC    0x1151        (0465)     jc   MstrWRComplete
                                   (0466) 
                                   (0467) NoDecHighCount:
                                   (0468) 
1126: 76 4F    INC   [79]          (0469)     inc  [pI2CHW_1_Read_BufLO]                                       ;set the next flash address to read
1128: D0 03    JNC   0x112C        (0470)     jnc  NoIncHiAddr
112A: 76 4E    INC   [78]          (0471)     inc  [pI2CHW_1_Read_BufHI]
                                   (0472) NoIncHiAddr:
112C: 80 1B    JMP   0x1148        (0473)    jmp   I2CNormalOutput
                                   (0474) ;
                                   (0475) ;****** THERE SHOULD BE NO WAY TO REACH THIS STATE WE'LL JUST TERMINATE THE ACTIVITY SINCE WERE THE MASTER
                                   (0476) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                   (0477) ;
                                   (0478) ;FlashRdOverflow:
                                   (0479)     ;deal with the over flow cond by resending last data byte (dec the low addr)
                                   (0480) 
                                   (0481) ;   or    [I2CHW_1_RsrcStatus], I2CHW_RD_OVERFLOW
                                   (0482) ;                                                                      ;set count back to 0
                                   (0483) ;   mov   [I2CHW_1_Read_CountHI], 0                                  ;functionally the same as incrementing ffff and less instructions
                                   (0484) ;   mov   [I2CHW_1_Read_Count], 0
                                   (0485) ;   jmp   I2CNormalRead
                                   (0486) 
                                   (0487) ;---------------------------------------------------
                                   (0488) ; Insert your custom code above this banner
                                   (0489) ;---------------------------------------------------
                                   (0490) ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0491) 
                                   (0492) ENDIF
                                   (0493) ;@PSoC_UserCode_BODY3@ (Do not change this line.)
                                   (0494) ;---------------------------------------------------
                                   (0495) ; Insert your custom code below this banner
                                   (0496) ; to modify the way a master might read RAM data to send
                                   (0497) ; to an I2C device
                                   (0498) ; By replacing the section from here down to the next block
                                   (0499) ; a user could process data for a custom I2C READ application
                                   (0500) ;---------------------------------------------------
                                   (0501) ReadOutData:
                                   (0502)    ;read the current data byte
                                   (0503) IF SYSTEM_LARGE_MEMORY_MODEL
112E: 51 4E    MOV   A,[78]        (0504)    mov   A, [pI2CHW_1_Read_BufHI]
                                   (0505) ENDIF
1130: 60 D3    MOV   REG[211],A    (0506)    RAM_SETPAGE_IDX A
1132: 58 4F    MOV   X,[79]        (0507)    mov   X, [pI2CHW_1_Read_BufLO]
1134: 70 3F    AND   F,63
1136: 71 80    OR    F,128         (0508)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
1138: 52 00    MOV   A,[X+0]       (0509)    mov   A, [X]
113A: 70 3F    AND   F,63
113C: 71 00    OR    F,0           (0510)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
113E: 60 D8    MOV   REG[216],A    (0511)    mov   reg[I2CHW_1_DR], A
1140: 7A 51    DEC   [81]          (0512)    dec   [I2CHW_1_Read_Count]
                                   (0513) 
1142: C0 0E    JC    0x1151        (0514)    jc    MstrWRComplete
1144: 76 4F    INC   [79]          (0515)    inc   [pI2CHW_1_Read_BufLO]
1146: 80 01    JMP   0x1148        (0516)    jmp   I2CNormalOutput
                                   (0517) ;
                                   (0518) ;ram read overflow detected here, just resend the last location in the buffer
                                   (0519) ;
                                   (0520) ;********        THERE SHOULD BE NO WAY TO OVERFLOW FOR THIS CASE
                                   (0521) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                   (0522) ;
                                   (0523) ;RamRDOverflow:
                                   (0524) ;   or    [I2CHW_1_RsrcStatus], I2CHW_RD_OVERFLOW
                                   (0525) ;   inc   [I2CHW_1_Read_Count]                                       ; set back to zero
                                   (0526) 
                                   (0527) ;---------------------------------------------------
                                   (0528) ; End user I2C MASTER WRITE TO SLAVE /READ buffer customization section
                                   (0529) ; Insert your custom code above this banner
                                   (0530) ;---------------------------------------------------
                                   (0531) ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0532) ;;code snipped form SW I2C to maintain api compatibility above
                                   (0533) I2CNormalOutput:
                                   (0534) 
                                   (0535)         ;load the bits to set in the I2C_ISR from the stack, The proper bit pattern was previously determined
                                   (0536)         ;and place there based on whether or not the previous transmission was our I2C address.
1148: 18       POP   A             (0537)         pop   A
                                   (0538) 
                                   (0539) ;
                                   (0540) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                   (0541) ;
1149: 60 D7    MOV   REG[215],A    (0542)     SetI2CHW_1_SCR A                                                 ;Sets the I2C_TX bit in the I2C_SCR reg.
114B: 18       POP   A
                                   (0543) 
                                   (0544) 
                                   (0545) IF SYSTEM_LARGE_MEMORY_MODEL
114C: 60 D3    MOV   REG[211],A    (0546)     REG_RESTORE IDX_PP
                                   (0547) ENDIF
114E: 20       POP   X             (0548)     pop X
114F: 18       POP   A             (0549)     pop A
1150: 7E       RETI                (0550)     reti ;return and wait for the next interrupt (on data)
                                   (0551) 
                                   (0552) MstrWRComplete:
1151: 26 4A 8F AND   [74],143      (0553)    and   [I2CHW_1_RsrcStatus], ~0x70                                 ;clear the write status bits
1154: 2E 4A 40 OR    [74],64       (0554)    or    [I2CHW_1_RsrcStatus], I2CHW_WR_COMPLETE
1157: 2E 4A 10 OR    [74],16       (0555)    or    [I2CHW_1_RsrcStatus], I2CHW_WR_NOERR
                                   (0556) 
                                   (0557) 
                                   (0558) 
                                   (0559)         ; *****
                                   (0560)         ; here we may need to look at the mode that this was called under
                                   (0561)         ; what does the user want done on the last byte.  Could be a send restart...
                                   (0562)         ; ******
115A: 26 48 03 AND   [72],3        (0563)         and [I2CHW_1_bStatus], (I2CHW_1_RepStart | I2CHW_1_NoStop)
115D: A0 0B    JZ    0x1169        (0564)         jz      CompleteWRXfer
115F: 18       POP   A             (0565)         pop  A                                                            ;clear the stack for return
1160: 26 4A 7F AND   [74],127      (0566)         and  [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
1163: 18       POP   A
                                   (0567) 
                                   (0568) IF SYSTEM_LARGE_MEMORY_MODEL
1164: 60 D3    MOV   REG[211],A    (0569)     REG_RESTORE IDX_PP
                                   (0570) ENDIF
1166: 20       POP   X             (0571)     pop X
1167: 18       POP   A             (0572)     pop A
1168: 7E       RETI                (0573)     reti
                                   (0574)         ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                   (0575)         ; The release of the I2C_TX bit in I2C_SCR below will automatically generate a stop
                                   (0576) 
                                   (0577) CompleteWRXfer:
                                   (0578) 
1169: 18       POP   A             (0579)    pop   A
                                   (0580) 
                                   (0581) ;
                                   (0582) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                   (0583) ;
116A: 62 D7 00 MOV   REG[215],0    (0584)     SetI2CHW_1_SCR 0                                                 ;this will release the bus and generate a stop condition
                                   (0585) 
116D: 26 4A 7F AND   [74],127      (0586)    and  [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
1170: 18       POP   A
                                   (0587) IF SYSTEM_LARGE_MEMORY_MODEL
1171: 60 D3    MOV   REG[211],A    (0588)     REG_RESTORE IDX_PP
                                   (0589) ENDIF
1173: 20       POP   X             (0590)    pop X
1174: 18       POP   A             (0591)    pop A
1175: 7E       RETI                (0592)    reti
                                   (0593) 
                                   (0594) SlaveDataNAK:
                                   (0595) ;must also fix up the data buffer.  While it is marginally safe to nak a byte as a slave and 
                                   (0596) ;store it.  It is NEVER safe as a master to notice that a written byte has been nak'ed by a 
                                   (0597) ;slave and fail to resend it.
                                   (0598) ;this piece of code fixes up the count and buffer that the master is using to get data from
                                   (0599) ;to re-transmit the byte when the next master write is done.
1176: 76 51    INC   [81]          (0600)     inc  [I2CHW_1_Read_Count]                          ;calc addr lsb
                                   (0601) IF I2CHW_1_READ_FLASH
1178: D0 03    JNC   0x117C        (0602)     jnc  NoIncHighCount
117A: 76 50    INC   [80]          (0603)     inc  [I2CHW_1_Read_CountHI]
                                   (0604) 
                                   (0605) NoIncHighCount:
                                   (0606) ENDIF
117C: 7A 4F    DEC   [79]          (0607)     dec  [pI2CHW_1_Read_BufLO]                         ;set the next flash address to read
                                   (0608) IF SYSTEM_LARGE_MEMORY_MODEL
117E: D0 03    JNC   0x1182        (0609)     jnc  NoDecHiAddr
1180: 7A 4E    DEC   [78]          (0610)     dec  [pI2CHW_1_Read_BufHI]
                                   (0611) NoDecHiAddr:
                                   (0612) ELSE
                                   (0613) IF I2CHW_1_READ_FLASH
                                   (0614)     jnc  NoDecHiCAddr
                                   (0615)     dec  [pI2CHW_1_Read_BufHI]
                                   (0616) NoDecHiCAddr:
                                   (0617) ENDIF
                                   (0618) ENDIF
                                   (0619) 
                                   (0620)     ;;
                                   (0621)     ;; all there is to do here is to return & set status, the slave didn't want any more data
                                   (0622)     ;;
                                   (0623)         ;no pop needed because the nak is detected before the push happens above
                                   (0624) 
                                   (0625) ;
                                   (0626) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                   (0627) ;
1182: 62 D7 00 MOV   REG[215],0    (0628)     SetI2CHW_1_SCR 0                                                 ;this will release the bus and generate a stop condition
                                   (0629) 
                                   (0630) 
                                   (0631) 
1185: 26 4A 7F AND   [74],127      (0632)         and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
1188: 26 4A 8F AND   [74],143      (0633)     and   [I2CHW_1_RsrcStatus], ~0x70                                ;clear the write status bits
118B: 2E 4A 40 OR    [74],64       (0634)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_COMPLETE
118E: 2E 4A 20 OR    [74],32       (0635)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_OVERFLOW
1191: 18       POP   A
                                   (0636) IF SYSTEM_LARGE_MEMORY_MODEL
1192: 60 D3    MOV   REG[211],A    (0637)     REG_RESTORE IDX_PP
                                   (0638) ENDIF
1194: 20       POP   X             (0639)     pop X
1195: 18       POP   A             (0640)     pop A
1196: 7E       RETI                (0641)    reti
                                   (0642) 
                                   (0643) STOPTRAP:
                                   (0644)     ;
                                   (0645)     ;   If interrupt on STOP condition is enabled:
                                   (0646)     ;   Add user code to process stop (not recommended becuase I2C bus is NOT stalled and ISR
                                   (0647)         ;   may block reception of ongoing transactions/addresses
                                   (0648)         ;   STOP condition is never detected when a repeat start is used by the master.
                                   (0649)         ;
1197: 26 4A 7F AND   [74],127      (0650)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
119A: 18       POP   A
                                   (0651) IF SYSTEM_LARGE_MEMORY_MODEL
119B: 60 D3    MOV   REG[211],A    (0652)     REG_RESTORE IDX_PP
                                   (0653) ENDIF
119D: 20       POP   X             (0654)     pop X
119E: 18       POP   A             (0655)     pop A
119F: 7E       RETI                (0656)     reti

FILE: lib\i2chw_1common.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: I2CHW_1Common.asm
                                   (0004) ;;   Version: 1.5, Updated on 2006/06/06 at 13:39:08
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                   (0008) ;;               for the (22/24/27/29xxx) PSoC family of devices
                                   (0009) ;;
                                   (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                   (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                   (0012) ;;        This means it is the caller's responsibility to preserve any values
                                   (0013) ;;        in the X and A registers that are still needed after the API functions
                                   (0014) ;;        returns. For Large Memory Model devices it is also the caller's 
                                   (0015) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                   (0016) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                   (0017) ;;        now, there is no guarantee that will remain the case in future releases.
                                   (0018) ;;-----------------------------------------------------------------------------
                                   (0019) ;;  Copyright (c) Cypress MicroSystems 2002-2006. All Rights Reserved.
                                   (0020) ;;*****************************************************************************
                                   (0021) ;;*****************************************************************************
                                   (0022) 
                                   (0023) include "m8c.inc"
                                   (0024) include "memory.inc"
                                   (0025) include "I2CHW_1Common.inc"
                                   (0026) 
                                   (0027) ;-----------------------------------------------
                                   (0028) ; include instance specific register definitions
                                   (0029) ;-----------------------------------------------
                                   (0030) 
                                   (0031) ;-----------------------------------------------
                                   (0032) ;  Global Symbols
                                   (0033) ;-----------------------------------------------
                                   (0034) ;-------------------------------------------------------------------
                                   (0035) ;  Declare the functions global for both assembler and C compiler.
                                   (0036) ;
                                   (0037) ;  Note that there are two names for each API. First name is
                                   (0038) ;  assembler reference. Name with underscore is name refence for
                                   (0039) ;  C compiler.  Calling function in C source code does not require
                                   (0040) ;  the underscore.
                                   (0041) ;-------------------------------------------------------------------
                                   (0042) 
                                   (0043) export    I2CHW_1_InitWrite
                                   (0044) export   _I2CHW_1_InitWrite
                                   (0045) export    I2CHW_1_InitRamRead
                                   (0046) export   _I2CHW_1_InitRamRead
                                   (0047) export    I2CHW_1_InitFlashRead
                                   (0048) export   _I2CHW_1_InitFlashRead
                                   (0049) export    I2CHW_1_bReadI2CStatus
                                   (0050) export   _I2CHW_1_bReadI2CStatus
                                   (0051) export    I2CHW_1_ClrRdStatus
                                   (0052) export   _I2CHW_1_ClrRdStatus
                                   (0053) export    I2CHW_1_ClrWrStatus
                                   (0054) export   _I2CHW_1_ClrWrStatus
                                   (0055) 
                                   (0056) 
                                   (0057) AREA UserModules (ROM, REL)
                                   (0058) 
                                   (0059) 
                                   (0060) .SECTION
                                   (0061) ;-----------------------------------------------------------------------------
                                   (0062) ;  FUNCTION NAME: I2CHW_1_InitWrite
                                   (0063) ;
                                   (0064) ;  DESCRIPTION:
                                   (0065) ;     Initializes a data buffer pointer for the slave to use to deposit data, and
                                   (0066) ;     zeroes the value of a count byte for the same buffer.
                                   (0067) ;
                                   (0068) ;-----------------------------------------------------------------------------
                                   (0069) ;
                                   (0070) ;  ARGUMENTS:  [SP-5]   -- count of bytes to write
                                   (0071) ;              [SP-4]   -- Hi order part of address Wrbuf
                                   (0072) ;              [SP-3]   -- Low order part of the address Wrbuf 
                                   (0073) ;
                                   (0074) ;  RETURNS:  none
                                   (0075) ;
                                   (0076) ;    Write Status bits are cleared
                                   (0077) ;
                                   (0078) ;  SIDE EFFECTS:
                                   (0079) ;    The A and X registers may be modified by this or future implementations
                                   (0080) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0081) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0082) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0083) ;    functions.
                                   (0084) ;          
                                   (0085) ;    Currently only the page pointer registers listed below are modified: 
                                   (0086) ;          CUR_PP
                                   (0087) ;
                                   (0088) ;    Write Status bits are cleared
                                   (0089) ;
                                   (0090) ;  THEORY of OPERATION or PROCEDURE:
                                   (0091) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                   (0092) ;     the accumulator.  X register is the low order pointer.
                                   (0093) ;     IF a one byte buffer is established, set a flag to NAK the first written data byte.
                                   (0094) ;
                                   (0095) 
                                   (0096)  I2CHW_1_InitWrite:
                                   (0097) _I2CHW_1_InitWrite:
                                   (0098) 
                                   (0099) WrCnt:   equ -5
                                   (0100) WrBufHi: equ -4
                                   (0101) WrBufLo: equ -3
                                   (0102) 
                                   (0103) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                   (0104)     RAM_PROLOGUE RAM_USE_CLASS_2
11A0: 10       PUSH  X             (0105) 	push  X
11A1: 4F       MOV   X,SP          (0106) 	mov   X, SP
11A2: 79       DEC   X             (0107)     dec   X                                                          ;set up the pointer for correct param access
11A3: 08       PUSH  A             (0108)     push  A
11A4: 5D DE    MOV   A,REG[222]    (0109)     mov   A, reg[INT_MSK3]
11A6: 08       PUSH  A             (0110)     push  A                                                           ;preserve flags prior to disabling int
11A7: 41 DE FE AND   REG[222],254  (0111)     M8C_DisableIntMask INT_MSK3, INT_MSK3_I2C
                                   (0112) 
11AA: 62 D0 00 MOV   REG[208],0    (0113)     RAM_SETPAGE_CUR >I2CHW_1_bStatus						                           ;Set the Page Pointer for LMM
11AD: 26 48 FB AND   [72],251      (0114)     and    [I2CHW_1_bStatus], ~fI2C_NAKnextWr                        ;reset the nak-next-written-byte flag.
                                   (0115) IF SYSTEM_LARGE_MEMORY_MODEL
11B0: 52 FC    MOV   A,[X-4]       (0116)     mov   A, [X + WrBufHi]                                           ;move wrbuf addr to A
11B2: 53 4C    MOV   [76],A        (0117)     mov   [pI2CHW_1_Write_BufHI], A
                                   (0118) ENDIF
11B4: 52 FD    MOV   A,[X-3]       (0119)     mov   A, [X + WrBufLo]                                           ;move wrbuf addr to A
11B6: 53 4D    MOV   [77],A        (0120)     mov   [pI2CHW_1_Write_BufLO], A
11B8: 52 FB    MOV   A,[X-5]       (0121)     mov   A, [X + WrCnt]                                               ;move Write_count to A
11BA: 53 4B    MOV   [75],A        (0122)     mov   [I2CHW_1_Write_Count], A
11BC: 39 01    CMP   A,1           (0123)     cmp   A, 01                                                        ;if data buffer is one byte long or less
11BE: A0 08    JZ    0x11C7        (0124)     jz    I2CHW_1_SetNak
11C0: C0 06    JC    0x11C7        (0125)     jc    I2CHW_1_SetNak
11C2: 26 4A 8F AND   [74],143      (0126)     and   [I2CHW_1_RsrcStatus], ~0x70                                ;clear the 0x10, 0x20 (Write status bits)
11C5: 80 09    JMP   0x11CF        (0127)     jmp   I2Cs_1_ResetFlgs
                                   (0128) 
                                   (0129) I2CHW_1_SetNak:
11C7: 2E 48 04 OR    [72],4        (0130)     or    [I2CHW_1_bStatus], fI2C_NAKnextWr                          ;set the nak-next-written-byte flag.
11CA: 26 4A 8F AND   [74],143      (0131)     and   [I2CHW_1_RsrcStatus], ~0x70                                ; clear the 0x10, 0x20 (Write status bits)
11CD: 80 01    JMP   0x11CF        (0132)     jmp   I2Cs_1_ResetFlgs
                                   (0133) 
                                   (0134) I2Cs_1_ResetFlgs:
11CF: 18       POP   A             (0135)     pop A
11D0: 21 01    AND   A,1           (0136)     and A, INT_MSK3_I2C                                                ; Only enable if it was previously enabled
11D2: A0 04    JZ    0x11D7        (0137)     jz  . + 5
11D4: 43 DE 01 OR    REG[222],1    (0138)     M8C_EnableIntMask INT_MSK3, INT_MSK3_I2C
11D7: 18       POP   A             (0139)     pop A
11D8: 20       POP   X             (0140)     pop X
11D9: 70 3F    AND   F,63
                                   (0141) 	RAM_EPILOGUE RAM_USE_CLASS_4
11DB: 71 C0    OR    F,192         (0142)     RAM_EPILOGUE RAM_USE_CLASS_2
11DD: 7F       RET                 (0143)     ret
                                   (0144) 
                                   (0145) .ENDSECTION
                                   (0146) 
                                   (0147) .SECTION
                                   (0148) ;-----------------------------------------------------------------------------
                                   (0149) ;  FUNCTION NAME: I2CHW_1_InitRamRead
                                   (0150) ;
                                   (0151) ;  DESCRIPTION:
                                   (0152) ;     Initializes a data buffer pointer for the slave to use to retrieve data from,
                                   (0153) ;     and zeroes the value of a count byte for the same buffer.
                                   (0154) ;
                                   (0155) ;-----------------------------------------------------------------------------
                                   (0156) ;
                                   (0157) ;  ARGUMENTS:  [SP-5]  -- count of bytes to read
                                   (0158) ;              [SP-4]  -- Hi order part of addr to ReadBuf
                                   (0159) ;              [SP-3]  -- Low order part of the address to ReadBuf
                                   (0160) ;
                                   (0161) ;  RETURNS: none
                                   (0162) ;
                                   (0163) ;  SIDE EFFECTS:
                                   (0164) ;    The A and X registers may be modified by this or future implementations
                                   (0165) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0166) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0167) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0168) ;    functions.
                                   (0169) ;          
                                   (0170) ;    Currently only the page pointer registers listed below are modified: 
                                   (0171) ;          CUR_PP
                                   (0172) ;
                                   (0173) ;     Read Status bits are cleared
                                   (0174) ;
                                   (0175) ;  THEORY of OPERATION or PROCEDURE:
                                   (0176) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                   (0177) ;     the accumulator.  X register is the low order pointer.
                                   (0178) ;
                                   (0179) 
                                   (0180)  I2CHW_1_InitRamRead:
                                   (0181) _I2CHW_1_InitRamRead:
                                   (0182) 
                                   (0183) RdCnt:     equ   -5
                                   (0184) RdBufHi:   equ   -4
                                   (0185) RdBufLo:   equ   -3
                                   (0186) 
                                   (0187)     RAM_PROLOGUE RAM_USE_CLASS_2
                                   (0188) 	RAM_PROLOGUE RAM_USE_CLASS_4
11DE: 62 D0 00 MOV   REG[208],0    (0189) 	RAM_SETPAGE_CUR >I2CHW_1_Read_Count
11E1: 10       PUSH  X             (0190)     push  X
11E2: 4F       MOV   X,SP          (0191) 	mov   X, SP
11E3: 79       DEC   X             (0192)     dec   X                                                          ;set up the pointer for correct param access
11E4: 08       PUSH  A             (0193)     push  A
11E5: 5D DE    MOV   A,REG[222]    (0194)     mov   A, reg[INT_MSK3]
11E7: 08       PUSH  A             (0195)     push  A                                                            ;preserve flags prior to disabling int
11E8: 41 DE FE AND   REG[222],254  (0196)     M8C_DisableIntMask INT_MSK3, INT_MSK3_I2C
                                   (0197) 
                                   (0198) IF SYSTEM_LARGE_MEMORY_MODEL
11EB: 52 FC    MOV   A,[X-4]       (0199)     mov   A, [X + RdBufHi]                                           ;move wrbuf addr to A
11ED: 53 4E    MOV   [78],A        (0200)     mov   [pI2CHW_1_Read_BufHI], A
                                   (0201) ENDIF
11EF: 52 FD    MOV   A,[X-3]       (0202)     mov   A, [X + RdBufLo]                                             ; move rdbuf addr to A
11F1: 53 4F    MOV   [79],A        (0203)     mov   [pI2CHW_1_Read_BufLO], A
11F3: 52 FB    MOV   A,[X-5]       (0204)     mov   A, [X + RdCnt]                                               ; move RamRead_count to A
11F5: 53 51    MOV   [81],A        (0205)     mov   [I2CHW_1_Read_Count], A
11F7: 7A 51    DEC   [81]          (0206)     dec   [I2CHW_1_Read_Count]                                       ; since we decrement through zero...
11F9: 26 4A F0 AND   [74],240      (0207)     and   [I2CHW_1_RsrcStatus], ~0x0f                                ; clear the lower 4 (read status bits)
                                   (0208) 
11FC: 18       POP   A             (0209)     pop A
11FD: 21 01    AND   A,1           (0210)     and A, INT_MSK3_I2C                                                ; Only enable if it was previously enabled
11FF: A0 04    JZ    0x1204        (0211)     jz  . + 5
1201: 43 DE 01 OR    REG[222],1    (0212)     M8C_EnableIntMask INT_MSK3, INT_MSK3_I2C
1204: 18       POP   A             (0213)     pop A
1205: 20       POP   X             (0214)     pop X
1206: 70 3F    AND   F,63
                                   (0215) 
                                   (0216)     RAM_EPILOGUE RAM_USE_CLASS_4
1208: 71 C0    OR    F,192         (0217)     RAM_EPILOGUE RAM_USE_CLASS_2
120A: 7F       RET                 (0218)     ret
                                   (0219) 
                                   (0220) .ENDSECTION
                                   (0221) 
                                   (0222) .SECTION
                                   (0223) ;-----------------------------------------------------------------------------
                                   (0224) ;  FUNCTION NAME: I2CHW_1_InitFlashRead
                                   (0225) ;
                                   (0226) ;  DESCRIPTION:
                                   (0227) ;     Initializes a flash data buffer pointer for the slave to use to retrieve
                                   (0228) ;     data from, and zeroes the value of a count byte for the same buffer.
                                   (0229) ;
                                   (0230) ;-----------------------------------------------------------------------------
                                   (0231) ;
                                   (0232) ;  ARGUMENTS:  [SP-6]   -- Hi order part of flash Read count
                                   (0233) ;              [SP-5]   -- Low order part of flashRead counts
                                   (0234) ;              [SP-4]   -- Hi order part of the flash buf address
                                   (0235) ;              [SP-3]   -- Lo order part of flash buf address
                                   (0236) ;
                                   (0237) ;  RETURNS:
                                   (0238) ;
                                   (0239) ;  SIDE EFFECTS:
                                   (0240) ;    The A and X registers may be modified by this or future implementations
                                   (0241) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0242) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0243) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0244) ;    functions.
                                   (0245) ;          
                                   (0246) ;    Currently only the page pointer registers listed below are modified: 
                                   (0247) ;          CUR_PP
                                   (0248) ;
                                   (0249) ;    Read Status bits are cleared
                                   (0250) ;
                                   (0251) ;  THEORY of OPERATION or PROCEDURE:
                                   (0252) ;     The C compiler will place the upper order address of the buffer in Acc.
                                   (0253) ;     X register is the low order pointer.  A user module parameter is used to conserve code
                                   (0254) ;     if flash buffers are un-needed.  The API call is left defined and capable of returning in
                                   (0255) ;     either case
                                   (0256) ;
                                   (0257)  I2CHW_1_InitFlashRead:
                                   (0258) _I2CHW_1_InitFlashRead:
                                   (0259) 
                                   (0260) FlRdCntHI:     equ   -6
                                   (0261) FlRdCntLO:     equ   -5
                                   (0262) FlBufAdrHI:    equ   -4
                                   (0263) FlBufAdrLO:    equ   -3
                                   (0264) 
                                   (0265) IF I2CHW_1_READ_FLASH
                                   (0266)     RAM_PROLOGUE RAM_USE_CLASS_4
                                   (0267)     RAM_PROLOGUE RAM_USE_CLASS_2
120B: 62 D0 00 MOV   REG[208],0    (0268)     RAM_SETPAGE_CUR >pI2CHW_1_Read_BufLO   
120E: 10       PUSH  X             (0269) 	push  X
120F: 4F       MOV   X,SP          (0270) 	mov   X, SP
1210: 79       DEC   X             (0271)     dec   X                                                            ;set up the pointer for correct param access
1211: 08       PUSH  A             (0272)     push  A
1212: 5D DE    MOV   A,REG[222]    (0273)     mov   A, reg[INT_MSK3]
1214: 08       PUSH  A             (0274)     push  A                                                            ;preserve flags prior to disabling int
1215: 41 DE FE AND   REG[222],254  (0275)     M8C_DisableIntMask INT_MSK3, INT_MSK3_I2C
                                   (0276) 
1218: 52 FD    MOV   A,[X-3]       (0277)     mov   A, [X + FlBufAdrLO]                                          ; move flrdbuf LOaddr to A
121A: 53 4F    MOV   [79],A        (0278)     mov   [pI2CHW_1_Read_BufLO], A
121C: 52 FC    MOV   A,[X-4]       (0279)     mov   A, [X + FlBufAdrHI]                                          ; move flrdbuf HIaddr to A
121E: 53 4E    MOV   [78],A        (0280)     mov   [pI2CHW_1_Read_BufHI], A
1220: 52 FB    MOV   A,[X-5]       (0281)     mov   A, [X + FlRdCntLO]                                           ; move flrdbuf LOcount to A
1222: 53 51    MOV   [81],A        (0282)     mov   [I2CHW_1_Read_Count], A
1224: 52 FA    MOV   A,[X-6]       (0283)     mov   A, [X + FlRdCntHI]                                           ; move flrdbuf HIcount to A
1226: 53 50    MOV   [80],A        (0284)     mov   [I2CHW_1_Read_CountHI], A
                                   (0285) 
1228: 7A 51    DEC   [81]          (0286)     dec   [I2CHW_1_Read_Count]                                       ; since this will count throu zero
122A: D0 03    JNC   0x122E        (0287)     jnc    . + 4                                                       ; only Read_CountHI if Read_Count rolled to 0xff
122C: 7A 50    DEC   [80]          (0288)     dec   [I2CHW_1_Read_CountHI]
                                   (0289) 
122E: 26 4A F8 AND   [74],248      (0290)     and   [I2CHW_1_RsrcStatus], ~0x07                                ; clear the lower 3 (read status bits)
1231: 2E 4A 08 OR    [74],8        (0291)     or    [I2CHW_1_RsrcStatus],I2CHW_READFLASH                       ; set the flash status bit
                                   (0292) 
1234: 18       POP   A             (0293)     pop A
1235: 21 01    AND   A,1           (0294)     and A, INT_MSK3_I2C                                                ; Only enable if it was previously enabled
1237: A0 04    JZ    0x123C        (0295)     jz  . + 5
1239: 43 DE 01 OR    REG[222],1    (0296)     M8C_EnableIntMask INT_MSK3, INT_MSK3_I2C
123C: 18       POP   A             (0297)     pop A
123D: 20       POP   X             (0298) 	pop X
123E: 70 3F    AND   F,63
1240: 71 C0    OR    F,192         (0299)     RAM_EPILOGUE RAM_USE_CLASS_2
                                   (0300) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                   (0301) ENDIF
1242: 7F       RET                 (0302)     ret
                                   (0303) 
                                   (0304) .ENDSECTION
                                   (0305) 
                                   (0306) .SECTION
                                   (0307) ;-----------------------------------------------------------------------------
                                   (0308) ;  FUNCTION NAME: I2CHW_1_bReadI2CStatus
                                   (0309) ;
                                   (0310) ;  DESCRIPTION:
                                   (0311) ;     Returns the value in the the RsrcStatus variable.
                                   (0312) ;
                                   (0313) ;-----------------------------------------------------------------------------
                                   (0314) ;
                                   (0315) ;  ARGUMENTS:
                                   (0316) ;
                                   (0317) ;  RETURNS:
                                   (0318) ;     BYTE  bI2CStatus -  status data.  Use the following defined bits
                                   (0319) ;     returned in A.
                                   (0320) ;         I2CHW_RD_NOERR:                   equ 1
                                   (0321) ;         I2CHW_RD_OVERFLOW:                equ 2
                                   (0322) ;         I2CHW_RD_INCOMPLETE:              equ 4
                                   (0323) ;         I2CHW_READFLASH:                  equ 8
                                   (0324) ;         I2CHW_WR_NOERR:                   equ 10h
                                   (0325) ;         I2CHW_WR_OVERFLOW:                equ 20h
                                   (0326) ;         I2CHW_WR_COMPLETE:                equ 40h
                                   (0327) ;         I2CHW_ISR_ACTIVE:                 equ 80h
                                   (0328) ;
                                   (0329) ;  SIDE EFFECTS:
                                   (0330) ;    The A and X registers may be modified by this or future implementations
                                   (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0333) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0334) ;    functions.
                                   (0335) ;          
                                   (0336) ;    Currently only the page pointer registers listed below are modified: 
                                   (0337) ;          CUR_PP
                                   (0338) ;          
                                   (0339)  I2CHW_1_bReadI2CStatus:
                                   (0340) _I2CHW_1_bReadI2CStatus:
                                   (0341)     RAM_PROLOGUE RAM_USE_CLASS_4
1243: 62 D0 00 MOV   REG[208],0    (0342) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
1246: 51 4A    MOV   A,[74]        (0343)     mov   A, [I2CHW_1_RsrcStatus]                                    ;return the status in A
                                   (0344)     RAM_EPILOGUE RAM_USE_CLASS_4
1248: 7F       RET                 (0345)     ret
                                   (0346) 
                                   (0347) .ENDSECTION
                                   (0348) 
                                   (0349) .SECTION
                                   (0350) ;-----------------------------------------------------------------------------
                                   (0351) ;  FUNCTION NAME: I2CHW_1_ClrRdStatus
                                   (0352) ;
                                   (0353) ;  DESCRIPTION:
                                   (0354) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                   (0355) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                   (0356) ;
                                   (0357) ;-----------------------------------------------------------------------------
                                   (0358) ;
                                   (0359) ;  ARGUMENTS: none
                                   (0360) ;
                                   (0361) ;  RETURNS: none
                                   (0362) ;
                                   (0363) ;  SIDE EFFECTS:
                                   (0364) ;    The A and X registers may be modified by this or future implementations
                                   (0365) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0366) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0367) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0368) ;    functions.
                                   (0369) ;          
                                   (0370) ;    Currently only the page pointer registers listed below are modified: 
                                   (0371) ;          CUR_PP
                                   (0372) ;          
                                   (0373)  I2CHW_1_ClrRdStatus:
                                   (0374) _I2CHW_1_ClrRdStatus:
                                   (0375)     RAM_PROLOGUE RAM_USE_CLASS_4
1249: 62 D0 00 MOV   REG[208],0    (0376) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
124C: 26 4A F8 AND   [74],248      (0377)     and   [I2CHW_1_RsrcStatus], ~0x07                                ; clear the lower 3 (read status bits)
                                   (0378)     RAM_EPILOGUE RAM_USE_CLASS_4
124F: 7F       RET                 (0379)     ret
                                   (0380) 
                                   (0381) .ENDSECTION
                                   (0382) 
                                   (0383) .SECTION
                                   (0384) ;-----------------------------------------------------------------------------
                                   (0385) ;  FUNCTION NAME: I2CHW_1_ClrWrStatus
                                   (0386) ;
                                   (0387) ;  DESCRIPTION:
                                   (0388) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                   (0389) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                   (0390) ;
                                   (0391) ;-----------------------------------------------------------------------------
                                   (0392) ;
                                   (0393) ;  ARGUMENTS: none
                                   (0394) ;
                                   (0395) ;  RETURNS: none
                                   (0396) ;
                                   (0397) ;  SIDE EFFECTS:
                                   (0398) ;    The A and X registers may be modified by this or future implementations
                                   (0399) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0400) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0401) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0402) ;    functions.
                                   (0403) ;          
                                   (0404) ;    Currently only the page pointer registers listed below are modified: 
                                   (0405) ;          CUR_PP
                                   (0406) ;          
                                   (0407)  I2CHW_1_ClrWrStatus:
                                   (0408) _I2CHW_1_ClrWrStatus:
                                   (0409)     RAM_PROLOGUE RAM_USE_CLASS_4
1250: 62 D0 00 MOV   REG[208],0    (0410) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
1253: 26 4A 8F AND   [74],143      (0411)     and   [I2CHW_1_RsrcStatus], ~0x70                                ; clear bits 10,20 (write status bits)
                                   (0412)     RAM_EPILOGUE RAM_USE_CLASS_4
1256: 7F       RET                 (0413)     ret

FILE: lib\counter16_1.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: Counter16_1.asm
                                   (0004) ;;   Version: 2.5, Updated on 2006/05/15 at 14:54:04
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: Counter16 User Module software implementation file
                                   (0008) ;;               for the 22/24/27/29xxx PSoC family of devices
                                   (0009) ;;
                                   (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                   (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                   (0012) ;;        This means it is the caller's responsibility to preserve any values
                                   (0013) ;;        in the X and A registers that are still needed after the API functions
                                   (0014) ;;        returns. For Large Memory Model devices it is also the caller's 
                                   (0015) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                   (0016) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                   (0017) ;;        now, there is no guarantee that will remain the case in future releases.
                                   (0018) ;;-----------------------------------------------------------------------------
                                   (0019) ;;  Copyright (c) Cypress MicroSystems 2000-2004. All Rights Reserved.
                                   (0020) ;;*****************************************************************************
                                   (0021) ;;*****************************************************************************
                                   (0022) 
                                   (0023) include "m8c.inc"
                                   (0024) include "memory.inc"
                                   (0025) include "Counter16_1.inc"
                                   (0026) 
                                   (0027) ;-----------------------------------------------
                                   (0028) ;  Global Symbols
                                   (0029) ;-----------------------------------------------
                                   (0030) export  Counter16_1_EnableInt
                                   (0031) export _Counter16_1_EnableInt
                                   (0032) export  Counter16_1_DisableInt
                                   (0033) export _Counter16_1_DisableInt
                                   (0034) export  Counter16_1_Start
                                   (0035) export _Counter16_1_Start
                                   (0036) export  Counter16_1_Stop
                                   (0037) export _Counter16_1_Stop
                                   (0038) export  Counter16_1_WritePeriod
                                   (0039) export _Counter16_1_WritePeriod
                                   (0040) export  Counter16_1_WriteCompareValue
                                   (0041) export _Counter16_1_WriteCompareValue
                                   (0042) export  Counter16_1_wReadCompareValue
                                   (0043) export _Counter16_1_wReadCompareValue
                                   (0044) export  Counter16_1_wReadCounter
                                   (0045) export _Counter16_1_wReadCounter
                                   (0046) 
                                   (0047) ; The following functions are deprecated and subject to omission in future releases
                                   (0048) ;
                                   (0049) export  wCounter16_1_ReadCompareValue  ; deprecated
                                   (0050) export _wCounter16_1_ReadCompareValue  ; deprecated
                                   (0051) export  wCounter16_1_ReadCounter       ; deprecated
                                   (0052) export _wCounter16_1_ReadCounter       ; deprecated
                                   (0053) 
                                   (0054) 
                                   (0055) AREA usb_RAM (RAM,REL)
                                   (0056) 
                                   (0057) ;-----------------------------------------------
                                   (0058) ;  Constant Definitions
                                   (0059) ;-----------------------------------------------
                                   (0060) 
                                   (0061) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                   (0062) 
                                   (0063) 
                                   (0064) ;-----------------------------------------------
                                   (0065) ; Variable Allocation
                                   (0066) ;-----------------------------------------------
                                   (0067) 
                                   (0068) 
                                   (0069) AREA UserModules (ROM, REL)
                                   (0070) 
                                   (0071) .SECTION
                                   (0072) ;-----------------------------------------------------------------------------
                                   (0073) ;  FUNCTION NAME: Counter16_1_EnableInt
                                   (0074) ;
                                   (0075) ;  DESCRIPTION:
                                   (0076) ;     Enables this counter's interrupt by setting the interrupt enable mask bit
                                   (0077) ;     associated with this User Module. This function has no effect until and
                                   (0078) ;     unless the global interrupts are enabled (for example by using the
                                   (0079) ;     macro M8C_EnableGInt).
                                   (0080) ;-----------------------------------------------------------------------------
                                   (0081) ;
                                   (0082) ;  ARGUMENTS:    None.
                                   (0083) ;  RETURNS:      Nothing.
                                   (0084) ;  SIDE EFFECTS: 
                                   (0085) ;    The A and X registers may be modified by this or future implementations
                                   (0086) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0087) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0088) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0089) ;    functions.
                                   (0090) ;
                                   (0091)  Counter16_1_EnableInt:
                                   (0092) _Counter16_1_EnableInt:
                                   (0093)    RAM_PROLOGUE RAM_USE_CLASS_1
1257: 43 E1 08 OR    REG[225],8    (0094)    Counter16_1_EnableInt_M
                                   (0095)    RAM_EPILOGUE RAM_USE_CLASS_1
125A: 7F       RET                 (0096)    ret
                                   (0097) 
                                   (0098) .ENDSECTION
                                   (0099) 
                                   (0100) .SECTION
                                   (0101) ;-----------------------------------------------------------------------------
                                   (0102) ;  FUNCTION NAME: Counter16_1_DisableInt
                                   (0103) ;
                                   (0104) ;  DESCRIPTION:
                                   (0105) ;     Disables this counter's interrupt by clearing the interrupt enable
                                   (0106) ;     mask bit associated with this User Module.
                                   (0107) ;-----------------------------------------------------------------------------
                                   (0108) ;
                                   (0109) ;  ARGUMENTS:    None
                                   (0110) ;  RETURNS:      Nothing
                                   (0111) ;  SIDE EFFECTS: 
                                   (0112) ;    The A and X registers may be modified by this or future implementations
                                   (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0116) ;    functions.
                                   (0117) ;
                                   (0118)  Counter16_1_DisableInt:
                                   (0119) _Counter16_1_DisableInt:
                                   (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
125B: 41 E1 F7 AND   REG[225],247  (0121)    Counter16_1_DisableInt_M
                                   (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
125E: 7F       RET                 (0123)    ret
                                   (0124) 
                                   (0125) 
                                   (0126) .ENDSECTION
                                   (0127) 
                                   (0128) .SECTION
                                   (0129) ;-----------------------------------------------------------------------------
                                   (0130) ;  FUNCTION NAME: Counter16_1_Start
                                   (0131) ;
                                   (0132) ;  DESCRIPTION:
                                   (0133) ;     Sets the start bit in the Control register of this user module.  The
                                   (0134) ;     counter will begin counting on the next input clock as soon as the
                                   (0135) ;     enable input is asserted high.
                                   (0136) ;-----------------------------------------------------------------------------
                                   (0137) ;
                                   (0138) ;  ARGUMENTS:    None
                                   (0139) ;  RETURNS:      Nothing
                                   (0140) ;  SIDE EFFECTS: 
                                   (0141) ;    The A and X registers may be modified by this or future implementations
                                   (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0145) ;    functions.
                                   (0146) ;
                                   (0147)  Counter16_1_Start:
                                   (0148) _Counter16_1_Start:
                                   (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
125F: 43 2B 01 OR    REG[43],1     (0150)    Counter16_1_Start_M
                                   (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
1262: 7F       RET                 (0152)    ret
                                   (0153) 
                                   (0154) 
                                   (0155) .ENDSECTION
                                   (0156) 
                                   (0157) .SECTION
                                   (0158) ;-----------------------------------------------------------------------------
                                   (0159) ;  FUNCTION NAME: Counter16_1_Stop
                                   (0160) ;
                                   (0161) ;  DESCRIPTION:
                                   (0162) ;     Disables counter operation by clearing the start bit in the Control
                                   (0163) ;     register of the LSB block.
                                   (0164) ;-----------------------------------------------------------------------------
                                   (0165) ;
                                   (0166) ;  ARGUMENTS:    None
                                   (0167) ;  RETURNS:      Nothing
                                   (0168) ;  SIDE EFFECTS: 
                                   (0169) ;    The A and X registers may be modified by this or future implementations
                                   (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0173) ;    functions.
                                   (0174) ;
                                   (0175)  Counter16_1_Stop:
                                   (0176) _Counter16_1_Stop:
                                   (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
1263: 41 2B FE AND   REG[43],254   (0178)    Counter16_1_Stop_M
                                   (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
1266: 7F       RET                 (0180)    ret
                                   (0181) 
                                   (0182) 
                                   (0183) .ENDSECTION
                                   (0184) 
                                   (0185) .SECTION
                                   (0186) ;-----------------------------------------------------------------------------
                                   (0187) ;  FUNCTION NAME: Counter16_1_WritePeriod
                                   (0188) ;
                                   (0189) ;  DESCRIPTION:
                                   (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                   (0191) ;-----------------------------------------------------------------------------
                                   (0192) ;
                                   (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                   (0194) ;  RETURNS:   Nothing
                                   (0195) ;  SIDE EFFECTS:
                                   (0196) ;    If the counter user module is stopped, then this value will also be
                                   (0197) ;    latched into the Count registers (DR0).
                                   (0198) ;     
                                   (0199) ;    The A and X registers may be modified by this or future implementations
                                   (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0203) ;    functions.
                                   (0204) ;
                                   (0205)  Counter16_1_WritePeriod:
                                   (0206) _Counter16_1_WritePeriod:
                                   (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
1267: 60 29    MOV   REG[41],A     (0208)    mov   reg[Counter16_1_PERIOD_LSB_REG], A
1269: 5B       MOV   A,X           (0209)    mov   A, X
126A: 60 2D    MOV   REG[45],A     (0210)    mov   reg[Counter16_1_PERIOD_MSB_REG], A
                                   (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
126C: 7F       RET                 (0212)    ret
                                   (0213) 
                                   (0214) 
                                   (0215) .ENDSECTION
                                   (0216) 
                                   (0217) .SECTION
                                   (0218) ;-----------------------------------------------------------------------------
                                   (0219) ;  FUNCTION NAME: Counter16_1_WriteCompareValue
                                   (0220) ;
                                   (0221) ;  DESCRIPTION:
                                   (0222) ;     Writes compare value into the Compare register (DR2).
                                   (0223) ;-----------------------------------------------------------------------------
                                   (0224) ;
                                   (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                   (0226) ;  RETURNS:      Nothing
                                   (0227) ;  SIDE EFFECTS: 
                                   (0228) ;    The A and X registers may be modified by this or future implementations
                                   (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0232) ;    functions.
                                   (0233) ;
                                   (0234)  Counter16_1_WriteCompareValue:
                                   (0235) _Counter16_1_WriteCompareValue:
                                   (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
126D: 60 2A    MOV   REG[42],A     (0237)    mov   reg[Counter16_1_COMPARE_LSB_REG], A
126F: 5B       MOV   A,X           (0238)    mov   A, X
1270: 60 2E    MOV   REG[46],A     (0239)    mov   reg[Counter16_1_COMPARE_MSB_REG], A
                                   (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
1272: 7F       RET                 (0241)    ret
                                   (0242) 
                                   (0243) 
                                   (0244) .ENDSECTION
                                   (0245) 
                                   (0246) .SECTION
                                   (0247) ;-----------------------------------------------------------------------------
                                   (0248) ;  FUNCTION NAME: Counter16_1_wReadCompareValue
                                   (0249) ;
                                   (0250) ;  DESCRIPTION:
                                   (0251) ;     Reads the Compare registers.
                                   (0252) ;-----------------------------------------------------------------------------
                                   (0253) ;
                                   (0254) ;  ARGUMENTS:    None
                                   (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                   (0256) ;  SIDE EFFECTS: 
                                   (0257) ;    The A and X registers may be modified by this or future implementations
                                   (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                   (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                   (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                   (0261) ;    functions.
                                   (0262) ;
                                   (0263)  Counter16_1_wReadCompareValue:
                                   (0264) _Counter16_1_wReadCompareValue:
                                   (0265)  wCounter16_1_ReadCompareValue:                  ; this name deprecated
                                   (0266) _wCounter16_1_ReadCompareValue:                  ; this name deprecated
                                   (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
1273: 5D 2E    MOV   A,REG[46]     (0268)    mov   A, reg[Counter16_1_COMPARE_MSB_REG]
1275: 5C       MOV   X,A           (0269)    mov   X, A
1276: 5D 2A    MOV   A,REG[42]     (0270)    mov   A, reg[Counter16_1_COMPARE_LSB_REG]
                                   (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
1278: 7F       RET                 (0272)    ret
                                   (0273) 
                                   (0274) 
                                   (0275) .ENDSECTION
                                   (0276) 
                                   (0277) .SECTION
                                   (0278) ;-----------------------------------------------------------------------------
                                   (0279) ;  FUNCTION NAME: Counter16_1_wReadCounter
                                   (0280) ;
                                   (0281) ;  DESCRIPTION:
                                   (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                   (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                   (0284) ;     from the Count to the Compare registers by holding the clock low in
                                   (0285) ;     the MSB PSoC block.
                                   (0286) ;-----------------------------------------------------------------------------
                                   (0287) ;
                                   (0288) ;  ARGUMENTS: None
                                   (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                   (0290) ;  SIDE EFFECTS:
                                   (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                   (0292) ;     2) The A and X registers may be modified by this or future implementations
                                   (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                   (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                   (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                   (0296) ;        functions.
                                   (0297) ;
                                   (0298)  Counter16_1_wReadCounter:
                                   (0299) _Counter16_1_wReadCounter:
                                   (0300)  wCounter16_1_ReadCounter:                       ; this name deprecated
                                   (0301) _wCounter16_1_ReadCounter:                       ; this name deprecated
                                   (0302) 
                                   (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                   (0304)    bOrigControlReg:        EQU   2                  ; Frame offset to temp CR0     store
                                   (0305)    bOrigClockSetting:      EQU   3                  ; Frame offset to temp Input   store
                                   (0306)    wCounter:               EQU   4                  ; Frame offset to temp Count   store
                                   (0307)    STACK_FRAME_SIZE:       EQU   6                  ; max stack frame size is 6 bytes
                                   (0308) 
                                   (0309)    RAM_PROLOGUE RAM_USE_CLASS_2
1279: 4F       MOV   X,SP          (0310)    mov   X, SP                                      ; X <-  stack frame pointer
127A: 5D 2E    MOV   A,REG[46]     (0311)    mov   A, reg[Counter16_1_COMPARE_MSB_REG]     ; Save the Compare register on the stack
127C: 08       PUSH  A             (0312)    push  A                                          ;
127D: 5D 2A    MOV   A,REG[42]     (0313)    mov   A, reg[Counter16_1_COMPARE_LSB_REG]     ;
127F: 08       PUSH  A             (0314)    push  A                                          ;   -stack frame now 2 bytes-
1280: 5D 2B    MOV   A,REG[43]     (0315)    mov   A, reg[Counter16_1_CONTROL_LSB_REG]     ; Save CR0 (running or stopped state)
1282: 08       PUSH  A             (0316)    push  A                                          ;   -stack frame now 3 bytes-
1283: 41 2B FE AND   REG[43],254   (0317)    Counter16_1_Stop_M                            ; Disable (stop) the Counter if running
1286: 71 10    OR    F,16          (0318)    M8C_SetBank1                                     ;
1288: 5D 29    MOV   A,REG[41]     (0319)    mov   A, reg[Counter16_1_INPUT_LSB_REG]       ; save the LSB clock input setting
128A: 08       PUSH  A             (0320)    push  A                                          ;   on the stack (now 4 bytes) and ...
                                   (0321)                                                     ;   hold the clock low:
128B: 62 29 00 MOV   REG[41],0     (0322)    mov   reg[Counter16_1_INPUT_LSB_REG], INPUT_REG_NULL
128E: 70 EF    AND   F,239         (0323)    M8C_SetBank0                                     ; Extract the Count via DR2 register
1290: 5D 2C    MOV   A,REG[44]     (0324)    mov   A, reg[Counter16_1_COUNTER_MSB_REG]     ; DR2 <- DR0 (in the MSB block)
1292: 5D 2E    MOV   A,REG[46]     (0325)    mov   A, reg[Counter16_1_COMPARE_MSB_REG]     ; Stash the Count MSB on the stack
1294: 08       PUSH  A             (0326)    push  A                                          ;   -stack frame is now 5 bytes
1295: 5D 28    MOV   A,REG[40]     (0327)    mov   A, reg[Counter16_1_COUNTER_LSB_REG]     ; DR2 <- DR0 (in the LSB block)
1297: 5D 2A    MOV   A,REG[42]     (0328)    mov   A, reg[Counter16_1_COMPARE_LSB_REG]     ; Stash the Count LSB on the stack
1299: 08       PUSH  A             (0329)    push  A                                          ;   -stack frame is now 6 bytes-
129A: 52 00    MOV   A,[X+0]       (0330)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
129C: 60 2E    MOV   REG[46],A     (0331)    mov   reg[Counter16_1_COMPARE_MSB_REG], A     ;
129E: 52 01    MOV   A,[X+1]       (0332)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
12A0: 60 2A    MOV   REG[42],A     (0333)    mov   reg[Counter16_1_COMPARE_LSB_REG], A     ;
12A2: 71 10    OR    F,16          (0334)    M8C_SetBank1                                     ; ---Restore the counter operation
12A4: 52 03    MOV   A,[X+3]       (0335)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
12A6: 60 29    MOV   REG[41],A     (0336)    mov   reg[Counter16_1_INPUT_LSB_REG], A       ;   and restore it
12A8: 70 EF    AND   F,239         (0337)    M8C_SetBank0                                     ; Now re-enable (start) the counter
12AA: 52 02    MOV   A,[X+2]       (0338)    mov   A, [X+bOrigControlReg]                     ;   if it was running when
12AC: 60 2B    MOV   REG[43],A     (0339)    mov   reg[Counter16_1_CONTROL_LSB_REG], A     ;   this function was first called
12AE: 18       POP   A             (0340)    pop   A                                          ; Setup the return value
12AF: 20       POP   X             (0341)    pop   X                                          ;
12B0: 38 FC    ADD   SP,252        (0342)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
12B2: 70 3F    AND   F,63
12B4: 71 C0    OR    F,192         (0343)    RAM_EPILOGUE RAM_USE_CLASS_2
12B6: 7F       RET                 (0344)    ret

FILE: .\main.c
(0001) //----------------------------------------------------------------------------
(0002) // USB to I2C Bridge 2007
(0003) //----------------------------------------------------------------------------
(0004) 
(0005) #include <m8c.h>
(0006) #include "PSoCAPI.h"
(0007) #include "hbheader.h"
(0008) #define SLAVE_ADDRESS 18
(0009) 
(0010) BYTE    txBuffer[32];  
(0011) BYTE    rxBuffer[32]; 
(0012) BYTE	cevapbuffer[32];
(0013) BYTE    status;  
(0014) BYTE *ptr;
(0015) 
(0016) WORD cnt;
(0017) WORD acnt;
(0018) WORD Timeout_d;
(0019) void TX(unsigned char slad), RX(unsigned char slad2);
(0020) 
(0021) extern BYTE SOF_Flag;
(0022) extern BYTE USBFS_1_INTERFACE_0_OUT_RPT_DATA[8];
(0023) 
(0024) BYTE OutReport, Count;
(0025) 
(0026) #pragma interrupt_handler Counter16_1_ISR
(0027) void Counter16_1_ISR(void);
(0028) 
(0029) void dly(long int mS), enumerat(void), init_environment(void), shutdwn(void);
(0030) 
(0031) /* --------------------- Interrupt handlerlar --------------------------- */
(0032) void Counter16_1_ISR() {Counter16_1_DisableInt(); Counter16_1_Stop(); DELAY_CLR;}	//100Sn..5sn lik Gecikme
_Counter16_1_ISR:
__text_start:
12B7: 71 C0    OR    F,192
12B9: 08       PUSH  A
12BA: 5D D0    MOV   A,REG[208]
12BC: 08       PUSH  A
12BD: 5D D3    MOV   A,REG[211]
12BF: 08       PUSH  A
12C0: 5D D4    MOV   A,REG[212]
12C2: 08       PUSH  A
12C3: 5D D5    MOV   A,REG[213]
12C5: 08       PUSH  A
12C6: 62 D0 00 MOV   REG[208],0
12C9: 51 C0    MOV   A,[__r0]
12CB: 08       PUSH  A
12CC: 51 BF    MOV   A,[__r1]
12CE: 08       PUSH  A
12CF: 51 BE    MOV   A,[__r2]
12D1: 08       PUSH  A
12D2: 51 BD    MOV   A,[__r3]
12D4: 08       PUSH  A
12D5: 51 BC    MOV   A,[__r4]
12D7: 08       PUSH  A
12D8: 51 BB    MOV   A,[__r5]
12DA: 08       PUSH  A
12DB: 51 BA    MOV   A,[__r6]
12DD: 08       PUSH  A
12DE: 51 B9    MOV   A,[__r7]
12E0: 08       PUSH  A
12E1: 51 B8    MOV   A,[__r8]
12E3: 08       PUSH  A
12E4: 51 B7    MOV   A,[__r9]
12E6: 08       PUSH  A
12E7: 51 B6    MOV   A,[__r10]
12E9: 08       PUSH  A
12EA: 51 B5    MOV   A,[__r11]
12EC: 08       PUSH  A
12ED: 51 B4    MOV   A,[__rX]
12EF: 08       PUSH  A
12F0: 51 B3    MOV   A,[__rY]
12F2: 08       PUSH  A
12F3: 51 B2    MOV   A,[__rZ]
12F5: 08       PUSH  A
12F6: 10       PUSH  X
12F7: 7C 12 5B LCALL 0x125B
12FA: 7C 12 63 LCALL 0x1263
12FD: 20       POP   X
12FE: 62 D0 00 MOV   REG[208],0
1301: 51 C2    MOV   A,[STATUS+1]
1303: 21 FE    AND   A,254
1305: 62 D0 00 MOV   REG[208],0
1308: 53 BF    MOV   [__r1],A
130A: 62 D0 00 MOV   REG[208],0
130D: 51 C1    MOV   A,[STATUS]
130F: 62 D0 00 MOV   REG[208],0
1312: 53 C0    MOV   [__r0],A
1314: 51 BF    MOV   A,[__r1]
1316: 08       PUSH  A
1317: 51 C0    MOV   A,[__r0]
1319: 62 D0 00 MOV   REG[208],0
131C: 53 C1    MOV   [STATUS],A
131E: 18       POP   A
131F: 53 C2    MOV   [STATUS+1],A
1321: 62 D0 00 MOV   REG[208],0
1324: 18       POP   A
1325: 53 B2    MOV   [__rZ],A
1327: 18       POP   A
1328: 53 B3    MOV   [__rY],A
132A: 18       POP   A
132B: 53 B4    MOV   [__rX],A
132D: 18       POP   A
132E: 53 B5    MOV   [__r11],A
1330: 18       POP   A
1331: 53 B6    MOV   [__r10],A
1333: 18       POP   A
1334: 53 B7    MOV   [__r9],A
1336: 18       POP   A
1337: 53 B8    MOV   [__r8],A
1339: 18       POP   A
133A: 53 B9    MOV   [__r7],A
133C: 18       POP   A
133D: 53 BA    MOV   [__r6],A
133F: 18       POP   A
1340: 53 BB    MOV   [__r5],A
1342: 18       POP   A
1343: 53 BC    MOV   [__r4],A
1345: 18       POP   A
1346: 53 BD    MOV   [__r3],A
1348: 18       POP   A
1349: 53 BE    MOV   [__r2],A
134B: 18       POP   A
134C: 53 BF    MOV   [__r1],A
134E: 18       POP   A
134F: 53 C0    MOV   [__r0],A
1351: 18       POP   A
1352: 60 D5    MOV   REG[213],A
1354: 18       POP   A
1355: 60 D4    MOV   REG[212],A
1357: 18       POP   A
1358: 60 D3    MOV   REG[211],A
135A: 18       POP   A
135B: 60 D0    MOV   REG[208],A
135D: 18       POP   A
135E: 7E       RETI  
(0033) 
(0034) /* ------------------- Initalizasyon rutinleri -------------------------- */
(0035) 
(0036) void shutdwn()
(0037) {	USBFS_1_Stop(); I2CHW_1_Stop();}
_shutdwn:
135F: 10       PUSH  X
1360: 7C 0C 49 LCALL 0x0C49
1363: 7C 0E 44 LCALL 0x0E44
1366: 20       POP   X
1367: 7F       RET   
(0038) 
(0039) void init_environment()
(0040) {  	M8C_EnableGInt;	USBFS_1_Start(0, USB_5V_OPERATION);
_init_environment:
1368: 71 01    OR    F,1
136A: 10       PUSH  X
136B: 57 03    MOV   X,3
136D: 50 00    MOV   A,0
136F: 7C 0C 0B LCALL 0x0C0B
(0041) 	I2CHW_1_Start();I2CHW_1_EnableMstr();I2CHW_1_EnableInt();}
1372: 7C 0E 2F LCALL 0x0E2F
1375: 7C 0E 3C LCALL 0x0E3C
1378: 7C 0E 30 LCALL 0x0E30
137B: 20       POP   X
137C: 7F       RET   
(0042) 
(0043) void enumerat()
(0044) {
(0045) 	while (!USBFS_1_bGetConfiguration());
_enumerat:
137D: 10       PUSH  X
137E: 7C 0C 76 LCALL 0x0C76
1381: 62 D0 00 MOV   REG[208],0
1384: 20       POP   X
1385: 39 00    CMP   A,0
1387: AF F5    JZ    _enumerat
(0046) 	USBFS_1_LoadInEP(3, rxBuffer, 1, USB_NO_TOGGLE);
1389: 10       PUSH  X
138A: 50 00    MOV   A,0
138C: 08       PUSH  A
138D: 08       PUSH  A
138E: 50 01    MOV   A,1
1390: 08       PUSH  A
1391: 50 00    MOV   A,0
1393: 08       PUSH  A
1394: 50 92    MOV   A,146
1396: 08       PUSH  A
1397: 50 03    MOV   A,3
1399: 08       PUSH  A
139A: 7C 0C B9 LCALL 0x0CB9
139D: 38 FA    ADD   SP,250
139F: 20       POP   X
(0047) 	
(0048) 	USBFS_1_INT_REG |= USBFS_1_INT_SOF_MASK; PRT2DR|=BSET_6; //Enumeration complete! :)
13A0: 43 DF 02 OR    REG[223],2
13A3: 43 08 40 OR    REG[8],64
(0049) 	USBFS_1_EnableOutEP(2);}
13A6: 10       PUSH  X
13A7: 50 02    MOV   A,2
13A9: 7C 0D 50 LCALL 0x0D50
13AC: 20       POP   X
13AD: 7F       RET   
(0050) 
(0051) void init_delay_counter(long int mSn, long int DC)
(0052) {   Counter16_1_WritePeriod(mSn); Counter16_1_WriteCompareValue(DC); Counter16_1_EnableInt();DELAY_SET; Counter16_1_Start();}
_init_delay_counter:
  DC                   --> X-11
  mSn                  --> X-7
13AE: 10       PUSH  X
13AF: 4F       MOV   X,SP
13B0: 62 D0 00 MOV   REG[208],0
13B3: 52 FC    MOV   A,[X-4]
13B5: 53 BF    MOV   [__r1],A
13B7: 52 FB    MOV   A,[X-5]
13B9: 10       PUSH  X
13BA: 08       PUSH  A
13BB: 51 BF    MOV   A,[__r1]
13BD: 20       POP   X
13BE: 7C 12 67 LCALL 0x1267
13C1: 20       POP   X
13C2: 62 D0 00 MOV   REG[208],0
13C5: 52 F8    MOV   A,[X-8]
13C7: 53 BF    MOV   [__r1],A
13C9: 52 F7    MOV   A,[X-9]
13CB: 10       PUSH  X
13CC: 08       PUSH  A
13CD: 51 BF    MOV   A,[__r1]
13CF: 20       POP   X
13D0: 7C 12 6D LCALL 0x126D
13D3: 7C 12 57 LCALL 0x1257
13D6: 20       POP   X
13D7: 62 D0 00 MOV   REG[208],0
13DA: 2E C2 01 OR    [STATUS+1],1
13DD: 10       PUSH  X
13DE: 7C 12 5F LCALL 0x125F
13E1: 20       POP   X
13E2: 20       POP   X
13E3: 7F       RET   
(0053) /* ---------------------------------------------------------------------- */
(0054) 
(0055) void main()
(0056) {	char x;
_main:
  x                    --> X+0
13E4: 10       PUSH  X
13E5: 4F       MOV   X,SP
13E6: 38 01    ADD   SP,1
(0057) 	init_environment();
13E8: 9F 7E    CALL  _init_environment
(0058) 	enumerat();
13EA: 9F 91    CALL  _enumerat
(0059) 
(0060)  	dly(10000);
13EC: 50 00    MOV   A,0
13EE: 08       PUSH  A
13EF: 08       PUSH  A
13F0: 50 27    MOV   A,39
13F2: 08       PUSH  A
13F3: 50 10    MOV   A,16
13F5: 08       PUSH  A
13F6: 92 E3    CALL  _dly
(0061) // 	while (!USBFS_1_bGetConfiguration());
(0062) //	USBFS_1_LoadInEP(1, rxBuffer, 1, USB_NO_TOGGLE);
(0063) //	
(0064) //	USBFS_1_INT_REG |= USBFS_1_INT_SOF_MASK;
(0065) //	PRT2DR = 0b00010000;	//Ack TAMAM!
(0066) //	USBFS_1_EnableOutEP(4);
(0067) 	txBuffer[6] = 15; txBuffer[7] = 00; txBuffer[8] = 2;
13F8: 62 D0 00 MOV   REG[208],0
13FB: 55 58 0F MOV   [88],15
13FE: 55 59 00 MOV   [89],0
1401: 55 5A 02 MOV   [90],2
(0068) 	
(0069) 	cnt=0; acnt=0; Timeout_d=0;
1404: 62 D0 00 MOV   REG[208],0
1407: 55 C8 00 MOV   [cnt+1],0
140A: 55 C7 00 MOV   [cnt],0
140D: 62 D0 00 MOV   REG[208],0
1410: 55 C4 00 MOV   [acnt+1],0
1413: 55 C3 00 MOV   [acnt],0
1416: 62 D0 00 MOV   REG[208],0
1419: 55 C6 00 MOV   [Timeout_d+1],0
141C: 55 C5 00 MOV   [Timeout_d],0
(0070) 	dly(50000);
141F: 50 00    MOV   A,0
1421: 08       PUSH  A
1422: 08       PUSH  A
1423: 50 C3    MOV   A,195
1425: 08       PUSH  A
1426: 50 50    MOV   A,80
1428: 08       PUSH  A
1429: 92 B0    CALL  _dly
142B: 38 F8    ADD   SP,248
142D: 82 A6    JMP   0x16D4
(0071) 	// HABERLESME OK!!! SELCUK 26.02.2008
(0072) 	
(0073) 	while(1) {
(0074) 		if	(Timeout_d==50000) {PRT4DR&=BCLR_7; Timeout_d=0; shutdwn(); dly(10000); init_environment(); enumerat();} else {Timeout_d++;}
142F: 62 D0 00 MOV   REG[208],0
1432: 51 C6    MOV   A,[Timeout_d+1]
1434: 62 D0 00 MOV   REG[208],0
1437: 53 BD    MOV   [__r3],A
1439: 62 D0 00 MOV   REG[208],0
143C: 51 C5    MOV   A,[Timeout_d]
143E: 62 D0 00 MOV   REG[208],0
1441: 55 BF 00 MOV   [__r1],0
1444: 55 C0 00 MOV   [__r0],0
1447: 3C C0 00 CMP   [__r0],0
144A: B0 3C    JNZ   0x1487
144C: 3C BF 00 CMP   [__r1],0
144F: B0 37    JNZ   0x1487
1451: 39 C3    CMP   A,195
1453: B0 33    JNZ   0x1487
1455: 3C BD 50 CMP   [__r3],80
1458: B0 2E    JNZ   0x1487
145A: 5D 10    MOV   A,REG[16]
145C: 62 D0 00 MOV   REG[208],0
145F: 53 C0    MOV   [__r0],A
1461: 26 C0 7F AND   [__r0],127
1464: 51 C0    MOV   A,[__r0]
1466: 60 10    MOV   REG[16],A
1468: 62 D0 00 MOV   REG[208],0
146B: 55 C6 00 MOV   [Timeout_d+1],0
146E: 55 C5 00 MOV   [Timeout_d],0
1471: 9E EC    CALL  _shutdwn
1473: 50 00    MOV   A,0
1475: 08       PUSH  A
1476: 08       PUSH  A
1477: 50 27    MOV   A,39
1479: 08       PUSH  A
147A: 50 10    MOV   A,16
147C: 08       PUSH  A
147D: 92 5C    CALL  _dly
147F: 38 FC    ADD   SP,252
1481: 9E E5    CALL  _init_environment
1483: 9E F8    CALL  _enumerat
1485: 80 09    JMP   0x148F
1487: 62 D0 00 MOV   REG[208],0
148A: 76 C6    INC   [Timeout_d+1]
148C: 0E C5 00 ADC   [Timeout_d],0
(0075) 
(0076) 		if (SOF_Flag) {	//buraya 1mSn de bir gelio birader...
148F: 62 D0 00 MOV   REG[208],0
1492: 3C 00 00 CMP   [0],0
1495: A2 3E    JZ    0x16D4
(0077) 			SOF_Flag = 0; Timeout_d=0;
1497: 55 00 00 MOV   [0],0
149A: 62 D0 00 MOV   REG[208],0
149D: 55 C6 00 MOV   [Timeout_d+1],0
14A0: 55 C5 00 MOV   [Timeout_d],0
(0078) 			//rxBuffer[0]=2; rxBuffer[1]=8;	//PC ye gidecek bunnar.
(0079) 			//PRT0DR|=BSET_1; TX(18);PRT0DR&=BCLR_1; 
(0080) 				TX(18);
14A3: 50 12    MOV   A,18
14A5: 08       PUSH  A
14A6: 92 96    CALL  _TX
(0081) 				RX(18); 
14A8: 50 12    MOV   A,18
14AA: 08       PUSH  A
14AB: 92 BA    CALL  _RX
14AD: 38 FE    ADD   SP,254
(0082) 				TX(18);
14AF: 50 12    MOV   A,18
14B1: 08       PUSH  A
14B2: 92 8A    CALL  _TX
(0083) 				RX(18); 
14B4: 50 12    MOV   A,18
14B6: 08       PUSH  A
14B7: 92 AE    CALL  _RX
14B9: 38 FE    ADD   SP,254
(0084) 				cevapbuffer[0]=rxBuffer[0];cevapbuffer[1]=rxBuffer[1];cevapbuffer[2]=rxBuffer[2];cevapbuffer[3]=rxBuffer[3];
14BB: 62 D0 00 MOV   REG[208],0
14BE: 51 92    MOV   A,[rxBuffer]
14C0: 62 D0 00 MOV   REG[208],0
14C3: 53 72    MOV   [cevapbuffer],A
14C5: 62 D0 00 MOV   REG[208],0
14C8: 51 93    MOV   A,[rxBuffer+1]
14CA: 62 D0 00 MOV   REG[208],0
14CD: 53 73    MOV   [cevapbuffer+1],A
14CF: 62 D0 00 MOV   REG[208],0
14D2: 51 94    MOV   A,[rxBuffer+2]
14D4: 62 D0 00 MOV   REG[208],0
14D7: 53 74    MOV   [cevapbuffer+2],A
14D9: 62 D0 00 MOV   REG[208],0
14DC: 51 95    MOV   A,[rxBuffer+3]
14DE: 62 D0 00 MOV   REG[208],0
14E1: 53 75    MOV   [cevapbuffer+3],A
(0085) 				cevapbuffer[18]=rxBuffer[4]; //bu sol sag datasii
14E3: 62 D0 00 MOV   REG[208],0
14E6: 51 96    MOV   A,[150]
14E8: 62 D0 00 MOV   REG[208],0
14EB: 53 84    MOV   [132],A
(0086) 
(0087) 				TX(10);
14ED: 50 0A    MOV   A,10
14EF: 08       PUSH  A
14F0: 92 4C    CALL  _TX
(0088) 				RX(10);	// dikkat bura tehlikeli. ilgili cihazdan yanit gelmez ise, nceki degerleri gelmis gibi yollarrr...
14F2: 50 0A    MOV   A,10
14F4: 08       PUSH  A
14F5: 92 70    CALL  _RX
14F7: 38 FE    ADD   SP,254
(0089) 				TX(10);
14F9: 50 0A    MOV   A,10
14FB: 08       PUSH  A
14FC: 92 40    CALL  _TX
(0090) 				RX(10);	// dikkat bura tehlikeli. ilgili cihazdan yanit gelmez ise, nceki degerleri gelmis gibi yollarrr...
14FE: 50 0A    MOV   A,10
1500: 08       PUSH  A
1501: 92 64    CALL  _RX
1503: 38 FE    ADD   SP,254
(0091) 				cevapbuffer[4]=rxBuffer[0];cevapbuffer[5]=rxBuffer[1];cevapbuffer[6]=rxBuffer[2];cevapbuffer[7]=rxBuffer[3];
1505: 62 D0 00 MOV   REG[208],0
1508: 51 92    MOV   A,[rxBuffer]
150A: 62 D0 00 MOV   REG[208],0
150D: 53 76    MOV   [118],A
150F: 62 D0 00 MOV   REG[208],0
1512: 51 93    MOV   A,[rxBuffer+1]
1514: 62 D0 00 MOV   REG[208],0
1517: 53 77    MOV   [119],A
1519: 62 D0 00 MOV   REG[208],0
151C: 51 94    MOV   A,[rxBuffer+2]
151E: 62 D0 00 MOV   REG[208],0
1521: 53 78    MOV   [120],A
1523: 62 D0 00 MOV   REG[208],0
1526: 51 95    MOV   A,[rxBuffer+3]
1528: 62 D0 00 MOV   REG[208],0
152B: 53 79    MOV   [121],A
(0092) 
(0093) 				TX(13);
152D: 50 0D    MOV   A,13
152F: 08       PUSH  A
1530: 92 0C    CALL  _TX
(0094) 				RX(13);	// dikkat bura tehlikeli. ilgili cihazdan yanit gelmez ise, nceki degerleri gelmis gibi yollarrr...
1532: 50 0D    MOV   A,13
1534: 08       PUSH  A
1535: 92 30    CALL  _RX
1537: 38 FE    ADD   SP,254
(0095) 				TX(13);
1539: 50 0D    MOV   A,13
153B: 08       PUSH  A
153C: 92 00    CALL  _TX
(0096) 				RX(13);	// dikkat bura tehlikeli. ilgili cihazdan yanit gelmez ise, nceki degerleri gelmis gibi yollarrr...
153E: 50 0D    MOV   A,13
1540: 08       PUSH  A
1541: 92 24    CALL  _RX
1543: 38 FE    ADD   SP,254
(0097) 				cevapbuffer[8]=rxBuffer[0];cevapbuffer[9]=rxBuffer[1];cevapbuffer[10]=rxBuffer[2];cevapbuffer[11]=rxBuffer[3]; cevapbuffer[12]=rxBuffer[4];
1545: 62 D0 00 MOV   REG[208],0
1548: 51 92    MOV   A,[rxBuffer]
154A: 62 D0 00 MOV   REG[208],0
154D: 53 7A    MOV   [122],A
154F: 62 D0 00 MOV   REG[208],0
1552: 51 93    MOV   A,[rxBuffer+1]
1554: 62 D0 00 MOV   REG[208],0
1557: 53 7B    MOV   [123],A
1559: 62 D0 00 MOV   REG[208],0
155C: 51 94    MOV   A,[rxBuffer+2]
155E: 62 D0 00 MOV   REG[208],0
1561: 53 7C    MOV   [124],A
1563: 62 D0 00 MOV   REG[208],0
1566: 51 95    MOV   A,[rxBuffer+3]
1568: 62 D0 00 MOV   REG[208],0
156B: 53 7D    MOV   [125],A
156D: 62 D0 00 MOV   REG[208],0
1570: 51 96    MOV   A,[150]
1572: 62 D0 00 MOV   REG[208],0
1575: 53 7E    MOV   [126],A
(0098) 
(0099) 				TX(19);
1577: 50 13    MOV   A,19
1579: 08       PUSH  A
157A: 91 C2    CALL  _TX
(0100) 				RX(19);	// dikkat bura tehlikeli. ilgili cihazdan yanit gelmez ise, nceki degerleri gelmis gibi yollarrr...
157C: 50 13    MOV   A,19
157E: 08       PUSH  A
157F: 91 E6    CALL  _RX
1581: 38 FE    ADD   SP,254
(0101) 				TX(19);
1583: 50 13    MOV   A,19
1585: 08       PUSH  A
1586: 91 B6    CALL  _TX
(0102) 				RX(19);	// dikkat bura tehlikeli. ilgili cihazdan yanit gelmez ise, nceki degerleri gelmis gibi yollarrr...
1588: 50 13    MOV   A,19
158A: 08       PUSH  A
158B: 91 DA    CALL  _RX
158D: 38 FE    ADD   SP,254
(0103) 				cevapbuffer[13]=rxBuffer[0];cevapbuffer[14]=rxBuffer[1];cevapbuffer[15]=rxBuffer[2];cevapbuffer[16]=rxBuffer[3]; cevapbuffer[17]=rxBuffer[4];
158F: 62 D0 00 MOV   REG[208],0
1592: 51 92    MOV   A,[rxBuffer]
1594: 62 D0 00 MOV   REG[208],0
1597: 53 7F    MOV   [127],A
1599: 62 D0 00 MOV   REG[208],0
159C: 51 93    MOV   A,[rxBuffer+1]
159E: 62 D0 00 MOV   REG[208],0
15A1: 53 80    MOV   [128],A
15A3: 62 D0 00 MOV   REG[208],0
15A6: 51 94    MOV   A,[rxBuffer+2]
15A8: 62 D0 00 MOV   REG[208],0
15AB: 53 81    MOV   [129],A
15AD: 62 D0 00 MOV   REG[208],0
15B0: 51 95    MOV   A,[rxBuffer+3]
15B2: 62 D0 00 MOV   REG[208],0
15B5: 53 82    MOV   [130],A
15B7: 62 D0 00 MOV   REG[208],0
15BA: 51 96    MOV   A,[150]
15BC: 62 D0 00 MOV   REG[208],0
15BF: 53 83    MOV   [131],A
(0104) 
(0105) 				TX(17);
15C1: 50 11    MOV   A,17
15C3: 08       PUSH  A
15C4: 91 78    CALL  _TX
(0106) 				RX(17);	// dikkat bura tehlikeli. ilgili cihazdan yanit gelmez ise, nceki degerleri gelmis gibi yollarrr...
15C6: 50 11    MOV   A,17
15C8: 08       PUSH  A
15C9: 91 9C    CALL  _RX
15CB: 38 FE    ADD   SP,254
(0107) 				TX(17);
15CD: 50 11    MOV   A,17
15CF: 08       PUSH  A
15D0: 91 6C    CALL  _TX
(0108) 				RX(17);	// dikkat bura tehlikeli. ilgili cihazdan yanit gelmez ise, nceki degerleri gelmis gibi yollarrr...
15D2: 50 11    MOV   A,17
15D4: 08       PUSH  A
15D5: 91 90    CALL  _RX
15D7: 38 FE    ADD   SP,254
(0109) 				cevapbuffer[21]=rxBuffer[0];cevapbuffer[22]=rxBuffer[1];cevapbuffer[23]=rxBuffer[2];cevapbuffer[24]=rxBuffer[3]; cevapbuffer[25]=rxBuffer[4];
15D9: 62 D0 00 MOV   REG[208],0
15DC: 51 92    MOV   A,[rxBuffer]
15DE: 62 D0 00 MOV   REG[208],0
15E1: 53 87    MOV   [135],A
15E3: 62 D0 00 MOV   REG[208],0
15E6: 51 93    MOV   A,[rxBuffer+1]
15E8: 62 D0 00 MOV   REG[208],0
15EB: 53 88    MOV   [136],A
15ED: 62 D0 00 MOV   REG[208],0
15F0: 51 94    MOV   A,[rxBuffer+2]
15F2: 62 D0 00 MOV   REG[208],0
15F5: 53 89    MOV   [137],A
15F7: 62 D0 00 MOV   REG[208],0
15FA: 51 95    MOV   A,[rxBuffer+3]
15FC: 62 D0 00 MOV   REG[208],0
15FF: 53 8A    MOV   [138],A
1601: 62 D0 00 MOV   REG[208],0
1604: 51 96    MOV   A,[150]
1606: 62 D0 00 MOV   REG[208],0
1609: 53 8B    MOV   [139],A
(0110) 
(0111) 
(0112) 				TX(21);
160B: 50 15    MOV   A,21
160D: 08       PUSH  A
160E: 91 2E    CALL  _TX
(0113) 				RX(21);	// dikkat bura tehlikeli. ilgili cihazdan yanit gelmez ise, nceki degerleri gelmis gibi yollarrr...
1610: 50 15    MOV   A,21
1612: 08       PUSH  A
1613: 91 52    CALL  _RX
1615: 38 FE    ADD   SP,254
(0114) 				TX(21);
1617: 50 15    MOV   A,21
1619: 08       PUSH  A
161A: 91 22    CALL  _TX
(0115) 				RX(21);	// dikkat bura tehlikeli. ilgili cihazdan yanit gelmez ise, nceki degerleri gelmis gibi yollarrr...
161C: 50 15    MOV   A,21
161E: 08       PUSH  A
161F: 91 46    CALL  _RX
1621: 38 FE    ADD   SP,254
(0116) 				cevapbuffer[19]=rxBuffer[0];cevapbuffer[20]=rxBuffer[1];
1623: 62 D0 00 MOV   REG[208],0
1626: 51 92    MOV   A,[rxBuffer]
1628: 62 D0 00 MOV   REG[208],0
162B: 53 85    MOV   [133],A
162D: 62 D0 00 MOV   REG[208],0
1630: 51 93    MOV   A,[rxBuffer+1]
1632: 62 D0 00 MOV   REG[208],0
1635: 53 86    MOV   [134],A
(0117) 
(0118) 							
(0119) 				if (USBFS_1_bGetEPAckState(2)) {
1637: 10       PUSH  X
1638: 50 02    MOV   A,2
163A: 7C 0E 25 LCALL 0x0E25
163D: 62 D0 00 MOV   REG[208],0
1640: 20       POP   X
1641: 39 00    CMP   A,0
1643: A0 25    JZ    0x1669
(0120) 					Count = USBFS_1_bReadOutEP(2, txBuffer, 32);		// PC ne yollamis bak bi.
1645: 10       PUSH  X
1646: 50 00    MOV   A,0
1648: 08       PUSH  A
1649: 50 20    MOV   A,32
164B: 08       PUSH  A
164C: 50 00    MOV   A,0
164E: 08       PUSH  A
164F: 50 52    MOV   A,82
1651: 08       PUSH  A
1652: 50 02    MOV   A,2
1654: 08       PUSH  A
1655: 7C 0D 97 LCALL 0x0D97
1658: 38 FB    ADD   SP,251
165A: 20       POP   X
165B: 62 D0 00 MOV   REG[208],0
165E: 53 CC    MOV   [Count],A
(0121) 					USBFS_1_EnableOutEP(2);}
1660: 10       PUSH  X
1661: 50 02    MOV   A,2
1663: 7C 0D 50 LCALL 0x0D50
1666: 20       POP   X
1667: 80 32    JMP   0x169A
(0122) 				else {acnt++; if (acnt==500) {USBFS_1_DisableOutEP(2);USBFS_1_EnableOutEP(2); acnt=0;}}
1669: 62 D0 00 MOV   REG[208],0
166C: 76 C4    INC   [acnt+1]
166E: 0E C3 00 ADC   [acnt],0
1671: 3C C3 01 CMP   [acnt],1
1674: B0 25    JNZ   0x169A
1676: 3C C4 F4 CMP   [acnt+1],244
1679: B0 20    JNZ   0x169A
167B: 10       PUSH  X
167C: 50 02    MOV   A,2
167E: 7C 0D 81 LCALL 0x0D81
1681: 50 02    MOV   A,2
1683: 7C 0D 50 LCALL 0x0D50
1686: 20       POP   X
1687: 62 D0 00 MOV   REG[208],0
168A: 55 C4 00 MOV   [acnt+1],0
168D: 55 C3 00 MOV   [acnt],0
1690: 80 09    JMP   0x169A
(0123) 
(0124) 				while(!USBFS_1_bGetEPAckState(3)&&(cnt<5000)){cnt++;}
1692: 62 D0 00 MOV   REG[208],0
1695: 76 C8    INC   [cnt+1]
1697: 0E C7 00 ADC   [cnt],0
169A: 10       PUSH  X
169B: 50 03    MOV   A,3
169D: 7C 0E 25 LCALL 0x0E25
16A0: 20       POP   X
16A1: 39 00    CMP   A,0
16A3: B0 0E    JNZ   0x16B2
16A5: 62 D0 00 MOV   REG[208],0
16A8: 51 C8    MOV   A,[cnt+1]
16AA: 11 88    SUB   A,136
16AC: 51 C7    MOV   A,[cnt]
16AE: 19 13    SBB   A,19
16B0: CF E1    JC    0x1692
(0125) 				//USBFS_1_LoadInEP(3, rxBuffer, 32, USB_TOGGLE);		// PCye gonder getsin.
(0126) 					USBFS_1_LoadInEP(3, cevapbuffer, 32, USB_TOGGLE);		// PCye gonder getsin.
16B2: 10       PUSH  X
16B3: 50 01    MOV   A,1
16B5: 08       PUSH  A
16B6: 50 00    MOV   A,0
16B8: 08       PUSH  A
16B9: 50 20    MOV   A,32
16BB: 08       PUSH  A
16BC: 50 00    MOV   A,0
16BE: 08       PUSH  A
16BF: 50 72    MOV   A,114
16C1: 08       PUSH  A
16C2: 50 03    MOV   A,3
16C4: 08       PUSH  A
16C5: 7C 0C B9 LCALL 0x0CB9
16C8: 38 FA    ADD   SP,250
16CA: 20       POP   X
(0127) 				cnt=0;
16CB: 62 D0 00 MOV   REG[208],0
16CE: 55 C8 00 MOV   [cnt+1],0
16D1: 55 C7 00 MOV   [cnt],0
16D4: 8D 5A    JMP   0x142F
(0128) 		
(0129) }//SOF_Flag kapa
(0130) }//while kapa
(0131) }//main kapa
16D6: 38 FF    ADD   SP,255
16D8: 20       POP   X
16D9: 8F FF    JMP   0x16D9
(0132) 
(0133) void dly(long int mS){init_delay_counter(mS,mS/2); while (DELAY_INVOKE);{}}
_dly:
  mS                   --> X-7
16DB: 10       PUSH  X
16DC: 4F       MOV   X,SP
16DD: 62 D0 00 MOV   REG[208],0
16E0: 50 00    MOV   A,0
16E2: 08       PUSH  A
16E3: 08       PUSH  A
16E4: 08       PUSH  A
16E5: 50 02    MOV   A,2
16E7: 08       PUSH  A
16E8: 52 F9    MOV   A,[X-7]
16EA: 08       PUSH  A
16EB: 52 FA    MOV   A,[X-6]
16ED: 08       PUSH  A
16EE: 52 FB    MOV   A,[X-5]
16F0: 08       PUSH  A
16F1: 52 FC    MOV   A,[X-4]
16F3: 08       PUSH  A
16F4: 7C 18 30 LCALL __divmod_32X32_32
16F7: 18       POP   A
16F8: 53 BD    MOV   [__r3],A
16FA: 18       POP   A
16FB: 53 BE    MOV   [__r2],A
16FD: 18       POP   A
16FE: 53 BF    MOV   [__r1],A
1700: 18       POP   A
1701: 38 FC    ADD   SP,252
1703: 08       PUSH  A
1704: 51 BF    MOV   A,[__r1]
1706: 08       PUSH  A
1707: 51 BE    MOV   A,[__r2]
1709: 08       PUSH  A
170A: 51 BD    MOV   A,[__r3]
170C: 08       PUSH  A
170D: 52 F9    MOV   A,[X-7]
170F: 08       PUSH  A
1710: 52 FA    MOV   A,[X-6]
1712: 08       PUSH  A
1713: 52 FB    MOV   A,[X-5]
1715: 08       PUSH  A
1716: 52 FC    MOV   A,[X-4]
1718: 08       PUSH  A
1719: 9C 93    CALL  _init_delay_counter
171B: 38 F8    ADD   SP,248
171D: 62 D0 00 MOV   REG[208],0
1720: 51 C2    MOV   A,[STATUS+1]
1722: 21 01    AND   A,1
1724: 62 D0 00 MOV   REG[208],0
1727: 53 BF    MOV   [__r1],A
1729: 62 D0 00 MOV   REG[208],0
172C: 51 C1    MOV   A,[STATUS]
172E: 21 00    AND   A,0
1730: 62 D0 00 MOV   REG[208],0
1733: 39 00    CMP   A,0
1735: BF E7    JNZ   0x171D
1737: 3C BF 00 CMP   [__r1],0
173A: BF E2    JNZ   0x171D
173C: 20       POP   X
173D: 7F       RET   
(0134) void TX(unsigned char slad)  
(0135) {
_TX:
  slad                 --> X-4
173E: 10       PUSH  X
173F: 4F       MOV   X,SP
(0136)         I2CHW_1_bWriteBytes(slad, txBuffer, 32, I2CHW_1_CompleteXfer);
1740: 10       PUSH  X
1741: 50 00    MOV   A,0
1743: 08       PUSH  A
1744: 50 20    MOV   A,32
1746: 08       PUSH  A
1747: 50 00    MOV   A,0
1749: 08       PUSH  A
174A: 50 52    MOV   A,82
174C: 08       PUSH  A
174D: 52 FC    MOV   A,[X-4]
174F: 08       PUSH  A
1750: 7C 0E 94 LCALL 0x0E94
1753: 38 FB    ADD   SP,251
(0137)         if (I2CHW_1_bReadI2CStatus() == I2CHW_WR_COMPLETE) {I2CHW_1_ClrWrStatus();}
1755: 7C 12 43 LCALL 0x1243
1758: 62 D0 00 MOV   REG[208],0
175B: 20       POP   X
175C: 39 40    CMP   A,64
175E: B0 06    JNZ   0x1765
1760: 10       PUSH  X
1761: 7C 12 50 LCALL 0x1250
1764: 20       POP   X
(0138) }
1765: 20       POP   X
1766: 7F       RET   
(0139)         
(0140) void RX(unsigned char slad2)
(0141) {		cnt=0;
_RX:
  slad2                --> X-4
1767: 10       PUSH  X
1768: 4F       MOV   X,SP
1769: 38 02    ADD   SP,2
176B: 62 D0 00 MOV   REG[208],0
176E: 55 C8 00 MOV   [cnt+1],0
1771: 55 C7 00 MOV   [cnt],0
(0142)   		I2CHW_1_fReadBytes(slad2, rxBuffer, 32, I2CHW_1_CompleteXfer);
1774: 10       PUSH  X
1775: 50 00    MOV   A,0
1777: 08       PUSH  A
1778: 50 20    MOV   A,32
177A: 08       PUSH  A
177B: 50 00    MOV   A,0
177D: 08       PUSH  A
177E: 50 92    MOV   A,146
1780: 08       PUSH  A
1781: 52 FC    MOV   A,[X-4]
1783: 08       PUSH  A
1784: 7C 0E 50 LCALL 0x0E50
1787: 38 FB    ADD   SP,251
1789: 20       POP   X
(0143)    		while((!I2CHW_1_bReadI2CStatus() & I2CHW_RD_COMPLETE)&&(cnt<1000));  
178A: 10       PUSH  X
178B: 7C 12 43 LCALL 0x1243
178E: 62 D0 00 MOV   REG[208],0
1791: 20       POP   X
1792: 39 00    CMP   A,0
1794: B0 09    JNZ   0x179E
1796: 56 01 01 MOV   [X+1],1
1799: 56 00 00 MOV   [X+0],0
179C: 80 07    JMP   0x17A4
179E: 56 01 00 MOV   [X+1],0
17A1: 56 00 00 MOV   [X+0],0
17A4: 62 D0 00 MOV   REG[208],0
17A7: 52 01    MOV   A,[X+1]
17A9: 21 04    AND   A,4
17AB: 53 BF    MOV   [__r1],A
17AD: 52 00    MOV   A,[X+0]
17AF: 21 00    AND   A,0
17B1: 39 00    CMP   A,0
17B3: B0 06    JNZ   0x17BA
17B5: 3C BF 00 CMP   [__r1],0
17B8: A0 0E    JZ    0x17C7
17BA: 62 D0 00 MOV   REG[208],0
17BD: 51 C8    MOV   A,[cnt+1]
17BF: 11 E8    SUB   A,232
17C1: 51 C7    MOV   A,[cnt]
17C3: 19 03    SBB   A,3
17C5: CF C4    JC    0x178A
(0144)         I2CHW_1_ClrRdStatus();cnt++;
17C7: 10       PUSH  X
17C8: 7C 12 49 LCALL 0x1249
17CB: 20       POP   X
17CC: 62 D0 00 MOV   REG[208],0
17CF: 76 C8    INC   [cnt+1]
17D1: 0E C7 00 ADC   [cnt],0
(0145) }  17D4: 38 FE    ADD   SP,254
17D6: 20       POP   X
17D7: 7F       RET   

FILE: lib\usbfs_1int.asm
                                   (0001) ;;*****************************************************************************
                                   (0002) ;;*****************************************************************************
                                   (0003) ;;  FILENAME: USBFS_1Common.asm
                                   (0004) ;;  Version: 1.1, Updated on 2006/06/19 at 11:41:37
                                   (0005) ;;  Generated by PSoC Designer ver 4.4  b1884 : 14 Jan, 2007
                                   (0006) ;;
                                   (0007) ;;  DESCRIPTION: USB Device User Module software implementation file
                                   (0008) ;;               for the CY8C24090 and CY7C64215 family of devices
                                   (0009) ;;
                                   (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                   (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                   (0012) ;;        This means it is the caller's responsibility to preserve any values
                                   (0013) ;;        in the X and A registers that are still needed after the API functions
                                   (0014) ;;        returns. For Large Memory Model devices it is also the caller's 
                                   (0015) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                   (0016) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                   (0017) ;;        now, there is no guarantee that will remain the case in future releases.
                                   (0018) ;;-----------------------------------------------------------------------------
                                   (0019) ;;  Copyright (c) Cypress Semiconductor 2004, 2005. All Rights Reserved.
                                   (0020) ;;*****************************************************************************
                                   (0021) ;;*****************************************************************************
                                   (0022) 
                                   (0023) include "m8c.inc"
                                   (0024) include "memory.inc"
                                   (0025) include "USBFS_1.inc"
                                   (0026) 
                                   (0027) ;-----------------------------------------------
                                   (0028) ; include instance specific register definitions
                                   (0029) ;-----------------------------------------------
                                   (0030) 
                                   (0031) ;-----------------------------------------------
                                   (0032) ;  Global Symbols
                                   (0033) ;-----------------------------------------------
                                   (0034) ;-------------------------------------------------------------------
                                   (0035) ;  Declare the functions global for both assembler and C compiler.
                                   (0036) ;
                                   (0037) ;  Note that there are two names for each API. First name is
                                   (0038) ;  assembler reference. Name with underscore is name refence for
                                   (0039) ;  C compiler.  Calling function in C source code does not require
                                   (0040) ;  the underscore.
                                   (0041) ;-------------------------------------------------------------------
                                   (0042) 
                                   (0043) export    USBFS_1_EP1_ISR
                                   (0044) export   _USBFS_1_EP1_ISR
                                   (0045) export    USBFS_1_EP2_ISR
                                   (0046) export   _USBFS_1_EP2_ISR
                                   (0047) export    USBFS_1_EP3_ISR
                                   (0048) export   _USBFS_1_EP3_ISR
                                   (0049) export    USBFS_1_EP4_ISR
                                   (0050) export   _USBFS_1_EP4_ISR
                                   (0051) export    USBFS_1_RESET_ISR
                                   (0052) export   _USBFS_1_RESET_ISR
                                   (0053) export    USBFS_1_SOF_ISR
                                   (0054) export   _USBFS_1_SOF_ISR
                                   (0055) export    USBFS_1_WAKEUP_ISR
                                   (0056) export   _USBFS_1_WAKEUP_ISR
                                   (0057) 
                                   (0058) 
                                   (0059) AREA InterruptRAM (RAM, REL, CON)
                                   (0060) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                   (0061) ;---------------------------------------------------
                                   (0062) ; Insert your custom declarations below this banner
                                   (0063) ;---------------------------------------------------
                                   (0064) 
                                   (0065) ;------------------------
                                   (0066) ; Includes
                                   (0067) ;------------------------
                                   (0068) 
                                   (0069) 	
                                   (0070) ;------------------------
                                   (0071) ;  Constant Definitions
                                   (0072) ;------------------------
                                   (0073) 
                                   (0074) 
                                   (0075) ;------------------------
                                   (0076) ; Variable Allocation
                                   (0077) ;------------------------
                                   (0078) AREA InterruptRAM (RAM,REL,CON)
                                   (0079) _SOF_Flag::	BLK 1
                                   (0080) 
                                   (0081) 
                                   (0082) ;---------------------------------------------------
                                   (0083) ; Insert your custom declarations above this banner
                                   (0084) ;---------------------------------------------------
                                   (0085) ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0086) 
                                   (0087) AREA text (ROM, REL)
                                   (0088) 
                                   (0089) ;-----------------------------------------------------------------------------
                                   (0090) ;  FUNCTION NAME: USBFS_1_EP1_ISR
                                   (0091) ;
                                   (0092) ;  DESCRIPTION:    Handle the Endpoint 1 event by updating the data toggle
                                   (0093) ;                  and setting the endpoint state to EVENT_PENDING.  The SIE
                                   (0094) ;                  automatically set the mode to NAK both IN and out transfers
                                   (0095) ;-----------------------------------------------------------------------------
                                   (0096) export  USBFS_1_EP1_ISR
                                   (0097) export _USBFS_1_EP1_ISR
                                   (0098)  USBFS_1_EP1_ISR:
                                   (0099) _USBFS_1_EP1_ISR:
                                   (0100)    ;@PSoC_UserCode_BODY_EP1@ (Do not change this line.)
                                   (0101)    ;---------------------------------------------------
                                   (0102)    ; Insert your custom code below this banner
                                   (0103)    ;---------------------------------------------------
                                   (0104)    ;   NOTE: interrupt service routines must preserve
                                   (0105)    ;   the values of the A and X CPU registers.
                                   (0106) STD_EP1:    EQU     1   ; Set this equate to 0 to remove the standard
                                   (0107)                         ; endpoint handling code
                                   (0108)    ;---------------------------------------------------
                                   (0109)    ; Insert your custom code above this banner
                                   (0110)    ;---------------------------------------------------
                                   (0111)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0112) 
                                   (0113) IF  STD_EP1
17D8: 08       PUSH  A             (0114)     PUSH A
17D9: 36 1D 02 XOR   [29],2        (0115)     XOR     [USBFS_1_EPDataToggle], 2 ; Update EP1 data toggle
17DC: 71 10    OR    F,16          (0116)     M8C_SetBank1	; _EP1MODE is in Bank 1
17DE: 5D C4    MOV   A,REG[196]    (0117)     MOV     A, REG[USBFS_1_EP1MODE]    ; Get the mode
17E0: 70 EF    AND   F,239         (0118) 	M8C_SetBank0
17E2: 62 D3 00 MOV   REG[211],0    (0119) 	RAM_SETPAGE_IDX >USBFS_1_EndpointAPIStatus
17E5: 55 23 01 MOV   [35],1        (0120)     MOV     [USBFS_1_EndpointAPIStatus+1], EVENT_PENDING ; For the API
17E8: 71 40    OR    F,64          (0121) 	RAM_X_POINTS_TO_STACKPAGE
17EA: 18       POP   A             (0122)     POP A
17EB: 7E       RETI                (0123)     RETI
                                   (0124) ENDIF
                                   (0125) 
                                   (0126) ;-----------------------------------------------------------------------------
                                   (0127) ;  FUNCTION NAME: USBFS_1_EP2_ISR
                                   (0128) ;
                                   (0129) ;  DESCRIPTION:    Handle the Endpoint 2 event by updating the data toggle
                                   (0130) ;                  and setting the endpoint state to EVENT_PENDING.  The SIE
                                   (0131) ;                  automatically set the mode to NAK both IN and out transfers
                                   (0132) ;-----------------------------------------------------------------------------
                                   (0133) export  USBFS_1_EP2_ISR
                                   (0134) export _USBFS_1_EP2_ISR
                                   (0135)  USBFS_1_EP2_ISR:
                                   (0136) _USBFS_1_EP2_ISR:
                                   (0137) 
                                   (0138)    ;@PSoC_UserCode_BODY_EP2@ (Do not change this line.)
                                   (0139)    ;---------------------------------------------------
                                   (0140)    ; Insert your custom code below this banner
                                   (0141)    ;---------------------------------------------------
                                   (0142)    ;   NOTE: interrupt service routines must preserve
                                   (0143)    ;   the values of the A and X CPU registers.
                                   (0144) STD_EP2:    EQU     1   ; Set this equate to 0 to remove the standard
                                   (0145)                         ; endpoint handling code
                                   (0146)    ;---------------------------------------------------
                                   (0147)    ; Insert your custom code above this banner
                                   (0148)    ;---------------------------------------------------
                                   (0149)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0150) 
                                   (0151) IF  STD_EP2
17EC: 08       PUSH  A             (0152)     PUSH A
17ED: 36 1D 04 XOR   [29],4        (0153)     XOR     [USBFS_1_EPDataToggle], 4 ; Update EP2 data toggle
17F0: 71 10    OR    F,16          (0154)     M8C_SetBank1
17F2: 5D C5    MOV   A,REG[197]    (0155)     MOV     A, REG[USBFS_1_EP2MODE]    ; Get the mode
17F4: 70 EF    AND   F,239         (0156)     M8C_SetBank0
17F6: 55 24 01 MOV   [36],1        (0157)     MOV     [USBFS_1_EndpointAPIStatus + 2], EVENT_PENDING ; For the API
17F9: 18       POP   A             (0158)     POP A
17FA: 7E       RETI                (0159)     RETI
                                   (0160) ENDIF
                                   (0161) 
                                   (0162) 
                                   (0163) ;-----------------------------------------------------------------------------
                                   (0164) ;  FUNCTION NAME: USBFS_1_EP3_ISR
                                   (0165) ;
                                   (0166) ;  DESCRIPTION:    Handle the Endpoint 3 event by updating the data toggle
                                   (0167) ;                  and setting the endpoint state to EVENT_PENDING.  The SIE
                                   (0168) ;                  automatically set the mode to NAK both IN and out transfers
                                   (0169) ;-----------------------------------------------------------------------------
                                   (0170)  USBFS_1_EP3_ISR:
                                   (0171) _USBFS_1_EP3_ISR:
                                   (0172) 
                                   (0173)    ;@PSoC_UserCode_BODY_EP3@ (Do not change this line.)
                                   (0174)    ;---------------------------------------------------
                                   (0175)    ; Insert your custom code below this banner
                                   (0176)    ;---------------------------------------------------
                                   (0177)    ;   NOTE: interrupt service routines must preserve
                                   (0178)    ;   the values of the A and X CPU registers.
                                   (0179) STD_EP3:    EQU     1   ; Set this equate to 0 to remove the standard
                                   (0180)                         ; endpoint handling code
                                   (0181)    ;---------------------------------------------------
                                   (0182)    ; Insert your custom code above this banner
                                   (0183)    ;---------------------------------------------------
                                   (0184)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0185) 
                                   (0186) IF  STD_EP3
17FB: 08       PUSH  A             (0187)     PUSH A
17FC: 36 1D 08 XOR   [29],8        (0188)     XOR     [USBFS_1_EPDataToggle], 8 ; Update EP3 data toggle
17FF: 71 10    OR    F,16          (0189)     M8C_SetBank1
1801: 5D C6    MOV   A,REG[198]    (0190)     MOV     A, REG[USBFS_1_EP3MODE]    ; Get the mode
1803: 70 EF    AND   F,239         (0191)     M8C_SetBank0
1805: 55 25 01 MOV   [37],1        (0192)     MOV     [USBFS_1_EndpointAPIStatus + 3], EVENT_PENDING ; For the API
1808: 18       POP   A             (0193)     POP A
1809: 7E       RETI                (0194)     RETI
                                   (0195) ENDIF
                                   (0196) 
                                   (0197) 
                                   (0198) ;-----------------------------------------------------------------------------
                                   (0199) ;  FUNCTION NAME: USBFS_1_EP4_ISR
                                   (0200) ;
                                   (0201) ;  DESCRIPTION:    Handle the Endpoint 4 event by updating the data toggle
                                   (0202) ;                  and setting the endpoint state to EVENT_PENDING.  The SIE
                                   (0203) ;                  automatically set the mode to NAK both IN and out transfers
                                   (0204) ;-----------------------------------------------------------------------------
                                   (0205)  USBFS_1_EP4_ISR:
                                   (0206) _USBFS_1_EP4_ISR:
                                   (0207) 
                                   (0208)    ;@PSoC_UserCode_BODY_EP4@ (Do not change this line.)
                                   (0209)    ;---------------------------------------------------
                                   (0210)    ; Insert your custom code below this banner
                                   (0211)    ;---------------------------------------------------
                                   (0212)    ;   NOTE: interrupt service routines must preserve
                                   (0213)    ;   the values of the A and X CPU registers.
                                   (0214) STD_EP4:    EQU     1   ; Set this equate to 0 to remove the standard
                                   (0215)                         ; endpoint handling code
                                   (0216)    ;---------------------------------------------------
                                   (0217)    ; Insert your custom code above this banner
                                   (0218)    ;---------------------------------------------------
                                   (0219)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0220) 
                                   (0221) IF  STD_EP4
180A: 08       PUSH  A             (0222)     PUSH A
180B: 36 1D 10 XOR   [29],16       (0223)     XOR     [USBFS_1_EPDataToggle], 16 ; Update EP4 data toggle
180E: 71 10    OR    F,16          (0224)     M8C_SetBank1
1810: 5D C7    MOV   A,REG[199]    (0225)     MOV     A, REG[USBFS_1_EP4MODE]    ; Get the mode
1812: 70 EF    AND   F,239         (0226)     M8C_SetBank0
1814: 55 26 01 MOV   [38],1        (0227)     MOV     [USBFS_1_EndpointAPIStatus + 4], EVENT_PENDING ; For the API
1817: 18       POP   A             (0228)     POP A
1818: 7E       RETI                (0229)     RETI
                                   (0230) ENDIF
                                   (0231) 
                                   (0232) 
                                   (0233) ;-----------------------------------------------------------------------------
                                   (0234) ;  FUNCTION NAME: USBFS_1_RESET_ISR
                                   (0235) ;
                                   (0236) ;  DESCRIPTION:    Handle the USB Bus Reset Interrupt
                                   (0237) ;-----------------------------------------------------------------------------
                                   (0238) export  USBFS_1_RESET_ISR
                                   (0239) export _USBFS_1_RESET_ISR
                                   (0240)  USBFS_1_RESET_ISR:
                                   (0241) _USBFS_1_RESET_ISR:
                                   (0242) ;   mov     [USBFS_1_Configuration], 0
                                   (0243) ;   mov     [USBFS_1_DeviceStatus], 0
                                   (0244) ;   mov     [USBFS_1_InterfaceSetting], 0
                                   (0245) ;   mov     [USBFS_1_EndpointStatus], 0
                                   (0246) ;   mov     [USBFS_1_TransferType], 0
                                   (0247) ;   mov     [USBFS_1_fDataPending], 0
                                   (0248) ;   mov     reg[USBFS_1_EP0MODE], USB_MODE_STALL_IN_OUT ; ACK Setup/Stall IN/OUT
                                   (0249) ;   mov     reg[USBFS_1_EP1MODE], 0
                                   (0250) ;   mov     reg[USBFS_1_EP2MODE], 0
                                   (0251) ;   mov     reg[USBFS_1_EP3MODE], 0
                                   (0252) ;   mov     reg[USBFS_1_EP4MODE], 0
                                   (0253) ;   mov     X, USB_MAX_EP_NUMBER       ; Set up loop to clear all of the endpoint data items
                                   (0254) ;.loop:
                                   (0255) ;   mov     [X + USBFS_1_EPDataToggle], 0  ; Or in the toggle
                                   (0256) ;   dec     X                          ; Are we done?
                                   (0257) ;   jnz     .loop                      ; Jump to do another endpoint    
                                   (0258) 
                                   (0259) ;   mov     reg[USBFS_1_ADDR], USB_ADDR_ENABLE ; Enable Address 0
                                   (0260) 
                                   (0261)    ;@PSoC_UserCode_BODY_USB_RESET@ (Do not change this line.)
                                   (0262)    ;---------------------------------------------------
                                   (0263)    ; Insert your custom code below this banner
                                   (0264)    ;---------------------------------------------------
                                   (0265)    ;   NOTE: interrupt service routines must preserve
                                   (0266)    ;   the values of the A and X CPU registers.
                                   (0267) 
                                   (0268) STD_USB_RESET:    EQU     1 ; Set this equate to 0 to remove the standard
                                   (0269)                             ; USB reset handling code below
                                   (0270) 
                                   (0271)    ;---------------------------------------------------
                                   (0272)    ; Insert your custom code above this banner
                                   (0273)    ;---------------------------------------------------
                                   (0274)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0275) 
                                   (0276) IF  STD_USB_RESET
1819: 08       PUSH  A             (0277) 	push 	A
181A: 10       PUSH  X             (0278) 	push    X
181B: 71 10    OR    F,16          (0279) 	M8C_SetBank1
181D: 5D C1    MOV   A,REG[193]    (0280) 	mov		A, reg[USBFS_1_USB_CR1]		        ; Get the RegEnable
181F: 70 EF    AND   F,239         (0281) 	M8C_SetBank0
1821: 21 01    AND   A,1           (0282) 	and 	A, 0x01					                     ; mask off the RegEnable bit
1823: 5C       MOV   X,A           (0283) 	mov		X, A					                        ; save value in X
1824: 51 01    MOV   A,[1]         (0284)     MOV     A, [USBFS_1_bCurrentDevice]     ; Select the current device
1826: 7C 0C 0B LCALL 0x0C0B        (0285) 	LCALL   _USBFS_1_Start     ; Restart USB
1829: 20       POP   X             (0286)     POP X
182A: 18       POP   A             (0287)     POP A
                                   (0288) 		
                                   (0289) ENDIF
                                   (0290) 
182B: 7E       RETI                (0291) 	RETI
                                   (0292) 	
                                   (0293) 	
                                   (0294) 	
                                   (0295)  USBFS_1_SOF_ISR:
                                   (0296) _USBFS_1_SOF_ISR:
                                   (0297) 
                                   (0298)    ;@PSoC_UserCode_BODY_6@ (Do not change this line.)
                                   (0299)    ;---------------------------------------------------
                                   (0300)    ; Insert your custom code below this banner
                                   (0301)    ;---------------------------------------------------
                                   (0302)    ;   NOTE: interrupt service routines must preserve
                                   (0303)    ;   the values of the A and X CPU registers.
                                   (0304) 	
182C: 76 00    INC   [0]           (0305) 	INC		[_SOF_Flag]
                                   (0306) 
                                   (0307)    ;---------------------------------------------------
                                   (0308)    ; Insert your custom code above this banner
                                   (0309)    ;---------------------------------------------------
                                   (0310)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0311) 
182E: 7E       RETI                (0312)    reti
                                   (0313) 
                                   (0314)  USBFS_1_WAKEUP_ISR:
                                   (0315) _USBFS_1_WAKEUP_ISR:
                                   (0316) 
                                   (0317)    ;@PSoC_UserCode_BODY_7@ (Do not change this line.)
                                   (0318)    ;---------------------------------------------------
                                   (0319)    ; Insert your custom code below this banner
                                   (0320)    ;---------------------------------------------------
                                   (0321)    ;   NOTE: interrupt service routines must preserve
                                   (0322)    ;   the values of the A and X CPU registers.
                                   (0323) 
                                   (0324)    ;---------------------------------------------------
                                   (0325)    ; Insert your custom code above this banner
                                   (0326)    ;---------------------------------------------------
                                   (0327)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                   (0328) 
                                   (0329)    reti

FILE: <library>
_USBFS_1_WAKEUP_ISR:
USBFS_1_WAKEUP_ISR:
182F: 7E       RETI  
__divmod_32X32_32:
1830: 10       PUSH  X
1831: 4F       MOV   X,SP
1832: 38 01    ADD   SP,1
1834: 50 00    MOV   A,0
1836: 3D F9 80 CMP   [X-7],128
1839: C0 06    JC    0x1840
183B: 7C 18 D0 LCALL __i_div32_not_util
183E: 50 C0    MOV   A,192
1840: 3D F5 80 CMP   [X-11],128
1843: C0 0C    JC    0x1850
1845: 10       PUSH  X
1846: 4B       SWAP  A,X
1847: 11 04    SUB   A,4
1849: 4B       SWAP  A,X
184A: 7C 18 D0 LCALL __i_div32_not_util
184D: 31 80    XOR   A,128
184F: 20       POP   X
1850: 08       PUSH  A
1851: 7C 18 6D LCALL __i_div32_block_util
1854: 18       POP   A
1855: 6A       RLC   A
1856: D0 04    JNC   0x185B
1858: 7C 18 D0 LCALL __i_div32_not_util
185B: 6A       RLC   A
185C: D0 08    JNC   0x1865
185E: 4B       SWAP  A,X
185F: 11 04    SUB   A,4
1861: 4B       SWAP  A,X
1862: 7C 18 D0 LCALL __i_div32_not_util
1865: 38 FF    ADD   SP,255
1867: 20       POP   X
1868: 70 3F    AND   F,63
186A: 71 C0    OR    F,192
186C: 7F       RET   
__i_div32_block_util:
186D: 5D D0    MOV   A,REG[208]
186F: 08       PUSH  A
1870: 62 D0 00 MOV   REG[208],0
1873: 51 C0    MOV   A,[__r0]
1875: 08       PUSH  A
1876: 50 00    MOV   A,0
1878: 53 C0    MOV   [__r0],A
187A: 53 B4    MOV   [__rX],A
187C: 53 B3    MOV   [__rY],A
187E: 53 B2    MOV   [__rZ],A
1880: 56 00 20 MOV   [X+0],32
1883: 66 FC    ASL   [X-4]
1885: 6C FB    RLC   [X-5]
1887: 6C FA    RLC   [X-6]
1889: 6C F9    RLC   [X-7]
188B: 6B B2    RLC   [__rZ]
188D: 6B B3    RLC   [__rY]
188F: 6B B4    RLC   [__rX]
1891: 6B C0    RLC   [__r0]
1893: 51 B2    MOV   A,[__rZ]
1895: 1B F8    SBB   A,[X-8]
1897: 51 B3    MOV   A,[__rY]
1899: 1B F7    SBB   A,[X-9]
189B: 51 B4    MOV   A,[__rX]
189D: 1B F6    SBB   A,[X-10]
189F: 51 C0    MOV   A,[__r0]
18A1: 1B F5    SBB   A,[X-11]
18A3: C0 11    JC    0x18B5
18A5: 53 C0    MOV   [__r0],A
18A7: 52 F8    MOV   A,[X-8]
18A9: 14 B2    SUB   [__rZ],A
18AB: 52 F7    MOV   A,[X-9]
18AD: 1C B3    SBB   [__rY],A
18AF: 52 F6    MOV   A,[X-10]
18B1: 1C B4    SBB   [__rX],A
18B3: 77 FC    INC   [X-4]
18B5: 7B 00    DEC   [X+0]
18B7: BF CB    JNZ   0x1883
18B9: 51 B2    MOV   A,[__rZ]
18BB: 54 F8    MOV   [X-8],A
18BD: 51 B3    MOV   A,[__rY]
18BF: 54 F7    MOV   [X-9],A
18C1: 51 B4    MOV   A,[__rX]
18C3: 54 F6    MOV   [X-10],A
18C5: 51 C0    MOV   A,[__r0]
18C7: 54 F5    MOV   [X-11],A
18C9: 18       POP   A
18CA: 53 C0    MOV   [__r0],A
18CC: 18       POP   A
18CD: 60 D0    MOV   REG[208],A
18CF: 7F       RET   
__i_div32_not_util:
18D0: 37 FC FF XOR   [X-4],255
18D3: 77 FC    INC   [X-4]
18D5: 37 FB FF XOR   [X-5],255
18D8: 0F FB 00 ADC   [X-5],0
18DB: 37 FA FF XOR   [X-6],255
18DE: 0F FA 00 ADC   [X-6],0
18E1: 37 F9 FF XOR   [X-7],255
18E4: 0F F9 00 ADC   [X-7],0
18E7: 7F       RET   
--------------------------------------------------------------------------------


PSoC Designer Version: 4.4.1184

Copyright (C) 1994 - 2001 ImageCraft
ImageCraft, 706 Colorado Ave., Suite 10-88, Palo Alto, CA 94303
info@imagecraft.com, phone (650) 493-9326 FAX (650) 493-9329
http://www.imagecraft.com
lcc source code (C) 1995, by David R. Hanson and AT&T. Reproduced by permission.
Code Compressor V1.09
ICCM8C version V1.69A
