{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624419616830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624419616837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 09:10:16 2021 " "Processing started: Wed Jun 23 09:10:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624419616837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419616837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419616838 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1624419617598 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting an identifier (\"always\" is a reserved keyword ) Mem_state.v(36) " "Verilog HDL syntax error at Mem_state.v(36) near text: \"always\";  expecting an identifier (\"always\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Mem_state.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/Mem_state.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1624419631351 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mem_state Mem_state.v(1) " "Ignored design unit \"Mem_state\" at Mem_state.v(1) due to previous errors" {  } { { "Mem_state.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/Mem_state.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1624419631351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_state.v 0 0 " "Found 0 design units, including 0 entities, in source file mem_state.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wtr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file wtr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTR_Decoder " "Found entity 1: WTR_Decoder" {  } { { "WTR_Decoder.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/WTR_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wta_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wta_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTA_mux " "Found entity 1: WTA_mux" {  } { { "WTA_mux.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/WTA_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.v 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/scaledclock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_Decoder " "Found entity 1: RST_Decoder" {  } { { "RST_Decoder.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/RST_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_z.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_z " "Found entity 1: reg_z" {  } { { "reg_z.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_z.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit " "Found entity 1: reg_type3_16bit" {  } { { "reg_type3_16bit.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_type3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type2_16bit " "Found entity 1: reg_type2_16bit" {  } { { "reg_type2_16bit.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_type2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_16bit " "Found entity 1: reg_type1_16bit" {  } { { "reg_type1_16bit.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_type1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_SUM " "Found entity 1: reg_SUM" {  } { { "reg_SUM.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_SUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ac " "Found entity 1: reg_ac" {  } { { "reg_ac.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/reg_ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_16bit " "Found entity 1: read_buffer_16bit" {  } { { "read_buffer_16bit.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/read_buffer_16bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INC inc phase_6.v(57) " "Verilog HDL Declaration information at phase_6.v(57): object \"INC\" differs only in case from object \"inc\" in the same scope" {  } { { "phase_6.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/phase_6.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624419631373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_6.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_6 " "Found entity 1: phase_6" {  } { { "phase_6.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/phase_6.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file opr_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPR_demux " "Found entity 1: OPR_demux" {  } { { "OPR_demux.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/OPR_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INC_Decoder " "Found entity 1: INC_Decoder" {  } { { "INC_Decoder.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/INC_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631377 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(125) " "Verilog HDL information at control.v(125): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/control.v" 125 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624419631384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/BUS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631388 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 bin27.v(28) " "Verilog HDL Expression warning at bin27.v(28): truncated literal to match 7 bits" {  } { { "bin27.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/bin27.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1624419631389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 1 1 " "Found 1 design units, including 1 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin27 " "Found entity 1: bin27" {  } { { "bin27.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/bin27.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/instruction_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file outputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputmux " "Found entity 1: outputmux" {  } { { "outputmux.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/outputmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore1.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore1 " "Found entity 1: multicore1" {  } { { "multicore1.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/multicore1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar1out AR1out mem_control.v(11) " "Verilog HDL Declaration information at mem_control.v(11): object \"Ar1out\" differs only in case from object \"AR1out\" in the same scope" {  } { { "mem_control.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/mem_control.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624419631403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar2out AR2out mem_control.v(12) " "Verilog HDL Declaration information at mem_control.v(12): object \"Ar2out\" differs only in case from object \"AR2out\" in the same scope" {  } { { "mem_control.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/mem_control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624419631403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar3out AR3out mem_control.v(13) " "Verilog HDL Declaration information at mem_control.v(13): object \"Ar3out\" differs only in case from object \"AR3out\" in the same scope" {  } { { "mem_control.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/mem_control.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624419631403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar4out AR4out mem_control.v(14) " "Verilog HDL Declaration information at mem_control.v(14): object \"Ar4out\" differs only in case from object \"AR4out\" in the same scope" {  } { { "mem_control.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/mem_control.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624419631403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "mem_control.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/mem_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memandfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file memandfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 memandFSM " "Found entity 1: memandFSM" {  } { { "memandFSM.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/memandFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file outputmux_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputmux_simulation " "Found entity 1: outputmux_simulation" {  } { { "outputmux_simulation.v" "" { Text "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/outputmux_simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624419631407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/output_files/CCSS_PROCESSOR.map.smsg " "Generated suppressed messages file D:/Documents_fpga_project/FPGA/Working codes/SIMULATION MULTICORE3/3.Quartus Files cleaned edited V2/output_files/CCSS_PROCESSOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419631473 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624419632495 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 23 09:10:32 2021 " "Processing ended: Wed Jun 23 09:10:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624419632495 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624419632495 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624419632495 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624419632495 ""}
