Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Jan 22 15:05:48 2024
| Host         : thejoey-Z390-UD running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  76          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (192)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There are 76 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (192)
--------------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  194          inf        0.000                      0                  194           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           194 Endpoints
Min Delay           194 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_brush_motor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.545ns  (logic 4.948ns (46.929%)  route 5.596ns (53.071%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE                         0.000     0.000 r  count/count_reg[15]/C
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count/count_reg[15]/Q
                         net (fo=6, routed)           1.335     1.853    count/A_net[15]
    SLICE_X9Y117         LUT4 (Prop_lut4_I0_O)        0.124     1.977 r  count/PWM0_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     1.977    compare2/PWM0_carry__1_1[3]
    SLICE_X9Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.378 r  compare2/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.378    compare2/PWM0_carry__0_n_0
    SLICE_X9Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.535 r  compare2/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           4.261     6.796    PWM_brush_motor_OBUF
    D3                   OBUF (Prop_obuf_I_O)         3.748    10.545 r  PWM_brush_motor_OBUF_inst/O
                         net (fo=0)                   0.000    10.545    PWM_brush_motor
    D3                                                                r  PWM_brush_motor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_net_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.164ns  (logic 5.175ns (56.467%)  route 3.989ns (43.533%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDCE                         0.000     0.000 r  value_net_reg[2]/C
    SLICE_X5Y118         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_net_reg[2]/Q
                         net (fo=9, routed)           1.450     1.906    count/Q[2]
    SLICE_X4Y116         LUT4 (Prop_lut4_I3_O)        0.124     2.030 r  count/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.030    compare/S[1]
    SLICE_X4Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.580 r  compare/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.580    compare/PWM0_carry_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.694 r  compare/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.694    compare/PWM0_carry__0_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.851 r  compare/PWM0_carry__1/CO[1]
                         net (fo=1, routed)           2.539     5.390    PWM_servo_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.774     9.164 r  PWM_servo_OBUF_inst/O
                         net (fo=0)                   0.000     9.164    PWM_servo
    B11                                                               r  PWM_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_net_brush_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_net_brush_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.042ns  (logic 2.913ns (41.369%)  route 4.129ns (58.631%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE                         0.000     0.000 r  value_net_brush_reg[1]/C
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_net_brush_reg[1]/Q
                         net (fo=7, routed)           0.664     1.120    value_net_brush_reg[1]
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.757 r  value_net_brush_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.757    value_net_brush_reg[0]_i_33_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  value_net_brush_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.874    value_net_brush_reg[0]_i_32_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.189 f  value_net_brush_reg[0]_i_30/O[3]
                         net (fo=1, routed)           0.659     2.848    value_net_brush3[12]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.307     3.155 f  value_net_brush[0]_i_31/O
                         net (fo=1, routed)           0.633     3.788    value_net_brush[0]_i_31_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I4_O)        0.124     3.912 f  value_net_brush[0]_i_21/O
                         net (fo=38, routed)          1.465     5.378    value_net_brush[0]_i_21_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.124     5.502 r  value_net_brush[8]_i_2/O
                         net (fo=1, routed)           0.707     6.209    value_net_brush[8]_i_2_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.594 r  value_net_brush_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    value_net_brush_reg[8]_i_1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.708 r  value_net_brush_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    value_net_brush_reg[12]_i_1_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.042 r  value_net_brush_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.042    value_net_brush_reg[16]_i_1_n_6
    SLICE_X11Y121        FDCE                                         r  value_net_brush_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_net_brush_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_net_brush_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.021ns  (logic 2.892ns (41.193%)  route 4.129ns (58.807%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE                         0.000     0.000 r  value_net_brush_reg[1]/C
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_net_brush_reg[1]/Q
                         net (fo=7, routed)           0.664     1.120    value_net_brush_reg[1]
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.757 r  value_net_brush_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.757    value_net_brush_reg[0]_i_33_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  value_net_brush_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.874    value_net_brush_reg[0]_i_32_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.189 f  value_net_brush_reg[0]_i_30/O[3]
                         net (fo=1, routed)           0.659     2.848    value_net_brush3[12]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.307     3.155 f  value_net_brush[0]_i_31/O
                         net (fo=1, routed)           0.633     3.788    value_net_brush[0]_i_31_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I4_O)        0.124     3.912 f  value_net_brush[0]_i_21/O
                         net (fo=38, routed)          1.465     5.378    value_net_brush[0]_i_21_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.124     5.502 r  value_net_brush[8]_i_2/O
                         net (fo=1, routed)           0.707     6.209    value_net_brush[8]_i_2_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.594 r  value_net_brush_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    value_net_brush_reg[8]_i_1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.708 r  value_net_brush_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    value_net_brush_reg[12]_i_1_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  value_net_brush_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.021    value_net_brush_reg[16]_i_1_n_4
    SLICE_X11Y121        FDCE                                         r  value_net_brush_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_net_brush_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_net_brush_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 2.818ns (40.567%)  route 4.129ns (59.433%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE                         0.000     0.000 r  value_net_brush_reg[1]/C
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_net_brush_reg[1]/Q
                         net (fo=7, routed)           0.664     1.120    value_net_brush_reg[1]
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.757 r  value_net_brush_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.757    value_net_brush_reg[0]_i_33_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  value_net_brush_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.874    value_net_brush_reg[0]_i_32_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.189 f  value_net_brush_reg[0]_i_30/O[3]
                         net (fo=1, routed)           0.659     2.848    value_net_brush3[12]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.307     3.155 f  value_net_brush[0]_i_31/O
                         net (fo=1, routed)           0.633     3.788    value_net_brush[0]_i_31_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I4_O)        0.124     3.912 f  value_net_brush[0]_i_21/O
                         net (fo=38, routed)          1.465     5.378    value_net_brush[0]_i_21_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.124     5.502 r  value_net_brush[8]_i_2/O
                         net (fo=1, routed)           0.707     6.209    value_net_brush[8]_i_2_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.594 r  value_net_brush_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    value_net_brush_reg[8]_i_1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.708 r  value_net_brush_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    value_net_brush_reg[12]_i_1_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  value_net_brush_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.947    value_net_brush_reg[16]_i_1_n_5
    SLICE_X11Y121        FDCE                                         r  value_net_brush_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_net_brush_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_net_brush_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.931ns  (logic 2.802ns (40.429%)  route 4.129ns (59.571%))
  Logic Levels:           10  (CARRY4=6 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE                         0.000     0.000 r  value_net_brush_reg[1]/C
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_net_brush_reg[1]/Q
                         net (fo=7, routed)           0.664     1.120    value_net_brush_reg[1]
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.757 r  value_net_brush_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.757    value_net_brush_reg[0]_i_33_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  value_net_brush_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.874    value_net_brush_reg[0]_i_32_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.189 f  value_net_brush_reg[0]_i_30/O[3]
                         net (fo=1, routed)           0.659     2.848    value_net_brush3[12]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.307     3.155 f  value_net_brush[0]_i_31/O
                         net (fo=1, routed)           0.633     3.788    value_net_brush[0]_i_31_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I4_O)        0.124     3.912 f  value_net_brush[0]_i_21/O
                         net (fo=38, routed)          1.465     5.378    value_net_brush[0]_i_21_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.124     5.502 r  value_net_brush[8]_i_2/O
                         net (fo=1, routed)           0.707     6.209    value_net_brush[8]_i_2_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.594 r  value_net_brush_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    value_net_brush_reg[8]_i_1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.708 r  value_net_brush_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    value_net_brush_reg[12]_i_1_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.931 r  value_net_brush_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.931    value_net_brush_reg[16]_i_1_n_7
    SLICE_X11Y121        FDCE                                         r  value_net_brush_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_net_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            value_net_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.929ns  (logic 2.189ns (31.590%)  route 4.740ns (68.410%))
  Logic Levels:           9  (CARRY4=4 FDPE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDPE                         0.000     0.000 r  value_net_reg[6]/C
    SLICE_X2Y117         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  value_net_reg[6]/Q
                         net (fo=10, routed)          1.597     2.115    value_net_reg_n_0_[6]
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.124     2.239 r  value_net[19]_i_33/O
                         net (fo=1, routed)           0.000     2.239    value_net[19]_i_33_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.789 r  value_net_reg[19]_i_24/CO[3]
                         net (fo=1, routed)           0.000     2.789    value_net_reg[19]_i_24_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.903 r  value_net_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.903    value_net_reg[19]_i_23_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.017 r  value_net_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.017    value_net_reg[15]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.239 r  value_net_reg[19]_i_25/O[0]
                         net (fo=1, routed)           0.858     4.097    value_net_reg[19]_i_25_n_7
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.299     4.396 f  value_net[19]_i_16/O
                         net (fo=2, routed)           0.805     5.201    value_net[19]_i_16_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I4_O)        0.124     5.325 r  value_net[19]_i_6/O
                         net (fo=12, routed)          1.480     6.805    value_net[19]_i_6_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.124     6.929 r  value_net[8]_i_1/O
                         net (fo=1, routed)           0.000     6.929    p_0_in[8]
    SLICE_X2Y117         FDCE                                         r  value_net_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_net_brush_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_net_brush_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 2.799ns (40.404%)  route 4.129ns (59.596%))
  Logic Levels:           9  (CARRY4=5 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE                         0.000     0.000 r  value_net_brush_reg[1]/C
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_net_brush_reg[1]/Q
                         net (fo=7, routed)           0.664     1.120    value_net_brush_reg[1]
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.757 r  value_net_brush_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.757    value_net_brush_reg[0]_i_33_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  value_net_brush_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.874    value_net_brush_reg[0]_i_32_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.189 f  value_net_brush_reg[0]_i_30/O[3]
                         net (fo=1, routed)           0.659     2.848    value_net_brush3[12]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.307     3.155 f  value_net_brush[0]_i_31/O
                         net (fo=1, routed)           0.633     3.788    value_net_brush[0]_i_31_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I4_O)        0.124     3.912 f  value_net_brush[0]_i_21/O
                         net (fo=38, routed)          1.465     5.378    value_net_brush[0]_i_21_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.124     5.502 r  value_net_brush[8]_i_2/O
                         net (fo=1, routed)           0.707     6.209    value_net_brush[8]_i_2_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.594 r  value_net_brush_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    value_net_brush_reg[8]_i_1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.928 r  value_net_brush_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.928    value_net_brush_reg[12]_i_1_n_6
    SLICE_X11Y120        FDCE                                         r  value_net_brush_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_net_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            value_net_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.921ns  (logic 2.189ns (31.628%)  route 4.732ns (68.372%))
  Logic Levels:           9  (CARRY4=4 FDPE=1 LUT1=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDPE                         0.000     0.000 r  value_net_reg[6]/C
    SLICE_X2Y117         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  value_net_reg[6]/Q
                         net (fo=10, routed)          1.597     2.115    value_net_reg_n_0_[6]
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.124     2.239 r  value_net[19]_i_33/O
                         net (fo=1, routed)           0.000     2.239    value_net[19]_i_33_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.789 r  value_net_reg[19]_i_24/CO[3]
                         net (fo=1, routed)           0.000     2.789    value_net_reg[19]_i_24_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.903 r  value_net_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.903    value_net_reg[19]_i_23_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.017 r  value_net_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.017    value_net_reg[15]_i_3_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.239 f  value_net_reg[19]_i_25/O[0]
                         net (fo=1, routed)           0.858     4.097    value_net_reg[19]_i_25_n_7
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.299     4.396 r  value_net[19]_i_16/O
                         net (fo=2, routed)           0.806     5.202    value_net[19]_i_16_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.124     5.326 r  value_net[15]_i_2/O
                         net (fo=8, routed)           1.471     6.797    value_net2
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.124     6.921 r  value_net[5]_i_1/O
                         net (fo=1, routed)           0.000     6.921    p_0_in[5]
    SLICE_X2Y117         FDPE                                         r  value_net_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_net_brush_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            value_net_brush_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.907ns  (logic 2.778ns (40.222%)  route 4.129ns (59.778%))
  Logic Levels:           9  (CARRY4=5 FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE                         0.000     0.000 r  value_net_brush_reg[1]/C
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  value_net_brush_reg[1]/Q
                         net (fo=7, routed)           0.664     1.120    value_net_brush_reg[1]
    SLICE_X12Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.757 r  value_net_brush_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.757    value_net_brush_reg[0]_i_33_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  value_net_brush_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.874    value_net_brush_reg[0]_i_32_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.189 f  value_net_brush_reg[0]_i_30/O[3]
                         net (fo=1, routed)           0.659     2.848    value_net_brush3[12]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.307     3.155 f  value_net_brush[0]_i_31/O
                         net (fo=1, routed)           0.633     3.788    value_net_brush[0]_i_31_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I4_O)        0.124     3.912 f  value_net_brush[0]_i_21/O
                         net (fo=38, routed)          1.465     5.378    value_net_brush[0]_i_21_n_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.124     5.502 r  value_net_brush[8]_i_2/O
                         net (fo=1, routed)           0.707     6.209    value_net_brush[8]_i_2_n_0
    SLICE_X11Y119        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.594 r  value_net_brush_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.594    value_net_brush_reg[8]_i_1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.907 r  value_net_brush_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.907    value_net_brush_reg[12]_i_1_n_4
    SLICE_X11Y120        FDCE                                         r  value_net_brush_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_200th_brush_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_200th_brush_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE                         0.000     0.000 r  counter_200th_brush_reg[0]/C
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_200th_brush_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    counter_200th_brush_reg_n_0_[0]
    SLICE_X14Y125        LUT4 (Prop_lut4_I2_O)        0.045     0.318 r  counter_200th_brush[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    counter_200th_brush[2]
    SLICE_X14Y125        FDCE                                         r  counter_200th_brush_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_200th_brush_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_200th_brush_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE                         0.000     0.000 r  counter_200th_brush_reg[0]/C
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_200th_brush_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    counter_200th_brush_reg_n_0_[0]
    SLICE_X14Y125        LUT5 (Prop_lut5_I1_O)        0.048     0.321 r  counter_200th_brush[3]_i_1/O
                         net (fo=1, routed)           0.000     0.321    counter_200th_brush[3]
    SLICE_X14Y125        FDCE                                         r  counter_200th_brush_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_200th_brush_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_200th_brush_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE                         0.000     0.000 r  counter_200th_brush_reg[0]/C
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_200th_brush_reg[0]/Q
                         net (fo=7, routed)           0.136     0.277    counter_200th_brush_reg_n_0_[0]
    SLICE_X14Y125        LUT6 (Prop_lut6_I3_O)        0.045     0.322 r  counter_200th_brush[4]_i_1/O
                         net (fo=1, routed)           0.000     0.322    counter_200th_brush[4]
    SLICE_X14Y125        FDCE                                         r  counter_200th_brush_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_200th_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_200th_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDCE                         0.000     0.000 r  counter_200th_reg[0]/C
    SLICE_X9Y132         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_200th_reg[0]/Q
                         net (fo=7, routed)           0.143     0.284    counter_200th_reg_n_0_[0]
    SLICE_X9Y132         LUT6 (Prop_lut6_I3_O)        0.045     0.329 r  counter_200th[4]_i_1/O
                         net (fo=1, routed)           0.000     0.329    counter_200th[4]
    SLICE_X9Y132         FDCE                                         r  counter_200th_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_200th_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_200th_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDCE                         0.000     0.000 r  counter_200th_reg[0]/C
    SLICE_X9Y132         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_200th_reg[0]/Q
                         net (fo=7, routed)           0.169     0.310    counter_200th_reg_n_0_[0]
    SLICE_X9Y132         LUT5 (Prop_lut5_I1_O)        0.043     0.353 r  counter_200th[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    counter_200th[3]
    SLICE_X9Y132         FDCE                                         r  counter_200th_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_200th_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_200th_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDCE                         0.000     0.000 r  counter_200th_reg[0]/C
    SLICE_X9Y132         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_200th_reg[0]/Q
                         net (fo=7, routed)           0.169     0.310    counter_200th_reg_n_0_[0]
    SLICE_X9Y132         LUT4 (Prop_lut4_I2_O)        0.045     0.355 r  counter_200th[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    counter_200th[2]
    SLICE_X9Y132         FDCE                                         r  counter_200th_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_200th_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_200th_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.409%)  route 0.149ns (41.591%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDCE                         0.000     0.000 r  counter_200th_reg[7]/C
    SLICE_X8Y132         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_200th_reg[7]/Q
                         net (fo=4, routed)           0.149     0.313    counter_200th_reg_n_0_[7]
    SLICE_X8Y132         LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  counter_200th[7]_i_1/O
                         net (fo=1, routed)           0.000     0.358    counter_200th[7]
    SLICE_X8Y132         FDCE                                         r  counter_200th_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_200th_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_200th_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (58.084%)  route 0.151ns (41.916%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDCE                         0.000     0.000 r  counter_200th_reg[7]/C
    SLICE_X8Y132         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  counter_200th_reg[7]/Q
                         net (fo=4, routed)           0.151     0.315    counter_200th_reg_n_0_[7]
    SLICE_X8Y132         LUT6 (Prop_lut6_I4_O)        0.045     0.360 r  counter_200th[6]_i_1/O
                         net (fo=1, routed)           0.000     0.360    counter_200th[6]
    SLICE_X8Y132         FDCE                                         r  counter_200th_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_200th_brush_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_200th_brush_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.183ns (47.716%)  route 0.201ns (52.284%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE                         0.000     0.000 r  counter_200th_brush_reg[0]/C
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_200th_brush_reg[0]/Q
                         net (fo=7, routed)           0.201     0.342    counter_200th_brush_reg_n_0_[0]
    SLICE_X15Y125        LUT3 (Prop_lut3_I1_O)        0.042     0.384 r  counter_200th_brush[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    counter_200th_brush[1]
    SLICE_X15Y125        FDCE                                         r  counter_200th_brush_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_200th_brush_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_200th_brush_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE                         0.000     0.000 r  counter_200th_brush_reg[0]/C
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_200th_brush_reg[0]/Q
                         net (fo=7, routed)           0.201     0.342    counter_200th_brush_reg_n_0_[0]
    SLICE_X15Y125        LUT2 (Prop_lut2_I1_O)        0.045     0.387 r  counter_200th_brush[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    counter_200th_brush[0]
    SLICE_X15Y125        FDCE                                         r  counter_200th_brush_reg[0]/D
  -------------------------------------------------------------------    -------------------





