The following are the predictions of the DNN:
0
1
1
0

C:\GIM_HLS\XOR_HLS\XOR\solution1\sim\verilog>set PATH= 

C:\GIM_HLS\XOR_HLS\XOR\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_accelerator_top glbl -Oenable_linking_all_libraries  -prj accelerator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s accelerator  
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_accelerator_top glbl -Oenable_linking_all_libraries -prj accelerator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s accelerator 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/ip/xil_defaultlib/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_dcmp_64ns_64ns_1_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_accelerator_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_156_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_accelerator_Pipeline_VITIS_LOOP_156_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_47_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_accelerator_Pipeline_VITIS_LOOP_47_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_accelerator_Pipeline_VITIS_LOOP_69_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_accelerator_Pipeline_VITIS_LOOP_69_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_dcmp_64ns_64ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_dcmp_64ns_64ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_delta_2_RAM_2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_delta_2_RAM_2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_mac_muladd_16s_16s_28ns_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mac_muladd_16s_16s_28ns_28_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module accelerator_mac_muladd_16s_16s_28ns_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_mac_mulsub_16s_9ns_28s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mac_mulsub_16s_9ns_28s_28_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module accelerator_mac_mulsub_16s_9ns_28s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_model_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_model_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_mul_16s_16s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mul_16s_16s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_mul_32s_10s_40_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mul_32s_10s_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_mux_4_2_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_mux_4_2_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator_w1_local_RAM_2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_w1_local_RAM_2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/AESL_automem_bias_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_bias_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/AESL_automem_bias_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_bias_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/AESL_automem_w1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/AESL_automem_w2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_w2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.accelerator_delta_2_RAM_2P_BRAM_...
Compiling module xil_defaultlib.accelerator_w1_local_RAM_2P_BRAM...
Compiling module xil_defaultlib.accelerator_flow_control_loop_pi...
Compiling module xil_defaultlib.accelerator_accelerator_Pipeline...
Compiling module xil_defaultlib.accelerator_mul_32s_10s_40_1_1(N...
Compiling module xil_defaultlib.accelerator_mul_16s_16s_32_1_1(N...
Compiling module xil_defaultlib.accelerator_mul_16s_16s_28_1_1(N...
Compiling module xil_defaultlib.accelerator_mac_muladd_16s_16s_2...
Compiling module xil_defaultlib.accelerator_mac_muladd_16s_16s_2...
Compiling module xil_defaultlib.accelerator_mac_mulsub_16s_9ns_2...
Compiling module xil_defaultlib.accelerator_mac_mulsub_16s_9ns_2...
Compiling module xil_defaultlib.accelerator_model_array
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq [\compare_eq(c_xdevicefamily="kin...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="kin...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.fp_cmp [\fp_cmp(c_xdevicefamily="kintex7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.accelerator_dcmp_64ns_64ns_1_2_n...
Compiling module xil_defaultlib.accelerator_dcmp_64ns_64ns_1_2_n...
Compiling module xil_defaultlib.accelerator_mux_4_2_13_1_1(ID=1,...
Compiling module xil_defaultlib.accelerator_accelerator_Pipeline...
Compiling module xil_defaultlib.accelerator_accelerator_Pipeline...
Compiling module xil_defaultlib.accelerator
Compiling module xil_defaultlib.AESL_automem_w1
Compiling module xil_defaultlib.AESL_automem_w2
Compiling module xil_defaultlib.AESL_automem_bias_1
Compiling module xil_defaultlib.AESL_automem_bias_2
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=36)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=11)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_accelerator_top
Compiling module work.glbl
Built simulation snapshot accelerator
ECHO is off.
ECHO is off.

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/accelerator/xsim_script.tcl
# xsim {accelerator} -autoloadwcfg -tclbatch {accelerator.tcl}
Time resolution is 1 ps
source accelerator.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [100.00%] @ "860295000"
// RTL Simulation : 2 / 2 [100.00%] @ "861815000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 861875 ns : File "C:/GIM_HLS/XOR_HLS/XOR/solution1/sim/verilog/accelerator.autotb.v" Line 484
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 19 14:48:06 2024...
The following are the predictions of the DNN:
0
1
1
0
