/*********************************************************************************************************************** 
 * Copyright (c) 2019 by the authors
 * 
 * Author: Andr√© Borrmann 
 * License: Apache 2.0
 **********************************************************************************************************************/

//! # TCR_EL2 Register
//! 

use crate::{ define_aarch64_register, register_field };
use crate::register::*;

define_aarch64_register!{
    @tcr_el1<u32> {
        // Size offset of the memory reagion addressed by ttbr0_el1 (size = 2^(64-t0sz))
        T0SZ    OFFSET(0) BITS(6),
        // Disable tlb walks using ttbr0_el1
        EPD0    OFFSET(7) [
            ENABLE:     0b0,
            DISABLE:    0b1
        ],
        // Inner cacheability attribute for memory associated with tlb walks using ttbr0_el1
        IRGN0   OFFSET(8) BITS(2) [
            // normal memory, inner non-cacheable
            NM_INC:         0b00,
            // normal memory, inner write-back, read-allocate, write-allocate, cacheable
            NM_IWB_RA_WA:   0b01,
            // normal memory, inner write-through, read-allocate, no write-allocate, cacheable
            NM_IWT_RA_NWA:  0b10,
            // normal memory, inner write-back, read-allocate, no write-allocate, caheable
            NM_IWB_RA_NWA:  0b11
        ],
        // Outer cacheability attribute for memory associated with tlb walks using ttbr0_el1
        ORGN0   OFFSET(10) BITS(2) [
            // normal memory, outer non-cacheable
            NM_ONC:         0b00,
            // normal memory, outer write-back, read-allocate, write-allocate, cacheable
            NM_OWB_RA_WA:   0b01,
            // normal memory, outer write-through, read-allocate, no write-allocate, cacheable
            NM_OWT_RA_NWA:  0b10,
            // normal memory, outer write-back, read-allocate, no write-allocate, caheable
            NM_OWB_RA_NWA:  0b11
        ],
        // Shareability attribute for memory associated with tlb walks using ttbr0_el1
        SH0     OFFSET(12) BITS(2) [
            // non shareable
            NS:     0b00,
            // outer shareable
            OS:     0b10,
            // inner shareable
            IS:     0b11
        ],
        // Granule size for the ttbr0_el2
        TG0     OFFSET(14) BITS(2) [
            _4KB:   0b00,
            _64KB:  0b10
        ],
        // Size offset of the memory reagion addressed by ttbr1_el1 (size = 2^(64-t0sz))
        T1SZ    OFFSET(16) BITS(5),
        // ASID definition by TTBR0_EL1 or TTBR1_EL1
        A1      OFFSET(22) [
            TTBR0:  0b0,
            TTBR1:  0b1
        ],
        // disable tlb walks using ttbr1_el1
        EPD1    OFFSET(23) [
            ENABLE:     0b0,
            DISABLE:    0b1
        ],
        // Inner cacheability attribute for memory associated with tlb walks using ttbr1_el1
        IRGN1   OFFSET(24) BITS(2) [
            // normal memory, inner non-cacheable
            NM_INC:         0b00,
            // normal memory, inner write-back, read-allocate, write-allocate, cacheable
            NM_IWB_RA_WA:   0b01,
            // normal memory, inner write-through, read-allocate, no write-allocate, cacheable
            NM_IWT_RA_NWA:  0b10,
            // normal memory, inner write-back, read-allocate, no write-allocate, caheable
            NM_IWB_RA_NWA:  0b11
        ],
        // Outer cacheability attribute for memory associated with tlb walks using ttbr1_el1
        ORGN1   OFFSET(26) BITS(2) [
            // normal memory, outer non-cacheable
            NM_ONC:         0b00,
            // normal memory, outer write-back, read-allocate, write-allocate, cacheable
            NM_OWB_RA_WA:   0b01,
            // normal memory, outer write-through, read-allocate, no write-allocate, cacheable
            NM_OWT_RA_NWA:  0b10,
            // normal memory, outer write-back, read-allocate, no write-allocate, caheable
            NM_OWB_RA_NWA:  0b11
        ],
        // Shareability attribute for memory associated with tlb walks using ttbr1_el1
        SH1     OFFSET(28) BITS(2) [
            // non shareable
            NS:     0b00,
            // outer shareable
            OS:     0b10,
            // inner shareable
            IS:     0b11
        ],
        // Granule size for the ttbr0_el2
        TG1     OFFSET(30) BITS(2) [
            _4KB:   0b00,
            _64KB:  0b10
        ],
        // Intermediate Physical address size
        IPS      OFFSET(32) BITS(3) [
            // 4GB address size
            _32BITS:    0b000,
            // 64GB address size
            _36BITS:    0b001,
            // 1TB address size
            _40BITS:    0b010
        ],
        // ASID size
        AS      OFFSET(36) [
            _8BITS:     0b0,
            _16BITS:    0b1
        ],
        // Top Byte Ignored for ttbr0_el1
        TBI0    OFFSET(27) [
            // Typ byte is used for address calculation
            USE:        0b0,
            // Top byte is ignored for address calculation
            IGNORE:     0b1
        ],
        // Top Byte Ignored for ttbr1_el1
        TBI1    OFFSET(27) [
            // Typ byte is used for address calculation
            USE:        0b0,
            // Top byte is ignored for address calculation
            IGNORE:     0b1
        ]
    }
}