
---------- Begin Simulation Statistics ----------
final_tick                               390000614400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 396928                       # Simulator instruction rate (inst/s)
host_mem_usage                               16975248                       # Number of bytes of host memory used
host_op_rate                                   396920                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.52                       # Real time elapsed on the host
host_tick_rate                               86376765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000028                       # Number of instructions simulated
sim_ops                                       1000028                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000218                       # Number of seconds simulated
sim_ticks                                   217624400                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            14                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        11     44.00%     44.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     44.00%     88.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     12.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            478266                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           478857                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.544034                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.544034                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          735                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           159642                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    58                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.863406                       # Inst execution rate
system.switch_cpus.iew.exec_refs               485125                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              46438                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           14100                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        455715                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        49449                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1057072                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        438687                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1679                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1013760                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            756                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             3                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          212                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1124053                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1012166                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.716212                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            805060                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.860476                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1012725                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1045461                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          806759                       # number of integer regfile writes
system.switch_cpus.ipc                       1.838119                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.838119                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        528697     52.07%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       439998     43.33%     95.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        46747      4.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1015442                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              476184                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.468943                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           45209      9.49%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         430031     90.31%     99.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           944      0.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1491626                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3055744                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1012166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1113935                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1057014                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1015442                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        56890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5046                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        68924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       543633                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.867881                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.099122                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        93200     17.14%     17.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        83566     15.37%     32.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       174588     32.12%     64.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       186416     34.29%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         5863      1.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       543633                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.866498                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       175662                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           19                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       455715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        49449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2089365                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   544036                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        20336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        40945                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data           11                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       302902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           302913                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           11                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       302902                       # number of overall hits
system.cpu.dcache.overall_hits::total          302913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        37322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37325                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        37322                       # number of overall misses
system.cpu.dcache.overall_misses::total         37325                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    428078400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    428078400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    428078400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    428078400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           14                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       340224                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       340238                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           14                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       340224                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       340238                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.214286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.109698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109703                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.214286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.109698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109703                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11469.867638                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11468.945747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11469.867638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11468.945747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          282                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20336                       # number of writebacks
system.cpu.dcache.writebacks::total             20336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        16731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        16731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16731                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        20591                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20591                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        20591                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20591                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    250040400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    250040400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    250040400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    250040400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.060522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.060522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12143.188772                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12143.188772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12143.188772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12143.188772                       # average overall mshr miss latency
system.cpu.dcache.replacements                  20336                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            9                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       257581                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          257590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        36799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36801                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    400599200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    400599200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       294380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       294391                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.181818                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.125005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.125007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10886.143645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10885.552023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        16731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        20068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    222979600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    222979600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.068170                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.068168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 11111.201913                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11111.201913                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        45321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     27479200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27479200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        45844                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011429                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 52541.491396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52441.221374                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     27060800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27060800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011408                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51741.491396                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51741.491396                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           249.933050                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               66644                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20336                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.277144                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      389782990400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.042912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   247.890137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.007980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.968321                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2742496                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2742496                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       100129                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           100152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       100129                       # number of overall hits
system.cpu.icache.overall_hits::total          100152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           35                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             37                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           35                       # number of overall misses
system.cpu.icache.overall_misses::total            37                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1691600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1691600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1691600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1691600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       100164                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       100189                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       100164                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       100189                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000349                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000349                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 48331.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45718.918919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 48331.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45718.918919                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   130.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       902400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       902400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       902400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       902400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000130                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000130                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000130                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000130                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 69415.384615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69415.384615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 69415.384615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69415.384615                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       100129                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          100152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           35                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            37                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1691600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1691600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       100164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       100189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 48331.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45718.918919                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       902400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       902400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 69415.384615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69415.384615                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            14.969344                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      389782990400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999980                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.969364                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.025331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.029237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            801527                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           801527                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 389783000000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    217614400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        19200                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19200                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        19200                       # number of overall hits
system.l2.overall_hits::total                   19200                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1391                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1409                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1391                       # number of overall misses
system.l2.overall_misses::total                  1409                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       892000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    115636000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        116528000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       892000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    115636000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       116528000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        20591                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20609                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        20591                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20609                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.067554                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068368                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.067554                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068368                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 68615.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83131.560029                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82702.625976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 68615.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83131.560029                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82702.625976                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       912                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1404                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2320                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       828000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    108812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    109640000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     56327116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       828000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    108812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    165967116                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.067554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068126                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.067554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112572                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 63692.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78225.736880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78091.168091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61492.484716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 63692.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78225.736880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71537.550000                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          529                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              529                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19807                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19807                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19807                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19807                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          916                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            916                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     56327116                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     56327116                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61492.484716                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61492.484716                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   191                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 333                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     25183200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25183200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               524                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.634799                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.635496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75853.012048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75625.225225                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     23554400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     23554400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.634799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.633588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70946.987952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70946.987952                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           13                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 68615.384615                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 59466.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       828000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       828000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 63692.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63692.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        19009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     90452800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     90452800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        20068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.052771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85413.408876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85252.403393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     85257600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     85257600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.052771                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80507.648725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80507.648725                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    3478                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3478                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   290                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1256.386175                       # Cycle average of tags in use
system.l2.tags.total_refs                       38400                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19200                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             2                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              389786405200                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1253.010133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.376042                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.152955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.153367                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          545                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          538                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000488                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    676372                       # Number of tag accesses
system.l2.tags.data_accesses                   676372                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583554                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2320                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4640                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4640                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  296960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1364.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     217456002                       # Total gap between requests
system.mem_ctrls.avgGap                      93731.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       117248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       178048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 538763116.635818362236                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 7646201.436971222050                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 818143553.755920767784                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1832                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           26                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         2782                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     51695876                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       663356                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    111164564                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28218.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     25513.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     39958.51                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       117248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       178048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        297600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          916                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1391                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2325                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1176339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1764508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    538763117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      7646201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    818143554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1367493719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1176339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      7646201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      8822540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1176339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1764508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    538763117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      7646201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    818143554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1367493719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4640                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                85376916                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              17409280                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          163523796                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18400.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35242.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3727                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   325.356828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   240.635790                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.742994                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          438     48.24%     48.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          205     22.58%     70.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           74      8.15%     78.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           39      4.30%     83.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           31      3.41%     86.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           15      1.65%     88.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      1.21%     89.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           95     10.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          908                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                296960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1364.552872                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                8.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5341557.312000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2636537.904000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   16824298.176000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 17404432.416000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 91694662.752000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 19493804.904000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  153395293.464000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   704.862568                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     43195938                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    167398462                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    4277460.096000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2085309.072000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   13885671.744000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 17404432.416000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 111480954.816000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2471761.320000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  151605589.464000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   696.638748                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      5669436                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    204924964                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1992                       # Transaction distribution
system.membus.trans_dist::ReadExReq               333                       # Transaction distribution
system.membus.trans_dist::ReadExResp              333                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1992                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4650                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4650                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       297600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  297600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2325                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3311434                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21578416                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          173953                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       173494                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          732                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        90229                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           90205                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.973401                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               5                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        55101                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          725                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       528950                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.890544                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.861697                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       222065     41.98%     41.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        65612     12.40%     54.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2         6384      1.21%     55.59% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        17933      3.39%     58.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       216956     41.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       528950                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000003                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000003                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              477339                       # Number of memory references committed
system.switch_cpus.commit.loads                431494                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             158598                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              841405                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       522664     52.27%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       431494     43.15%     95.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        45845      4.58%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000003                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       216956                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            47804                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        358363                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             67566                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         69143                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            756                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        87923                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             8                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1066655                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          2456                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         1083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1099110                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              173953                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        90210                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                541659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1526                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           91                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            100165                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            31                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       543633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.023582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.868237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           320231     58.91%     58.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            24230      4.46%     63.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            16451      3.03%     66.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            27269      5.02%     71.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            44400      8.17%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             8579      1.58%     81.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            33418      6.15%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            12296      2.26%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            56759     10.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       543633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.319745                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.020289                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              144304                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           24169                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           3599                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    217624400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            756                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            88097                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          197736                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          149                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             95222                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        161672                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1058999                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          2342                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            45                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          78366                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            446                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents        82562                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1344284                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1593995                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1091660                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1271348                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            72770                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              33                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            420081                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1367098                       # The number of ROB reads
system.switch_cpus.rob.writes                 2125035                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000003                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             20083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19807                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1019                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              524                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             524                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            15                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20070                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           30                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        61522                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 61552                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5238784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5240704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1019                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21628                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  21628    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21628                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 390000614400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           48913600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             22.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             26000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          41178000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            18.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               391922839600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442453                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976272                       # Number of bytes of host memory used
host_op_rate                                   442445                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    24.86                       # Real time elapsed on the host
host_tick_rate                               77315927                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000026                       # Number of instructions simulated
sim_ops                                      11000026                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001922                       # Number of seconds simulated
sim_ticks                                  1922225200                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4793415                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4800414                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps               9999998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.480556                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.480556                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts         8481                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1597961                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    51                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.109243                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4856095                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             462362                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          166521                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4619244                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       497738                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10694527                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4393733                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17763                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10136098                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             20                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           7615                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            52                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1960                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11248125                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10117975                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.715878                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8052285                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.105471                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10124724                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10453303                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8064492                       # number of integer regfile writes
system.switch_cpus.ipc                       2.080921                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.080921                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5280048     52.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4408443     43.42%     95.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       465369      4.58%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10153860                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4832701                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.475947                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          459857      9.52%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4364565     90.31%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          8279      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       14986561                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     30010421                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10117975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     11389074                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10694476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10153860                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       694528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        64436                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       892150                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      4805563                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.112939                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.944993                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       363470      7.56%      7.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       756783     15.75%     23.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1716654     35.72%     59.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1910855     39.76%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        57801      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      4805563                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.112939                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1846040                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20222                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4619244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       497738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20976015                       # number of misc regfile reads
system.switch_cpus.numCycles                  4805563                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       200575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       401148                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             49                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3084589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3084589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3084589                       # number of overall hits
system.cpu.dcache.overall_hits::total         3084589                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       362203                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         362203                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       362203                       # number of overall misses
system.cpu.dcache.overall_misses::total        362203                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2512495200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2512495200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2512495200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2512495200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3446792                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3446792                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3446792                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3446792                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.105084                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.105084                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.105084                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.105084                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  6936.704555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6936.704555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  6936.704555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6936.704555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       200575                       # number of writebacks
system.cpu.dcache.writebacks::total            200575                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       161630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       161630                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       161630                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       161630                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       200573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       200573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       200573                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       200573                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1472310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1472310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1472310000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1472310000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.058191                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058191                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.058191                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058191                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  7340.519412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7340.519412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  7340.519412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7340.519412                       # average overall mshr miss latency
system.cpu.dcache.replacements                 200575                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2629838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2629838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       357208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        357208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2449878000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2449878000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2987046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2987046                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.119586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.119586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  6858.407426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6858.407426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       161630                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       161630                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       195578                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       195578                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1413688800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1413688800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.065475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.065475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7228.260847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7228.260847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       454751                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         454751                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     62617200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62617200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       459746                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       459746                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010865                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010865                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12535.975976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12535.975976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     58621200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     58621200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010865                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010865                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11735.975976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11735.975976                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3542025                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            200831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.636844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data            2                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          254                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.007812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.992188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27774911                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27774911                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1018826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1018826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1018826                       # number of overall hits
system.cpu.icache.overall_hits::total         1018826                       # number of overall hits
system.cpu.icache.demand_accesses::.switch_cpus.inst      1018826                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1018826                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1018826                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1018826                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1018826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1018826                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1018826                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1018826                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   15                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1118993                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                15                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          74599.533333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst           13                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.025391                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.029297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8150608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8150608                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1922225200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       199499                       # number of demand (read+write) hits
system.l2.demand_hits::total                   199499                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       199499                       # number of overall hits
system.l2.overall_hits::total                  199499                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data         1074                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1074                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data         1074                       # number of overall misses
system.l2.overall_misses::total                  1074                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data     93948400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         93948400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     93948400                       # number of overall miss cycles
system.l2.overall_miss_latency::total        93948400                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data       200573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               200573                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       200573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              200573                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.005355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.005355                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.005355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.005355                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 87475.232775                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87475.232775                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87475.232775                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87475.232775                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      8974                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 230                       # number of writebacks
system.l2.writebacks::total                       230                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data         1074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         9025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10099                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data     88689200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     88689200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    550221299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     88689200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    638910499                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.005355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.005355                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.005355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.050351                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82578.398510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82578.398510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60966.348920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82578.398510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63264.729082                       # average overall mshr miss latency
system.l2.replacements                           4160                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5494                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5494                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       195081                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           195081                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       195081                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       195081                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         9025                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           9025                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    550221299                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    550221299                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60966.348920                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60966.348920                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4643                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 352                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     26558000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26558000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.070470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.070470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75448.863636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75448.863636                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     24837000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24837000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.070470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.070470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70559.659091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70559.659091                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       194856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            194856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     67390400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     67390400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       195578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        195578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.003692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93338.504155                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93338.504155                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     63852200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     63852200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.003692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003692                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 88437.950139                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88437.950139                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   36875                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               36875                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3169                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6254.436522                       # Cycle average of tags in use
system.l2.tags.total_refs                      411102                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    211603                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.942799                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6251.001050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.435472                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.763062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.763481                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7938                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1086                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3330                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968994                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6627919                       # Number of tag accesses
system.l2.tags.data_accesses                  6627919                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     17940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000229554194                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           24                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           24                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               30245                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                407                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        230                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20100                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      460                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     93                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20100                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  460                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           24                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1017.708333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    351.360993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3409.304742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           23     95.83%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      4.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            24                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           24                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.958333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.952277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.464306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      4.17%      4.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22     91.67%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      4.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            24                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1286400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                29440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    669.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1922282000                       # Total gap between requests
system.mem_ctrls.avgGap                     186992.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1148160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       132288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        27584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 597307745.211123108864                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 68820240.209107652307                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14350035.573355296627                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        17952                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         2148                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          460                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    503755682                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     93761500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  15747918302                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28061.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     43650.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34234605.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1148928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       137472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1286400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        29440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        29440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         8976                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1074                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10050                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          230                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           230                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    597707282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     71517115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        669224397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     15315583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        15315583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     15315583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    597707282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     71517115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       684539980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                20007                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 431                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           46                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               260559288                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75066264                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          597517182                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13023.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29865.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               18045                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                352                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2044                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   640.500978                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   457.911291                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   406.737809                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            5      0.24%      0.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          614     30.04%     30.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          144      7.05%     37.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           80      3.91%     41.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           50      2.45%     43.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           62      3.03%     46.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           47      2.30%     49.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           60      2.94%     51.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          982     48.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2044                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1280448                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              27584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              666.127985                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.350036                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    9892943.424000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    4877855.136000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   65496953.088000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  427367.808000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 159218326.176000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 648034123.968000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 308530370.568000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1196477940.168000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   622.444207                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    685119473                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     64220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1172885727                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    11610248.832000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    5751500.832000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   66919936.608000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1765436.064000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 159218326.176000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 723459859.584000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 245104183.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1213829491.896000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   631.471012                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    542796340                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     64220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1315208860                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9698                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          230                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3930                       # Transaction distribution
system.membus.trans_dist::ReadExReq               352                       # Transaction distribution
system.membus.trans_dist::ReadExResp              352                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           9698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        24260                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  24260                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1315840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1315840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10050                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10050    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10050                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            22279910                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           93854180                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1763253                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1762737                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         7546                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       929789                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          929789                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct    100.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       674080                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         7546                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      4632932                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.158460                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.828606                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1533002     33.09%     33.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       687700     14.84%     47.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        74576      1.61%     49.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       187469      4.05%     53.59% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2150185     46.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      4632932                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      9999999                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        9999999                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4776859                       # Number of memory references committed
system.switch_cpus.commit.loads               4317114                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1589613                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8410385                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5223140     52.23%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.23% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4317114     43.17%     95.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       459745      4.60%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      9999999                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2150185                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           478298                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2922058                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            698063                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        699529                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           7615                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       902506                       # Number of times decode resolved a  branch
system.switch_cpus.decode.decodedInsts       10784862                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         23715                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         6127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11107289                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1763253                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       929789                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4791821                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           15230                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           1018826                       # Number of cache lines fetched
system.switch_cpus.fetch.nisnDist::samples      4805563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.311647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.941346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2524116     52.52%     52.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           253959      5.28%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           187434      3.90%     61.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           279230      5.81%     67.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           435122      9.05%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           105178      2.19%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           329036      6.85%     85.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           130250      2.71%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           561238     11.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      4805563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.366919                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.311340                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1406687                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          302151                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          37994                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1922225200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           7615                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           885521                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1285905                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          227                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            978406                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1647889                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10714864                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         23157                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            10                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         838833                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            666                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       812677                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13625160                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16151458                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11044240                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      12719477                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           905752                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              46                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4240847                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 13156826                       # The number of ROB reads
system.switch_cpus.rob.writes                21520897                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999998                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            9999998                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            195580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5724                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       195081                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3930                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             9950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4995                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4995                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       195578                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       601723                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                601723                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     51347200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               51347200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           14110                       # Total snoops (count)
system.tol2bus.snoopTraffic                     29440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           214683                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000228                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015106                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 214634     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     49      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             214683                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1922225200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          481379200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         401150000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
