Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Apr 26 15:55:51 2025
| Host         : chipbook running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 20 -input_pins -routable_nets -name timing_1 -file pqr5v101_timing.rpt
| Design       : pqr5_core_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 102 input ports with no input delay specified. (HIGH)

aresetn
i_dmem_ack
i_dmem_rdata[0]
i_dmem_rdata[10]
i_dmem_rdata[11]
i_dmem_rdata[12]
i_dmem_rdata[13]
i_dmem_rdata[14]
i_dmem_rdata[15]
i_dmem_rdata[16]
i_dmem_rdata[17]
i_dmem_rdata[18]
i_dmem_rdata[19]
i_dmem_rdata[1]
i_dmem_rdata[20]
i_dmem_rdata[21]
i_dmem_rdata[22]
i_dmem_rdata[23]
i_dmem_rdata[24]
i_dmem_rdata[25]
i_dmem_rdata[26]
i_dmem_rdata[27]
i_dmem_rdata[28]
i_dmem_rdata[29]
i_dmem_rdata[2]
i_dmem_rdata[30]
i_dmem_rdata[31]
i_dmem_rdata[3]
i_dmem_rdata[4]
i_dmem_rdata[5]
i_dmem_rdata[6]
i_dmem_rdata[7]
i_dmem_rdata[8]
i_dmem_rdata[9]
i_dmem_stall
i_ext_stall
i_imem_pc[0]
i_imem_pc[10]
i_imem_pc[11]
i_imem_pc[12]
i_imem_pc[13]
i_imem_pc[14]
i_imem_pc[15]
i_imem_pc[16]
i_imem_pc[17]
i_imem_pc[18]
i_imem_pc[19]
i_imem_pc[1]
i_imem_pc[20]
i_imem_pc[21]
i_imem_pc[22]
i_imem_pc[23]
i_imem_pc[24]
i_imem_pc[25]
i_imem_pc[26]
i_imem_pc[27]
i_imem_pc[28]
i_imem_pc[29]
i_imem_pc[2]
i_imem_pc[30]
i_imem_pc[31]
i_imem_pc[3]
i_imem_pc[4]
i_imem_pc[5]
i_imem_pc[6]
i_imem_pc[7]
i_imem_pc[8]
i_imem_pc[9]
i_imem_pkt[0]
i_imem_pkt[10]
i_imem_pkt[11]
i_imem_pkt[12]
i_imem_pkt[13]
i_imem_pkt[14]
i_imem_pkt[15]
i_imem_pkt[16]
i_imem_pkt[17]
i_imem_pkt[18]
i_imem_pkt[19]
i_imem_pkt[1]
i_imem_pkt[20]
i_imem_pkt[21]
i_imem_pkt[22]
i_imem_pkt[23]
i_imem_pkt[24]
i_imem_pkt[25]
i_imem_pkt[26]
i_imem_pkt[27]
i_imem_pkt[28]
i_imem_pkt[29]
i_imem_pkt[2]
i_imem_pkt[30]
i_imem_pkt[31]
i_imem_pkt[3]
i_imem_pkt[4]
i_imem_pkt[5]
i_imem_pkt[6]
i_imem_pkt[7]
i_imem_pkt[8]
i_imem_pkt[9]
i_imem_pkt_valid
i_imem_stall

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 103 ports with no output delay specified. (HIGH)

o_dmem_addr[0]
o_dmem_addr[10]
o_dmem_addr[11]
o_dmem_addr[12]
o_dmem_addr[13]
o_dmem_addr[14]
o_dmem_addr[15]
o_dmem_addr[16]
o_dmem_addr[17]
o_dmem_addr[18]
o_dmem_addr[19]
o_dmem_addr[1]
o_dmem_addr[20]
o_dmem_addr[21]
o_dmem_addr[22]
o_dmem_addr[23]
o_dmem_addr[24]
o_dmem_addr[25]
o_dmem_addr[26]
o_dmem_addr[27]
o_dmem_addr[28]
o_dmem_addr[29]
o_dmem_addr[2]
o_dmem_addr[30]
o_dmem_addr[31]
o_dmem_addr[3]
o_dmem_addr[4]
o_dmem_addr[5]
o_dmem_addr[6]
o_dmem_addr[7]
o_dmem_addr[8]
o_dmem_addr[9]
o_dmem_req
o_dmem_size[0]
o_dmem_size[1]
o_dmem_wdata[0]
o_dmem_wdata[10]
o_dmem_wdata[11]
o_dmem_wdata[12]
o_dmem_wdata[13]
o_dmem_wdata[14]
o_dmem_wdata[15]
o_dmem_wdata[16]
o_dmem_wdata[17]
o_dmem_wdata[18]
o_dmem_wdata[19]
o_dmem_wdata[1]
o_dmem_wdata[20]
o_dmem_wdata[21]
o_dmem_wdata[22]
o_dmem_wdata[23]
o_dmem_wdata[24]
o_dmem_wdata[25]
o_dmem_wdata[26]
o_dmem_wdata[27]
o_dmem_wdata[28]
o_dmem_wdata[29]
o_dmem_wdata[2]
o_dmem_wdata[30]
o_dmem_wdata[31]
o_dmem_wdata[3]
o_dmem_wdata[4]
o_dmem_wdata[5]
o_dmem_wdata[6]
o_dmem_wdata[7]
o_dmem_wdata[8]
o_dmem_wdata[9]
o_dmem_wen
o_imem_flush
o_imem_pc[0]
o_imem_pc[10]
o_imem_pc[11]
o_imem_pc[12]
o_imem_pc[13]
o_imem_pc[14]
o_imem_pc[15]
o_imem_pc[16]
o_imem_pc[17]
o_imem_pc[18]
o_imem_pc[19]
o_imem_pc[1]
o_imem_pc[20]
o_imem_pc[21]
o_imem_pc[22]
o_imem_pc[23]
o_imem_pc[24]
o_imem_pc[25]
o_imem_pc[26]
o_imem_pc[27]
o_imem_pc[28]
o_imem_pc[29]
o_imem_pc[2]
o_imem_pc[30]
o_imem_pc[31]
o_imem_pc[3]
o_imem_pc[4]
o_imem_pc[5]
o_imem_pc[6]
o_imem_pc[7]
o_imem_pc[8]
o_imem_pc[9]
o_imem_pc_valid
o_imem_stall

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.943        0.000                      0                 1793        0.110        0.000                      0                 1793        3.750        0.000                       0                   659  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.943        0.000                      0                 1793        0.110        0.000                      0                 1793        3.750        0.000                       0                   659  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 1.613ns (18.111%)  route 7.293ns (81.889%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_decode_unit/du_bubble_rg_reg_0
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_decode_unit/mem_data_rg[31]_i_5/O
                         net (fo=36, unplaced)        0.523     5.729    inst_memory_access_unit/p_2_out_carry__0_i_24
                                                                      r  inst_memory_access_unit/p_2_out_carry_i_36/I3
                         LUT4 (Prop_lut4_I3_O)        0.118     5.847 f  inst_memory_access_unit/p_2_out_carry_i_36/O
                         net (fo=1, unplaced)         0.902     6.749    inst_execution_unit/inst_alu/result0_carry_i_7
                                                                      f  inst_execution_unit/inst_alu/p_2_out_carry_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  inst_execution_unit/inst_alu/p_2_out_carry_i_26/O
                         net (fo=102, unplaced)       1.211     8.084    inst_decode_unit/result_rg_reg[4][1]
                                                                      r  inst_decode_unit/result_rg[20]_i_13/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.208 r  inst_decode_unit/result_rg[20]_i_13/O
                         net (fo=2, unplaced)         0.913     9.121    inst_decode_unit/result_rg[20]_i_13_n_0
                                                                      r  inst_decode_unit/result_rg[18]_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     9.245 r  inst_decode_unit/result_rg[18]_i_8/O
                         net (fo=2, unplaced)         0.913    10.158    inst_decode_unit/result_rg[18]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[17]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.282 r  inst_decode_unit/result_rg[17]_i_4/O
                         net (fo=1, unplaced)         0.902    11.184    inst_decode_unit/result_rg[17]_i_4_n_0
                                                                      r  inst_decode_unit/result_rg[17]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.308 r  inst_decode_unit/result_rg[17]_i_1/O
                         net (fo=1, unplaced)         0.000    11.308    inst_execution_unit/inst_alu/result_rg_reg[31]_0[17]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[17]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 1.613ns (18.111%)  route 7.293ns (81.889%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_decode_unit/du_bubble_rg_reg_0
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_decode_unit/mem_data_rg[31]_i_5/O
                         net (fo=36, unplaced)        0.523     5.729    inst_memory_access_unit/p_2_out_carry__0_i_24
                                                                      r  inst_memory_access_unit/p_2_out_carry_i_36/I3
                         LUT4 (Prop_lut4_I3_O)        0.118     5.847 f  inst_memory_access_unit/p_2_out_carry_i_36/O
                         net (fo=1, unplaced)         0.902     6.749    inst_execution_unit/inst_alu/result0_carry_i_7
                                                                      f  inst_execution_unit/inst_alu/p_2_out_carry_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  inst_execution_unit/inst_alu/p_2_out_carry_i_26/O
                         net (fo=102, unplaced)       1.211     8.084    inst_decode_unit/result_rg_reg[4][1]
                                                                      r  inst_decode_unit/result_rg[21]_i_12/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.208 r  inst_decode_unit/result_rg[21]_i_12/O
                         net (fo=2, unplaced)         0.913     9.121    inst_decode_unit/result_rg[21]_i_12_n_0
                                                                      r  inst_decode_unit/result_rg[19]_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     9.245 r  inst_decode_unit/result_rg[19]_i_8/O
                         net (fo=2, unplaced)         0.913    10.158    inst_decode_unit/result_rg[19]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[18]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.282 r  inst_decode_unit/result_rg[18]_i_4/O
                         net (fo=1, unplaced)         0.902    11.184    inst_decode_unit/result_rg[18]_i_4_n_0
                                                                      r  inst_decode_unit/result_rg[18]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.308 r  inst_decode_unit/result_rg[18]_i_1/O
                         net (fo=1, unplaced)         0.000    11.308    inst_execution_unit/inst_alu/result_rg_reg[31]_0[18]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[18]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[18]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 1.619ns (18.185%)  route 7.284ns (81.815%))
  Logic Levels:           8  (LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__4_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__4_i_10/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__4_5
                                                                      f  inst_decode_unit/p_2_out_carry__4_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__4_i_1/O
                         net (fo=15, unplaced)        1.164     8.057    inst_decode_unit/alu_op0[23]
                                                                      r  inst_decode_unit/result_rg[7]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  inst_decode_unit/result_rg[7]_i_9/O
                         net (fo=7, unplaced)         0.937     9.118    inst_decode_unit/result_rg[7]_i_9_n_0
                                                                      r  inst_decode_unit/result_rg[5]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.242 r  inst_decode_unit/result_rg[5]_i_8/O
                         net (fo=2, unplaced)         0.913    10.155    inst_decode_unit/result_rg[5]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[5]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.279 r  inst_decode_unit/result_rg[5]_i_4/O
                         net (fo=1, unplaced)         0.902    11.181    inst_decode_unit/result_rg[5]_i_4_n_0
                                                                      r  inst_decode_unit/result_rg[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.305 r  inst_decode_unit/result_rg[5]_i_1/O
                         net (fo=1, unplaced)         0.000    11.305    inst_execution_unit/inst_alu/result_rg_reg[31]_0[5]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[5]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 1.619ns (18.207%)  route 7.273ns (81.793%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__4_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__4_i_10/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__4_5
                                                                      f  inst_decode_unit/p_2_out_carry__4_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__4_i_1/O
                         net (fo=15, unplaced)        1.164     8.057    inst_decode_unit/alu_op0[23]
                                                                      r  inst_decode_unit/result_rg[15]_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.181 r  inst_decode_unit/result_rg[15]_i_11/O
                         net (fo=4, unplaced)         0.926     9.107    inst_decode_unit/result_rg[15]_i_11_n_0
                                                                      r  inst_decode_unit/result_rg[13]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.231 r  inst_decode_unit/result_rg[13]_i_8/O
                         net (fo=2, unplaced)         0.913    10.144    inst_decode_unit/result_rg[13]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[12]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.268 r  inst_decode_unit/result_rg[12]_i_5/O
                         net (fo=1, unplaced)         0.902    11.170    inst_decode_unit/result_rg[12]_i_5_n_0
                                                                      r  inst_decode_unit/result_rg[12]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.294 r  inst_decode_unit/result_rg[12]_i_1/O
                         net (fo=1, unplaced)         0.000    11.294    inst_execution_unit/inst_alu/result_rg_reg[31]_0[12]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[12]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 1.619ns (18.207%)  route 7.273ns (81.793%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__4_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__4_i_10/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__4_5
                                                                      f  inst_decode_unit/p_2_out_carry__4_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__4_i_1/O
                         net (fo=15, unplaced)        1.164     8.057    inst_decode_unit/alu_op0[23]
                                                                      r  inst_decode_unit/result_rg[15]_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.181 r  inst_decode_unit/result_rg[15]_i_11/O
                         net (fo=4, unplaced)         0.926     9.107    inst_decode_unit/result_rg[15]_i_11_n_0
                                                                      r  inst_decode_unit/result_rg[13]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.231 r  inst_decode_unit/result_rg[13]_i_8/O
                         net (fo=2, unplaced)         0.913    10.144    inst_decode_unit/result_rg[13]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[13]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.268 r  inst_decode_unit/result_rg[13]_i_5/O
                         net (fo=1, unplaced)         0.902    11.170    inst_decode_unit/result_rg[13]_i_5_n_0
                                                                      r  inst_decode_unit/result_rg[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.294 r  inst_decode_unit/result_rg[13]_i_1/O
                         net (fo=1, unplaced)         0.000    11.294    inst_execution_unit/inst_alu/result_rg_reg[31]_0[13]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[13]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 1.619ns (18.211%)  route 7.271ns (81.789%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__4_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__4_i_16/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__4_1
                                                                      f  inst_decode_unit/p_2_out_carry__4_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__4_i_3/O
                         net (fo=14, unplaced)        1.162     8.055    inst_decode_unit/alu_op0[21]
                                                                      r  inst_decode_unit/result_rg[13]_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.179 r  inst_decode_unit/result_rg[13]_i_11/O
                         net (fo=4, unplaced)         0.926     9.105    inst_decode_unit/result_rg[13]_i_11_n_0
                                                                      r  inst_decode_unit/result_rg[11]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  inst_decode_unit/result_rg[11]_i_8/O
                         net (fo=2, unplaced)         0.913    10.142    inst_decode_unit/result_rg[11]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[10]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.266 r  inst_decode_unit/result_rg[10]_i_5/O
                         net (fo=1, unplaced)         0.902    11.168    inst_decode_unit/result_rg[10]_i_5_n_0
                                                                      r  inst_decode_unit/result_rg[10]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.292 r  inst_decode_unit/result_rg[10]_i_1/O
                         net (fo=1, unplaced)         0.000    11.292    inst_execution_unit/inst_alu/result_rg_reg[31]_0[10]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[10]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 1.619ns (18.211%)  route 7.271ns (81.789%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__4_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__4_i_16/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__4_1
                                                                      f  inst_decode_unit/p_2_out_carry__4_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__4_i_3/O
                         net (fo=14, unplaced)        1.162     8.055    inst_decode_unit/alu_op0[21]
                                                                      r  inst_decode_unit/result_rg[13]_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.179 r  inst_decode_unit/result_rg[13]_i_11/O
                         net (fo=4, unplaced)         0.926     9.105    inst_decode_unit/result_rg[13]_i_11_n_0
                                                                      r  inst_decode_unit/result_rg[11]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  inst_decode_unit/result_rg[11]_i_8/O
                         net (fo=2, unplaced)         0.913    10.142    inst_decode_unit/result_rg[11]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[11]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.266 r  inst_decode_unit/result_rg[11]_i_5/O
                         net (fo=1, unplaced)         0.902    11.168    inst_decode_unit/result_rg[11]_i_5_n_0
                                                                      r  inst_decode_unit/result_rg[11]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.292 r  inst_decode_unit/result_rg[11]_i_1/O
                         net (fo=1, unplaced)         0.000    11.292    inst_execution_unit/inst_alu/result_rg_reg[31]_0[11]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[11]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 1.619ns (18.214%)  route 7.270ns (81.786%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__3_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__3_i_16/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__3_1
                                                                      f  inst_decode_unit/p_2_out_carry__3_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__3_i_3/O
                         net (fo=13, unplaced)        1.161     8.054    inst_decode_unit/alu_op0[17]
                                                                      r  inst_decode_unit/result_rg[9]_i_12/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.178 r  inst_decode_unit/result_rg[9]_i_12/O
                         net (fo=4, unplaced)         0.926     9.104    inst_decode_unit/result_rg[9]_i_12_n_0
                                                                      r  inst_decode_unit/result_rg[7]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.228 r  inst_decode_unit/result_rg[7]_i_8/O
                         net (fo=2, unplaced)         0.913    10.141    inst_decode_unit/result_rg[7]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[6]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.265 r  inst_decode_unit/result_rg[6]_i_5/O
                         net (fo=1, unplaced)         0.902    11.167    inst_decode_unit/result_rg[6]_i_5_n_0
                                                                      r  inst_decode_unit/result_rg[6]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.291 r  inst_decode_unit/result_rg[6]_i_1/O
                         net (fo=1, unplaced)         0.000    11.291    inst_execution_unit/inst_alu/result_rg_reg[31]_0[6]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[6]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 1.619ns (18.214%)  route 7.270ns (81.786%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__3_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__3_i_16/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__3_1
                                                                      f  inst_decode_unit/p_2_out_carry__3_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__3_i_3/O
                         net (fo=13, unplaced)        1.161     8.054    inst_decode_unit/alu_op0[17]
                                                                      r  inst_decode_unit/result_rg[9]_i_12/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.178 r  inst_decode_unit/result_rg[9]_i_12/O
                         net (fo=4, unplaced)         0.926     9.104    inst_decode_unit/result_rg[9]_i_12_n_0
                                                                      r  inst_decode_unit/result_rg[7]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.228 r  inst_decode_unit/result_rg[7]_i_8/O
                         net (fo=2, unplaced)         0.913    10.141    inst_decode_unit/result_rg[7]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[7]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.265 r  inst_decode_unit/result_rg[7]_i_5/O
                         net (fo=1, unplaced)         0.902    11.167    inst_decode_unit/result_rg[7]_i_5_n_0
                                                                      r  inst_decode_unit/result_rg[7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.291 r  inst_decode_unit/result_rg[7]_i_1/O
                         net (fo=1, unplaced)         0.000    11.291    inst_execution_unit/inst_alu/result_rg_reg[31]_0[7]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[7]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 1.619ns (18.214%)  route 7.270ns (81.786%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__3_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__3_i_10/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__3_5
                                                                      f  inst_decode_unit/p_2_out_carry__3_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__3_i_1/O
                         net (fo=13, unplaced)        1.161     8.054    inst_decode_unit/alu_op0[19]
                                                                      r  inst_decode_unit/result_rg[11]_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.178 r  inst_decode_unit/result_rg[11]_i_11/O
                         net (fo=4, unplaced)         0.926     9.104    inst_decode_unit/result_rg[11]_i_11_n_0
                                                                      r  inst_decode_unit/result_rg[9]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.228 r  inst_decode_unit/result_rg[9]_i_8/O
                         net (fo=2, unplaced)         0.913    10.141    inst_decode_unit/result_rg[9]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[8]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.265 r  inst_decode_unit/result_rg[8]_i_5/O
                         net (fo=1, unplaced)         0.902    11.167    inst_decode_unit/result_rg[8]_i_5_n_0
                                                                      r  inst_decode_unit/result_rg[8]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.291 r  inst_decode_unit/result_rg[8]_i_1/O
                         net (fo=1, unplaced)         0.000    11.291    inst_execution_unit/inst_alu/result_rg_reg[31]_0[8]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[8]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 1.619ns (18.214%)  route 7.270ns (81.786%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__3_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__3_i_10/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__3_5
                                                                      f  inst_decode_unit/p_2_out_carry__3_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__3_i_1/O
                         net (fo=13, unplaced)        1.161     8.054    inst_decode_unit/alu_op0[19]
                                                                      r  inst_decode_unit/result_rg[11]_i_11/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.178 r  inst_decode_unit/result_rg[11]_i_11/O
                         net (fo=4, unplaced)         0.926     9.104    inst_decode_unit/result_rg[11]_i_11_n_0
                                                                      r  inst_decode_unit/result_rg[9]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.228 r  inst_decode_unit/result_rg[9]_i_8/O
                         net (fo=2, unplaced)         0.913    10.141    inst_decode_unit/result_rg[9]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[9]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.265 r  inst_decode_unit/result_rg[9]_i_5/O
                         net (fo=1, unplaced)         0.902    11.167    inst_decode_unit/result_rg[9]_i_5_n_0
                                                                      r  inst_decode_unit/result_rg[9]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.291 r  inst_decode_unit/result_rg[9]_i_1/O
                         net (fo=1, unplaced)         0.000    11.291    inst_execution_unit/inst_alu/result_rg_reg[31]_0[9]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[9]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.613ns (18.515%)  route 7.099ns (81.485%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 f  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 f  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_decode_unit/du_bubble_rg_reg_0
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 f  inst_decode_unit/mem_data_rg[31]_i_5/O
                         net (fo=36, unplaced)        0.523     5.729    inst_memory_access_unit/p_2_out_carry__0_i_24
                                                                      f  inst_memory_access_unit/p_2_out_carry__0_i_25/I3
                         LUT4 (Prop_lut4_I3_O)        0.118     5.847 r  inst_memory_access_unit/p_2_out_carry__0_i_25/O
                         net (fo=1, unplaced)         0.902     6.749    inst_execution_unit/inst_alu/result0_carry_i_6
                                                                      r  inst_execution_unit/inst_alu/p_2_out_carry__0_i_24/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.873 f  inst_execution_unit/inst_alu/p_2_out_carry__0_i_24/O
                         net (fo=110, unplaced)       1.004     7.877    inst_decode_unit/result_rg_reg[4][3]
                                                                      f  inst_decode_unit/result_rg[28]_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  inst_decode_unit/result_rg[28]_i_13/O
                         net (fo=4, unplaced)         0.926     8.927    inst_decode_unit/du_pc_rg_reg[28]_0
                                                                      r  inst_decode_unit/result_rg[22]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  inst_decode_unit/result_rg[22]_i_8/O
                         net (fo=2, unplaced)         0.913     9.964    inst_decode_unit/result_rg[22]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[21]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.088 r  inst_decode_unit/result_rg[21]_i_4/O
                         net (fo=1, unplaced)         0.902    10.990    inst_decode_unit/result_rg[21]_i_4_n_0
                                                                      r  inst_decode_unit/result_rg[21]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.114 r  inst_decode_unit/result_rg[21]_i_1/O
                         net (fo=1, unplaced)         0.000    11.114    inst_execution_unit/inst_alu/result_rg_reg[31]_0[21]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[21]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[21]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.613ns (18.515%)  route 7.099ns (81.485%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 f  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 f  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_decode_unit/du_bubble_rg_reg_0
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 f  inst_decode_unit/mem_data_rg[31]_i_5/O
                         net (fo=36, unplaced)        0.523     5.729    inst_memory_access_unit/p_2_out_carry__0_i_24
                                                                      f  inst_memory_access_unit/p_2_out_carry__0_i_25/I3
                         LUT4 (Prop_lut4_I3_O)        0.118     5.847 r  inst_memory_access_unit/p_2_out_carry__0_i_25/O
                         net (fo=1, unplaced)         0.902     6.749    inst_execution_unit/inst_alu/result0_carry_i_6
                                                                      r  inst_execution_unit/inst_alu/p_2_out_carry__0_i_24/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.873 f  inst_execution_unit/inst_alu/p_2_out_carry__0_i_24/O
                         net (fo=110, unplaced)       1.004     7.877    inst_decode_unit/result_rg_reg[4][3]
                                                                      f  inst_decode_unit/result_rg[29]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  inst_decode_unit/result_rg[29]_i_11/O
                         net (fo=4, unplaced)         0.926     8.927    inst_decode_unit/du_pc_rg_reg[29]_0
                                                                      r  inst_decode_unit/result_rg[23]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  inst_decode_unit/result_rg[23]_i_8/O
                         net (fo=2, unplaced)         0.913     9.964    inst_decode_unit/result_rg[23]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[22]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.088 r  inst_decode_unit/result_rg[22]_i_4/O
                         net (fo=1, unplaced)         0.902    10.990    inst_decode_unit/result_rg[22]_i_4_n_0
                                                                      r  inst_decode_unit/result_rg[22]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.114 r  inst_decode_unit/result_rg[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.114    inst_execution_unit/inst_alu/result_rg_reg[31]_0[22]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[22]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.613ns (18.515%)  route 7.099ns (81.485%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 f  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 f  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_decode_unit/du_bubble_rg_reg_0
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 f  inst_decode_unit/mem_data_rg[31]_i_5/O
                         net (fo=36, unplaced)        0.523     5.729    inst_memory_access_unit/p_2_out_carry__0_i_24
                                                                      f  inst_memory_access_unit/p_2_out_carry__0_i_25/I3
                         LUT4 (Prop_lut4_I3_O)        0.118     5.847 r  inst_memory_access_unit/p_2_out_carry__0_i_25/O
                         net (fo=1, unplaced)         0.902     6.749    inst_execution_unit/inst_alu/result0_carry_i_6
                                                                      r  inst_execution_unit/inst_alu/p_2_out_carry__0_i_24/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.873 f  inst_execution_unit/inst_alu/p_2_out_carry__0_i_24/O
                         net (fo=110, unplaced)       1.004     7.877    inst_decode_unit/result_rg_reg[4][3]
                                                                      f  inst_decode_unit/result_rg[28]_i_13/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  inst_decode_unit/result_rg[28]_i_13/O
                         net (fo=4, unplaced)         0.926     8.927    inst_execution_unit/inst_alu/result_rg[28]_i_4
                                                                      r  inst_execution_unit/inst_alu/result_rg[26]_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.051 r  inst_execution_unit/inst_alu/result_rg[26]_i_8/O
                         net (fo=2, unplaced)         0.913     9.964    inst_decode_unit/result_rg_reg[25]
                                                                      r  inst_decode_unit/result_rg[25]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.088 r  inst_decode_unit/result_rg[25]_i_4/O
                         net (fo=1, unplaced)         0.902    10.990    inst_decode_unit/result_rg[25]_i_4_n_0
                                                                      r  inst_decode_unit/result_rg[25]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.114 r  inst_decode_unit/result_rg[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.114    inst_execution_unit/inst_alu/result_rg_reg[31]_0[25]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[25]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 1.645ns (18.895%)  route 7.061ns (81.105%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__3_i_10/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__3_i_10/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__3_5
                                                                      f  inst_decode_unit/p_2_out_carry__3_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__3_i_1/O
                         net (fo=13, unplaced)        0.952     7.845    inst_decode_unit/alu_op0[19]
                                                                      r  inst_decode_unit/result_rg[19]_i_13/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     7.995 r  inst_decode_unit/result_rg[19]_i_13/O
                         net (fo=4, unplaced)         0.926     8.921    inst_decode_unit/result_rg[19]_i_13_n_0
                                                                      r  inst_decode_unit/result_rg[17]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  inst_decode_unit/result_rg[17]_i_8/O
                         net (fo=2, unplaced)         0.913     9.958    inst_decode_unit/result_rg[17]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[16]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.082 r  inst_decode_unit/result_rg[16]_i_4/O
                         net (fo=1, unplaced)         0.902    10.984    inst_decode_unit/result_rg[16]_i_4_n_0
                                                                      r  inst_decode_unit/result_rg[16]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.108 r  inst_decode_unit/result_rg[16]_i_1/O
                         net (fo=1, unplaced)         0.000    11.108    inst_execution_unit/inst_alu/result_rg_reg[31]_0[16]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[16]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 1.613ns (18.566%)  route 7.075ns (81.434%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 f  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 f  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_decode_unit/du_bubble_rg_reg_0
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 f  inst_decode_unit/mem_data_rg[31]_i_5/O
                         net (fo=36, unplaced)        0.523     5.729    inst_memory_access_unit/p_2_out_carry__0_i_24
                                                                      f  inst_memory_access_unit/p_2_out_carry__0_i_25/I3
                         LUT4 (Prop_lut4_I3_O)        0.118     5.847 r  inst_memory_access_unit/p_2_out_carry__0_i_25/O
                         net (fo=1, unplaced)         0.902     6.749    inst_execution_unit/inst_alu/result0_carry_i_6
                                                                      r  inst_execution_unit/inst_alu/p_2_out_carry__0_i_24/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.873 f  inst_execution_unit/inst_alu/p_2_out_carry__0_i_24/O
                         net (fo=110, unplaced)       1.004     7.877    inst_decode_unit/result_rg_reg[4][3]
                                                                      f  inst_decode_unit/result_rg[24]_i_12/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  inst_decode_unit/result_rg[24]_i_12/O
                         net (fo=1, unplaced)         0.902     8.903    inst_execution_unit/inst_alu/result_rg[24]_i_4
                                                                      r  inst_execution_unit/inst_alu/result_rg[24]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.027 r  inst_execution_unit/inst_alu/result_rg[24]_i_8/O
                         net (fo=2, unplaced)         0.913     9.940    inst_decode_unit/result_rg_reg[23]
                                                                      r  inst_decode_unit/result_rg[23]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.064 r  inst_decode_unit/result_rg[23]_i_4/O
                         net (fo=1, unplaced)         0.902    10.966    inst_decode_unit/result_rg[23]_i_4_n_0
                                                                      r  inst_decode_unit/result_rg[23]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  inst_decode_unit/result_rg[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.090    inst_execution_unit/inst_alu/result_rg_reg[31]_0[23]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[23]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[23]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 1.613ns (18.566%)  route 7.075ns (81.434%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 f  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 f  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_decode_unit/du_bubble_rg_reg_0
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 f  inst_decode_unit/mem_data_rg[31]_i_5/O
                         net (fo=36, unplaced)        0.523     5.729    inst_memory_access_unit/p_2_out_carry__0_i_24
                                                                      f  inst_memory_access_unit/p_2_out_carry__0_i_25/I3
                         LUT4 (Prop_lut4_I3_O)        0.118     5.847 r  inst_memory_access_unit/p_2_out_carry__0_i_25/O
                         net (fo=1, unplaced)         0.902     6.749    inst_execution_unit/inst_alu/result0_carry_i_6
                                                                      r  inst_execution_unit/inst_alu/p_2_out_carry__0_i_24/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.873 f  inst_execution_unit/inst_alu/p_2_out_carry__0_i_24/O
                         net (fo=110, unplaced)       1.004     7.877    inst_decode_unit/result_rg_reg[4][3]
                                                                      f  inst_decode_unit/result_rg[25]_i_12/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.001 r  inst_decode_unit/result_rg[25]_i_12/O
                         net (fo=1, unplaced)         0.902     8.903    inst_execution_unit/inst_alu/result_rg[25]_i_4
                                                                      r  inst_execution_unit/inst_alu/result_rg[25]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.027 r  inst_execution_unit/inst_alu/result_rg[25]_i_8/O
                         net (fo=2, unplaced)         0.913     9.940    inst_decode_unit/result_rg_reg[24]
                                                                      r  inst_decode_unit/result_rg[24]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.064 r  inst_decode_unit/result_rg[24]_i_4/O
                         net (fo=1, unplaced)         0.902    10.966    inst_decode_unit/result_rg[24]_i_4_n_0
                                                                      r  inst_decode_unit/result_rg[24]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.090 r  inst_decode_unit/result_rg[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.090    inst_execution_unit/inst_alu/result_rg_reg[31]_0[24]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[24]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 2.344ns (27.001%)  route 6.337ns (72.998%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 f  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      f  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 f  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 f  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      f  inst_memory_access_unit/p_2_out_carry_i_19/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.867 r  inst_memory_access_unit/p_2_out_carry_i_19/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry_3
                                                                      r  inst_decode_unit/p_2_out_carry_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 f  inst_decode_unit/p_2_out_carry_i_3/O
                         net (fo=9, unplaced)         0.943     7.836    inst_execution_unit/inst_alu/alu_op0[2]
                                                                      f  inst_execution_unit/inst_alu/result0_carry_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     7.960 r  inst_execution_unit/inst_alu/result0_carry_i_3/O
                         net (fo=2, unplaced)         0.650     8.610    inst_execution_unit/inst_alu/result0_carry_i_3_n_0
                                                                      r  inst_execution_unit/inst_alu/result0_inferred__0/i__carry/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.117 r  inst_execution_unit/inst_alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.126    inst_execution_unit/inst_alu/result0_inferred__0/i__carry_n_0
                                                                      r  inst_execution_unit/inst_alu/result0_inferred__0/i__carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  inst_execution_unit/inst_alu/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.240    inst_execution_unit/inst_alu/result0_inferred__0/i__carry__0_n_0
                                                                      r  inst_execution_unit/inst_alu/result0_inferred__0/i__carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  inst_execution_unit/inst_alu/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     9.354    inst_execution_unit/inst_alu/result0_inferred__0/i__carry__1_n_0
                                                                      r  inst_execution_unit/inst_alu/result0_inferred__0/i__carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  inst_execution_unit/inst_alu/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, unplaced)         0.918    10.386    inst_decode_unit/result_rg_reg[0][0]
                                                                      r  inst_decode_unit/result_rg[0]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.510 r  inst_decode_unit/result_rg[0]_i_4/O
                         net (fo=1, unplaced)         0.449    10.959    inst_decode_unit/result_rg[0]_i_4_n_0
                                                                      r  inst_decode_unit/result_rg[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.083 r  inst_decode_unit/result_rg[0]_i_1/O
                         net (fo=1, unplaced)         0.000    11.083    inst_execution_unit/inst_alu/result_rg_reg[31]_0[0]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[0]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 1.619ns (18.652%)  route 7.061ns (81.348%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__3_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__3_i_16/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__3_1
                                                                      f  inst_decode_unit/p_2_out_carry__3_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__3_i_3/O
                         net (fo=13, unplaced)        0.952     7.845    inst_decode_unit/alu_op0[17]
                                                                      r  inst_decode_unit/result_rg[17]_i_12/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     7.969 r  inst_decode_unit/result_rg[17]_i_12/O
                         net (fo=4, unplaced)         0.926     8.895    inst_decode_unit/result_rg[17]_i_12_n_0
                                                                      r  inst_decode_unit/result_rg[15]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.019 r  inst_decode_unit/result_rg[15]_i_8/O
                         net (fo=2, unplaced)         0.913     9.932    inst_decode_unit/result_rg[15]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[14]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.056 r  inst_decode_unit/result_rg[14]_i_5/O
                         net (fo=1, unplaced)         0.902    10.958    inst_decode_unit/result_rg[14]_i_5_n_0
                                                                      r  inst_decode_unit/result_rg[14]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.082 r  inst_decode_unit/result_rg[14]_i_1/O
                         net (fo=1, unplaced)         0.000    11.082    inst_execution_unit/inst_alu/result_rg_reg[31]_0[14]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[14]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 inst_decode_unit/du_bubble_rg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_execution_unit/inst_alu/result_rg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.680ns  (logic 1.619ns (18.652%)  route 7.061ns (81.348%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_decode_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_decode_unit/du_bubble_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 r  inst_decode_unit/du_bubble_rg_reg/Q
                         net (fo=4, unplaced)         0.989     3.847    inst_decode_unit/du_bubble_rg
                                                                      r  inst_decode_unit/mem_data_rg[31]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.142 r  inst_decode_unit/mem_data_rg[31]_i_11/O
                         net (fo=8, unplaced)         0.940     5.082    inst_memory_access_unit/is_op0_eq_op1_carry_i_20_0
                                                                      r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.206 r  inst_memory_access_unit/is_op0_eq_op1_carry_i_21/O
                         net (fo=64, unplaced)        0.537     5.743    inst_memory_access_unit/is_op0_eq_op1_carry_i_21_n_0
                                                                      r  inst_memory_access_unit/p_2_out_carry__3_i_16/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.867 f  inst_memory_access_unit/p_2_out_carry__3_i_16/O
                         net (fo=1, unplaced)         0.902     6.769    inst_decode_unit/p_2_out_carry__3_1
                                                                      f  inst_decode_unit/p_2_out_carry__3_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.893 r  inst_decode_unit/p_2_out_carry__3_i_3/O
                         net (fo=13, unplaced)        0.952     7.845    inst_decode_unit/alu_op0[17]
                                                                      r  inst_decode_unit/result_rg[17]_i_12/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     7.969 r  inst_decode_unit/result_rg[17]_i_12/O
                         net (fo=4, unplaced)         0.926     8.895    inst_decode_unit/result_rg[17]_i_12_n_0
                                                                      r  inst_decode_unit/result_rg[15]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.019 r  inst_decode_unit/result_rg[15]_i_8/O
                         net (fo=2, unplaced)         0.913     9.932    inst_decode_unit/result_rg[15]_i_8_n_0
                                                                      r  inst_decode_unit/result_rg[15]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.056 r  inst_decode_unit/result_rg[15]_i_5/O
                         net (fo=1, unplaced)         0.902    10.958    inst_decode_unit/result_rg[15]_i_5_n_0
                                                                      r  inst_decode_unit/result_rg[15]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.082 r  inst_decode_unit/result_rg[15]_i_1/O
                         net (fo=1, unplaced)         0.000    11.082    inst_execution_unit/inst_alu/result_rg_reg[31]_0[15]
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789    10.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439    12.079    inst_execution_unit/inst_alu/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_alu/result_rg_reg[15]/C
                         clock pessimism              0.178    12.257    
                         clock uncertainty           -0.035    12.222    
                         FDCE (Setup_fdce_C_D)        0.029    12.251    inst_execution_unit/inst_alu/result_rg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  1.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_0_5/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_0_5/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_0_5/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_0_5/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_0_5/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_0_5/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_0_5/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_0_5/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_0_5/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_0_5/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_0_5/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_0_5/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_0_5/ADDRD3
                         RAMS32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_0_5/WCLK
                         RAMS32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.209     0.774    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_0_5/ADDRD3
                         RAMS32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_0_5/WCLK
                         RAMS32                                       r  inst_regfile/reg_file_reg_r1_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.209     0.774    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_12_17/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_12_17/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_12_17/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_12_17/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_12_17/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_12_17/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_12_17/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_12_17/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_12_17/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_12_17/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_12_17/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_12_17/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_12_17/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_12_17/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_12_17/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_12_17/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_12_17/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_12_17/ADDRD3
                         RAMS32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_12_17/WCLK
                         RAMS32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.209     0.774    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_12_17/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_12_17/ADDRD3
                         RAMS32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_12_17/WCLK
                         RAMS32                                       r  inst_regfile/reg_file_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.209     0.774    
                         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_18_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_18_23/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_18_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_18_23/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_18_23/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_18_23/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_18_23/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_18_23/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_18_23/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_18_23/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_18_23/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_18_23/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_memory_access_unit/rdt_addr_rg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_regfile/reg_file_reg_r1_0_31_18_23/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.873%)  route 0.301ns (68.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/rdt_addr_rg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_memory_access_unit/rdt_addr_rg_reg[3]/Q
                         net (fo=117, unplaced)       0.301     1.071    inst_regfile/reg_file_reg_r1_0_31_18_23/ADDRD3
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_18_23/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_regfile/reg_file_reg_r1_0_31_18_23/WCLK
                         RAMD32                                       r  inst_regfile/reg_file_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.209     0.774    
                         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     0.961    inst_regfile/reg_file_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[18]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[19]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[20]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[21]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[22]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[23]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[24]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[26]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[27]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[28]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[29]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[30]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000                inst_execution_unit/inst_alu/result_rg_reg[31]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                inst_regfile/reg_file_reg_r2_0_31_12_17/RAMA_D1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_dmem_stall
                            (input port)
  Destination:            o_imem_stall
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 3.900ns (60.191%)  route 2.579ns (39.809%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_dmem_stall (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_stall
                                                                      r  i_dmem_stall_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  i_dmem_stall_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_stall_IBUF
                                                                      r  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.846 r  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.454     2.300    inst_execution_unit/inst_exu_branch_unit/maccu_exu_stall
                                                                      r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     2.450 r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     2.976    inst_execution_unit/inst_exu_branch_unit/flush_rg_reg_3
                                                                      r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.118     3.094 r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.894    o_imem_stall_OBUF
                                                                      r  o_imem_stall_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.585     6.479 r  o_imem_stall_OBUF_inst/O
                         net (fo=0)                   0.000     6.479    o_imem_stall
                                                                      r  o_imem_stall (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmem_stall
                            (input port)
  Destination:            o_dmem_req
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.756ns (64.321%)  route 2.083ns (35.679%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_stall (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_stall
                                                                      f  i_dmem_stall_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_stall_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_stall_IBUF
                                                                      f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.846 f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     2.330    inst_memory_access_unit/maccu_exu_stall
                                                                      f  inst_memory_access_unit/o_dmem_req_OBUF_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.454 r  inst_memory_access_unit/o_dmem_req_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.254    o_dmem_req_OBUF
                                                                      r  o_dmem_req_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.585     5.839 r  o_dmem_req_OBUF_inst/O
                         net (fo=0)                   0.000     5.839    o_dmem_req
                                                                      r  o_dmem_req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmem_stall
                            (input port)
  Destination:            o_dmem_wen
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.756ns (64.321%)  route 2.083ns (35.679%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_stall (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_stall
                                                                      f  i_dmem_stall_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_stall_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_stall_IBUF
                                                                      f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.846 f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     2.330    inst_execution_unit/inst_loadstore_unit/maccu_exu_stall
                                                                      f  inst_execution_unit/inst_loadstore_unit/o_dmem_wen_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     2.454 r  inst_execution_unit/inst_loadstore_unit/o_dmem_wen_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.254    o_dmem_wen_OBUF
                                                                      r  o_dmem_wen_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.585     5.839 r  o_dmem_wen_OBUF_inst/O
                         net (fo=0)                   0.000     5.839    o_dmem_wen
                                                                      r  o_dmem_wen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ext_stall
                            (input port)
  Destination:            o_dmem_stall
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.308ns  (logic 3.508ns (81.435%)  route 0.800ns (18.565%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_ext_stall (IN)
                         net (fo=0)                   0.000     0.000    i_ext_stall
                                                                      r  i_ext_stall_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  i_ext_stall_IBUF_inst/O
                         net (fo=5, unplaced)         0.800     1.722    o_dmem_stall_OBUF
                                                                      r  o_dmem_stall_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.585     4.308 r  o_dmem_stall_OBUF_inst/O
                         net (fo=0)                   0.000     4.308    o_dmem_stall
                                                                      r  o_dmem_stall (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ext_stall
                            (input port)
  Destination:            o_dmem_stall
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.255ns (78.821%)  route 0.337ns (21.179%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_ext_stall (IN)
                         net (fo=0)                   0.000     0.000    i_ext_stall
                                                                      r  i_ext_stall_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_ext_stall_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.489    o_dmem_stall_OBUF
                                                                      r  o_dmem_stall_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.103     1.592 r  o_dmem_stall_OBUF_inst/O
                         net (fo=0)                   0.000     1.592    o_dmem_stall
                                                                      r  o_dmem_stall (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_imem_pkt_valid
                            (input port)
  Destination:            o_imem_stall
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.301ns (65.859%)  route 0.674ns (34.141%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pkt_valid (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pkt_valid
                                                                      r  i_imem_pkt_valid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pkt_valid_IBUF_inst/O
                         net (fo=34, unplaced)        0.337     0.489    inst_execution_unit/inst_exu_branch_unit/i_imem_pkt_valid_IBUF
                                                                      r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.046     0.535 r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.872    o_imem_stall_OBUF
                                                                      r  o_imem_stall_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.103     1.975 r  o_imem_stall_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    o_imem_stall
                                                                      r  o_imem_stall (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmem_stall
                            (input port)
  Destination:            o_dmem_req
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.345ns (60.490%)  route 0.878ns (39.510%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_stall (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_stall
                                                                      f  i_dmem_stall_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  i_dmem_stall_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.489    inst_memory_access_unit/i_dmem_stall_IBUF
                                                                      f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.534 f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.204     0.738    inst_memory_access_unit/maccu_exu_stall
                                                                      f  inst_memory_access_unit/o_dmem_req_OBUF_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.783 r  inst_memory_access_unit/o_dmem_req_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.120    o_dmem_req_OBUF
                                                                      r  o_dmem_req_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.103     2.223 r  o_dmem_req_OBUF_inst/O
                         net (fo=0)                   0.000     2.223    o_dmem_req
                                                                      r  o_dmem_req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_dmem_stall
                            (input port)
  Destination:            o_dmem_wen
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.345ns (60.490%)  route 0.878ns (39.510%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_stall (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_stall
                                                                      f  i_dmem_stall_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  i_dmem_stall_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.489    inst_memory_access_unit/i_dmem_stall_IBUF
                                                                      f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.534 f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.204     0.738    inst_execution_unit/inst_loadstore_unit/maccu_exu_stall
                                                                      f  inst_execution_unit/inst_loadstore_unit/o_dmem_wen_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.783 r  inst_execution_unit/inst_loadstore_unit/o_dmem_wen_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.120    o_dmem_wen_OBUF
                                                                      r  o_dmem_wen_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.103     2.223 r  o_dmem_wen_OBUF_inst/O
                         net (fo=0)                   0.000     2.223    o_dmem_wen
                                                                      r  o_dmem_wen (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_execution_unit/exu_rdt_rg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_imem_stall
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 4.068ns (46.952%)  route 4.597ns (53.048%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/exu_rdt_rg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/exu_rdt_rg_reg[4]/Q
                         net (fo=5, unplaced)         0.993     3.851    inst_execution_unit/inst_exu_branch_unit/Q[4]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.146 r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_10/O
                         net (fo=1, unplaced)         0.449     4.595    inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_10_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.719 r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_8/O
                         net (fo=2, unplaced)         0.460     5.179    inst_execution_unit/inst_exu_branch_unit/is_du_rs0_eq_exu_rdt
                                                                      r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.303 r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.763    inst_execution_unit/inst_exu_branch_unit/is_du_rsx_eq_exu_rdt
                                                                      r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.887 r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_6/O
                         net (fo=1, unplaced)         0.449     6.336    inst_execution_unit/inst_loadstore_unit/bubble_rg_i_2__0_0
                                                                      r  inst_execution_unit/inst_loadstore_unit/o_imem_stall_OBUF_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.460 r  inst_execution_unit/inst_loadstore_unit/o_imem_stall_OBUF_inst_i_3/O
                         net (fo=2, unplaced)         0.460     6.920    inst_execution_unit/inst_exu_branch_unit/is_pipe_inlock
                                                                      r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.118     7.038 r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_2/O
                         net (fo=40, unplaced)        0.526     7.564    inst_execution_unit/inst_exu_branch_unit/flush_rg_reg_3
                                                                      r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.118     7.682 r  inst_execution_unit/inst_exu_branch_unit/o_imem_stall_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.482    o_imem_stall_OBUF
                                                                      r  o_imem_stall_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.585    11.067 r  o_imem_stall_OBUF_inst/O
                         net (fo=0)                   0.000    11.067    o_imem_stall
                                                                      r  o_imem_stall (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_fetch_unit/instr_rg_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_imem_flush
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.767ns  (logic 3.696ns (54.623%)  route 3.071ns (45.377%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_fetch_unit/clk_IBUF_BUFG
                         FDPE                                         r  inst_fetch_unit/instr_rg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     2.858 f  inst_fetch_unit/instr_rg_reg[0][4]/Q
                         net (fo=2, unplaced)         0.752     3.610    inst_fetch_unit/inst_static_bpredictor/o_branch_pc_carry__2_0[4]
                                                                      f  inst_fetch_unit/inst_static_bpredictor/branch_taken_rg_i_4/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.905 f  inst_fetch_unit/inst_static_bpredictor/branch_taken_rg_i_4/O
                         net (fo=2, unplaced)         0.460     4.365    inst_fetch_unit/inst_static_bpredictor/branch_taken_rg_i_4_n_0
                                                                      f  inst_fetch_unit/inst_static_bpredictor/branch_taken_rg_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.118     4.483 f  inst_fetch_unit/inst_static_bpredictor/branch_taken_rg_i_3/O
                         net (fo=32, unplaced)        0.520     5.003    inst_fetch_unit/inst_static_bpredictor_n_33
                                                                      f  inst_fetch_unit/branch_taken_rg_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.127 r  inst_fetch_unit/branch_taken_rg_i_1/O
                         net (fo=68, unplaced)        0.539     5.666    inst_execution_unit/inst_exu_branch_unit/branch_taken
                                                                      r  inst_execution_unit/inst_exu_branch_unit/o_imem_flush_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.118     5.784 r  inst_execution_unit/inst_exu_branch_unit/o_imem_flush_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.584    o_imem_flush_OBUF
                                                                      r  o_imem_flush_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.585     9.169 r  o_imem_flush_OBUF_inst/O
                         net (fo=0)                   0.000     9.169    o_imem_flush
                                                                      r  o_imem_flush (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory_access_unit/is_macc_rg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_req
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.434ns  (logic 3.460ns (63.679%)  route 1.974ns (36.321%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/is_macc_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 f  inst_memory_access_unit/is_macc_rg_reg/Q
                         net (fo=4, unplaced)         0.690     3.548    inst_memory_access_unit/maccu_wbu_is_macc
                                                                      f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     3.843 f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.327    inst_memory_access_unit/maccu_exu_stall
                                                                      f  inst_memory_access_unit/o_dmem_req_OBUF_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.451 r  inst_memory_access_unit/o_dmem_req_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     5.251    o_dmem_req_OBUF
                                                                      r  o_dmem_req_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.585     7.836 r  o_dmem_req_OBUF_inst/O
                         net (fo=0)                   0.000     7.836    o_dmem_req
                                                                      r  o_dmem_req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_memory_access_unit/is_macc_rg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_wen
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.434ns  (logic 3.460ns (63.679%)  route 1.974ns (36.321%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_memory_access_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_memory_access_unit/is_macc_rg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 f  inst_memory_access_unit/is_macc_rg_reg/Q
                         net (fo=4, unplaced)         0.690     3.548    inst_memory_access_unit/maccu_wbu_is_macc
                                                                      f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     3.843 f  inst_memory_access_unit/o_dmem_wen_OBUF_inst_i_2/O
                         net (fo=7, unplaced)         0.484     4.327    inst_execution_unit/inst_loadstore_unit/maccu_exu_stall
                                                                      f  inst_execution_unit/inst_loadstore_unit/o_dmem_wen_OBUF_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.451 r  inst_execution_unit/inst_loadstore_unit/o_dmem_wen_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.251    o_dmem_wen_OBUF
                                                                      r  o_dmem_wen_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.585     7.836 r  o_dmem_wen_OBUF_inst/O
                         net (fo=0)                   0.000     7.836    o_dmem_wen
                                                                      r  o_dmem_wen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[0]/Q
                         net (fo=2, unplaced)         0.800     3.658    o_dmem_addr_OBUF[0]
                                                                      r  o_dmem_addr_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[0]
                                                                      r  o_dmem_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[10]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[10]
                                                                      r  o_dmem_addr_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[10]
                                                                      r  o_dmem_addr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[11]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[11]
                                                                      r  o_dmem_addr_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[11]
                                                                      r  o_dmem_addr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[12]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[12]
                                                                      r  o_dmem_addr_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[12]
                                                                      r  o_dmem_addr[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[13]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[13]
                                                                      r  o_dmem_addr_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[13]
                                                                      r  o_dmem_addr[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[14]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[14]
                                                                      r  o_dmem_addr_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[14]
                                                                      r  o_dmem_addr[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[15]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[15]
                                                                      r  o_dmem_addr_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[15]
                                                                      r  o_dmem_addr[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[16]
                                                                      r  o_dmem_addr_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[16]
                                                                      r  o_dmem_addr[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[17]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[17]
                                                                      r  o_dmem_addr_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[17]
                                                                      r  o_dmem_addr[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[18]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[18]
                                                                      r  o_dmem_addr_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[18]
                                                                      r  o_dmem_addr[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[19]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[19]
                                                                      r  o_dmem_addr_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[19]
                                                                      r  o_dmem_addr[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[1]/Q
                         net (fo=2, unplaced)         0.800     3.658    o_dmem_addr_OBUF[1]
                                                                      r  o_dmem_addr_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[1]
                                                                      r  o_dmem_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[20]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[20]
                                                                      r  o_dmem_addr_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[20]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[20]
                                                                      r  o_dmem_addr[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[21]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[21]
                                                                      r  o_dmem_addr_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[21]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[21]
                                                                      r  o_dmem_addr[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[22]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[22]
                                                                      r  o_dmem_addr_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[22]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[22]
                                                                      r  o_dmem_addr[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.016ns  (logic 3.216ns (80.087%)  route 0.800ns (19.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.722    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.818 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.584     2.402    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     2.858 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[23]/Q
                         net (fo=1, unplaced)         0.800     3.658    o_dmem_addr_OBUF[23]
                                                                      r  o_dmem_addr_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.760     6.418 r  o_dmem_addr_OBUF[23]_inst/O
                         net (fo=0)                   0.000     6.418    o_dmem_addr[23]
                                                                      r  o_dmem_addr[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.107    o_dmem_addr_OBUF[0]
                                                                      r  o_dmem_addr_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[0]
                                                                      r  o_dmem_addr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[10]
                                                                      r  o_dmem_addr_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[10]
                                                                      r  o_dmem_addr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[11]
                                                                      r  o_dmem_addr_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[11]
                                                                      r  o_dmem_addr[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[12]
                                                                      r  o_dmem_addr_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[12]
                                                                      r  o_dmem_addr[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[13]
                                                                      r  o_dmem_addr_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[13]
                                                                      r  o_dmem_addr[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[14]
                                                                      r  o_dmem_addr_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[14]
                                                                      r  o_dmem_addr[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[15]
                                                                      r  o_dmem_addr_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[15]
                                                                      r  o_dmem_addr[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[16]
                                                                      r  o_dmem_addr_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[16]
                                                                      r  o_dmem_addr[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[17]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[17]
                                                                      r  o_dmem_addr_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[17]
                                                                      r  o_dmem_addr[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[18]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[18]
                                                                      r  o_dmem_addr_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[18]
                                                                      r  o_dmem_addr[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[19]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[19]
                                                                      r  o_dmem_addr_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[19]
                                                                      r  o_dmem_addr[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[1]/Q
                         net (fo=2, unplaced)         0.337     1.107    o_dmem_addr_OBUF[1]
                                                                      r  o_dmem_addr_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[1]
                                                                      r  o_dmem_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[20]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[20]
                                                                      r  o_dmem_addr_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[20]
                                                                      r  o_dmem_addr[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[21]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[21]
                                                                      r  o_dmem_addr_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[21]
                                                                      r  o_dmem_addr[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[22]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[22]
                                                                      r  o_dmem_addr_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[22]
                                                                      r  o_dmem_addr[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[23]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[23]
                                                                      r  o_dmem_addr_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[23]
                                                                      r  o_dmem_addr[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[24]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[24]
                                                                      r  o_dmem_addr_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[24]
                                                                      r  o_dmem_addr[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[25]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[25]
                                                                      r  o_dmem_addr_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[25]
                                                                      r  o_dmem_addr[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[26]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[26]
                                                                      r  o_dmem_addr_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[26]
                                                                      r  o_dmem_addr[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_dmem_addr[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.298ns (79.380%)  route 0.337ns (20.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.489    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.515 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.114     0.629    inst_execution_unit/inst_loadstore_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.770 r  inst_execution_unit/inst_loadstore_unit/mem_addr_rg_reg[27]/Q
                         net (fo=1, unplaced)         0.337     1.107    o_dmem_addr_OBUF[27]
                                                                      r  o_dmem_addr_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         1.157     2.264 r  o_dmem_addr_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.264    o_dmem_addr[27]
                                                                      r  o_dmem_addr[27] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1515 Endpoints
Min Delay          1515 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[10]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[10]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[10]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[11]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[11]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[11]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[12]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[12]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[12]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[13]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[13]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[13]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[14]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[14]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[14]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[15]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[15]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[15]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[1]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[1]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[1]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[2]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[2]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[2]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[3]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[3]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[3]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[4]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[4]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[5]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[5]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[5]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[6]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[6]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[6]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[7]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[7]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[7]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[7]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[8]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[8]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[8]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.761ns  (logic 2.536ns (28.941%)  route 6.226ns (71.059%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.519     8.637    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[9]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.761 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[9]_i_1/O
                         net (fo=1, unplaced)         0.000     8.761    inst_execution_unit/inst_exu_branch_unit/branch_pc[9]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[9]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.731ns  (logic 2.536ns (29.040%)  route 6.196ns (70.960%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.489     8.607    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[16]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.731 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     8.731    inst_execution_unit/inst_exu_branch_unit/branch_pc[16]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[16]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.731ns  (logic 2.536ns (29.040%)  route 6.196ns (70.960%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.489     8.607    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[17]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.731 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     8.731    inst_execution_unit/inst_exu_branch_unit/branch_pc[17]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[17]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.731ns  (logic 2.536ns (29.040%)  route 6.196ns (70.960%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.489     8.607    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[18]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.731 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     8.731    inst_execution_unit/inst_exu_branch_unit/branch_pc[18]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[18]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.731ns  (logic 2.536ns (29.040%)  route 6.196ns (70.960%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.489     8.607    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[19]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.731 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     8.731    inst_execution_unit/inst_exu_branch_unit/branch_pc[19]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[19]/C

Slack:                    inf
  Source:                 i_dmem_rdata[15]
                            (input port)
  Destination:            inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.731ns  (logic 2.536ns (29.040%)  route 6.196ns (70.960%))
  Logic Levels:           11  (CARRY4=2 IBUF=1 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  i_dmem_rdata[15] (IN)
                         net (fo=0)                   0.000     0.000    i_dmem_rdata[15]
                                                                      f  i_dmem_rdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  i_dmem_rdata_IBUF[15]_inst/O
                         net (fo=5, unplaced)         0.800     1.722    inst_memory_access_unit/i_dmem_rdata_IBUF[15]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.846 f  inst_memory_access_unit/reg_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=14, unplaced)        0.470     2.316    inst_memory_access_unit/inst_writeback_unit/data3[7]
                                                                      f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     2.440 f  inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7/O
                         net (fo=64, unplaced)        0.537     2.977    inst_memory_access_unit/reg_file_reg_r1_0_31_12_17_i_7_n_0
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     3.101 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_39/O
                         net (fo=2, unplaced)         0.913     4.014    inst_memory_access_unit/maccu_result[18]
                                                                      f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     4.138 f  inst_memory_access_unit/is_op0_eq_op1_carry__0_i_15/O
                         net (fo=13, unplaced)        0.952     5.090    inst_execution_unit/inst_alu/opfwd_exu_op0[18]
                                                                      f  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     5.214 r  inst_execution_unit/inst_alu/is_sign_op0_lt_op1_carry__1_i_3/O
                         net (fo=2, unplaced)         0.650     5.864    inst_execution_unit/inst_exu_branch_unit/DI[1]
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.371 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.371    inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__1_n_0
                                                                      r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  inst_execution_unit/inst_exu_branch_unit/is_sign_op0_lt_op1_carry__2/CO[3]
                         net (fo=1, unplaced)         0.918     7.403    inst_decode_unit/flush_rg_reg_1[0]
                                                                      r  inst_decode_unit/branch_pc_rg[0]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.527 f  inst_decode_unit/branch_pc_rg[0]_i_2/O
                         net (fo=3, unplaced)         0.467     7.994    inst_decode_unit/inst_execution_unit/inst_exu_branch_unit/branch_taken__9
                                                                      f  inst_decode_unit/branch_pc_rg[31]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     8.118 r  inst_decode_unit/branch_pc_rg[31]_i_2/O
                         net (fo=31, unplaced)        0.489     8.607    inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[27]_1
                                                                      r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[20]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.731 r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     8.731    inst_execution_unit/inst_exu_branch_unit/branch_pc[20]
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.789     0.789 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.549    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.640 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.439     2.079    inst_execution_unit/inst_exu_branch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_execution_unit/inst_exu_branch_unit/branch_pc_rg_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_imem_pc[0]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[0] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[0]
                                                                      r  i_imem_pc_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[0]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][0]/C

Slack:                    inf
  Source:                 i_imem_pc[10]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[10] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[10]
                                                                      r  i_imem_pc_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[10]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][10]/C

Slack:                    inf
  Source:                 i_imem_pc[11]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[11] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[11]
                                                                      r  i_imem_pc_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[11]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][11]/C

Slack:                    inf
  Source:                 i_imem_pc[12]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[12] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[12]
                                                                      r  i_imem_pc_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[12]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][12]/C

Slack:                    inf
  Source:                 i_imem_pc[13]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[13] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[13]
                                                                      r  i_imem_pc_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[13]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][13]/C

Slack:                    inf
  Source:                 i_imem_pc[14]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[14] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[14]
                                                                      r  i_imem_pc_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[14]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][14]/C

Slack:                    inf
  Source:                 i_imem_pc[15]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[15] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[15]
                                                                      r  i_imem_pc_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[15]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][15]/C

Slack:                    inf
  Source:                 i_imem_pc[16]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[16] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[16]
                                                                      r  i_imem_pc_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[16]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][16]/C

Slack:                    inf
  Source:                 i_imem_pc[17]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[17] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[17]
                                                                      r  i_imem_pc_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[17]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][17]/C

Slack:                    inf
  Source:                 i_imem_pc[18]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[18] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[18]
                                                                      r  i_imem_pc_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[18]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][18]/C

Slack:                    inf
  Source:                 i_imem_pc[19]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[19] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[19]
                                                                      r  i_imem_pc_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[19]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[19]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][19]/C

Slack:                    inf
  Source:                 i_imem_pc[1]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[1] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[1]
                                                                      r  i_imem_pc_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[1]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][1]/C

Slack:                    inf
  Source:                 i_imem_pc[20]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[20] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[20]
                                                                      r  i_imem_pc_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[20]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][20]/C

Slack:                    inf
  Source:                 i_imem_pc[21]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[21] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[21]
                                                                      r  i_imem_pc_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[21]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[21]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][21]/C

Slack:                    inf
  Source:                 i_imem_pc[22]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[22] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[22]
                                                                      r  i_imem_pc_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[22]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][22]/C

Slack:                    inf
  Source:                 i_imem_pc[23]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[23] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[23]
                                                                      r  i_imem_pc_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[23]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][23]/C

Slack:                    inf
  Source:                 i_imem_pc[24]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[24] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[24]
                                                                      r  i_imem_pc_IBUF[24]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[24]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[24]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][24]/C

Slack:                    inf
  Source:                 i_imem_pc[25]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[25] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[25]
                                                                      r  i_imem_pc_IBUF[25]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[25]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[25]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][25]/C

Slack:                    inf
  Source:                 i_imem_pc[26]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[26] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[26]
                                                                      r  i_imem_pc_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[26]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][26]/C

Slack:                    inf
  Source:                 i_imem_pc[27]
                            (input port)
  Destination:            inst_fetch_unit/instr_pc_rg_reg[0][27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_imem_pc[27] (IN)
                         net (fo=0)                   0.000     0.000    i_imem_pc[27]
                                                                      r  i_imem_pc_IBUF[27]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  i_imem_pc_IBUF[27]_inst/O
                         net (fo=1, unplaced)         0.337     0.489    inst_fetch_unit/D[27]
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.695    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.724 r  clk_IBUF_BUFG_inst/O
                         net (fo=658, unplaced)       0.259     0.983    inst_fetch_unit/clk_IBUF_BUFG
                         FDCE                                         r  inst_fetch_unit/instr_pc_rg_reg[0][27]/C





