/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/triger_counterTMR.v                                                           *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:57                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: triger_counter.v                                                                       *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-28 22:03:48                                                *
 *           File Size         : 858                                                                *
 *           MD5 hash          : a1e61cb447e6902aefd8641a6a627f94                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module triger_counterTMR(
  input wire  rstA ,
  input wire  rstB ,
  input wire  rstC ,
  input wire  clkA ,
  input wire  clkB ,
  input wire  clkC ,
  output wire  request_trigA ,
  output wire  request_trigB ,
  output wire  request_trigC 
);
reg  [2:0] cycles_cntA ;
reg  [2:0] request_cycle_cntA ;
reg  [2:0] cycles_cntB ;
reg  [2:0] request_cycle_cntB ;
reg  [2:0] cycles_cntC ;
reg  [2:0] request_cycle_cntC ;
initial
  begin
    cycles_cntA =  3'b100;
    request_cycle_cntA =  0;
  end
initial
  begin
    cycles_cntB =  3'b100;
    request_cycle_cntB =  0;
  end
initial
  begin
    cycles_cntC =  3'b100;
    request_cycle_cntC =  0;
  end

always @( posedge clkA )
  begin
    if (!rstA)
      request_cycle_cntA <= 3'b0;
    else
      begin
        if (request_trigA==1)
          request_cycle_cntA <= 3'b0;
        else
          request_cycle_cntA <= request_cycle_cntA+1'b1;
      end
  end

always @( posedge clkB )
  begin
    if (!rstB)
      request_cycle_cntB <= 3'b0;
    else
      begin
        if (request_trigB==1)
          request_cycle_cntB <= 3'b0;
        else
          request_cycle_cntB <= request_cycle_cntB+1'b1;
      end
  end

always @( posedge clkC )
  begin
    if (!rstC)
      request_cycle_cntC <= 3'b0;
    else
      begin
        if (request_trigC==1)
          request_cycle_cntC <= 3'b0;
        else
          request_cycle_cntC <= request_cycle_cntC+1'b1;
      end
  end
assign request_trigA =  (request_cycle_cntA==cycles_cntA) ? 1 : 0;
assign request_trigB =  (request_cycle_cntB==cycles_cntB) ? 1 : 0;
assign request_trigC =  (request_cycle_cntC==cycles_cntC) ? 1 : 0;
endmodule

