Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 16 19:04:47 2021
| Host         : Mcdoodles running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_base_wrapper_control_sets_placed.rpt
| Design       : zynq_base_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   410 |
|    Minimum number of control sets                        |   410 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1042 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   410 |
| >= 0 to < 4        |    35 |
| >= 4 to < 6        |    55 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    65 |
| >= 10 to < 12      |    24 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |    12 |
| >= 16              |   164 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1286 |          419 |
| No           | No                    | Yes                    |             132 |           44 |
| No           | Yes                   | No                     |             815 |          310 |
| Yes          | No                    | No                     |            2470 |          691 |
| Yes          | No                    | Yes                    |             120 |           26 |
| Yes          | Yes                   | No                     |            3375 |          954 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                                                 Enable Signal                                                                                                                                |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd2dre_valid_reg                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                              |                1 |              1 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                    |                1 |              1 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                       | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                           | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                1 |              1 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                       | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                1 |              1 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/bluYuv_U/zynq_base_v_tpg_0_0_tpgBackground_bluYuv_rom_U/blkYuv_ce0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/rst                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                            | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1153/DPtpgBarSelYuv_709_y_U/zynq_base_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom_U/E[0]                                                                                             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1153/DPtpgBarArray_U/zynq_base_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_rom_U/ap_enable_reg_pp0_iter1_reg                                                                                      |                1 |              3 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_7s_16s_16_4_1_U35/zynq_base_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/b_reg_47000                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |         3.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |         3.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |         3.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                     |                2 |              3 |         1.50 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                           | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                             | zynq_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                           | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                       | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                     | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                       | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                         |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                           | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                  |                1 |              4 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                       | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              4 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                               | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/tpgBarSelYuv_v_U/zynq_base_v_tpg_0_0_tpgBackground_tpgBarSelYuv_v_rom_U/tpgBarSelYuv_v_ce0                                                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                           | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              4 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                               | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/rst_clk_wiz_0_74M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                   | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                 |                2 |              4 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                            | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_state_reg[1]_2[0]                                                                                                                                                     | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                     | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                3 |              5 |         1.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | zynq_base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                1 |              5 |         5.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                     | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                     |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                          |                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                       | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_2[0]                                                                                                                                                                                                           | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              5 |         1.67 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/outpix_val_V_2_4_fu_3980                                                                                                                                                                                                               | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[2]_0                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1153/grp_tpgPatternDPColorSquare_fu_1153_ap_ready                                                                                                                                                   | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1153/xCount_V_1[0]                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1153/yCount_V_10                                                                                                                                                                                    | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1153/yCount_V_1                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                      |                2 |              6 |         3.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                     | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                     | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                             |                2 |              6 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/rst_clk_wiz_0_74M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | zynq_base_i/rst_clk_wiz_0_74M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                              | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | zynq_base_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                     | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                             | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | zynq_base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                               | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                3 |              7 |         2.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_7s_16s_16_4_1_U35/zynq_base_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/b_reg_47000                                                                                                                            | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/zynq_base_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q1_reg_2                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_7s_16s_16_4_1_U35/zynq_base_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/b_reg_47000                                                                                                                            | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/zynq_base_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/q0_reg_1                                                                                                                                       |                2 |              7 |         3.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_7s_16s_16_4_1_U35/zynq_base_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/b_reg_47000                                                                                                                            | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/zynq_base_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/SS[0]                                                                                                                                          |                2 |              7 |         3.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_0                                                                               | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                 |                2 |              7 |         3.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                                                                                                                                | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                          |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                           |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                                                                                                                             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                                                                                                                               | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                           | zynq_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready_reg_1[0]                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/Q[0]                                                                                                                                                                                                                               | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_1_16_reg_4518[7]_i_1_n_2                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/Q[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                                                                                                                                  | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                                                                                                                             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_V_0_3_fu_3900__0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/hdata_reg0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/hdata_loc_0_fu_422[7]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                     | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                                                                                                                          | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                    | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/rampVal                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/rampVal_1_reg0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                                  | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/rampVal_20                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/rampVal_2_loc_0_fu_402[7]_i_1_n_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/rampVal_loc_0_fu_482[7]_i_1_n_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/rampVal_3_loc_0_fu_486[7]_i_1_n_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                           | zynq_base_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                       | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter11_reg_13[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[0]_3[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                          | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                  |                1 |              8 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                    | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                3 |              8 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_6[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                      | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/hdata_flag_0_fu_4300                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                                           | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                  |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready_reg_0[0]                                                                                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/p_82_in                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | zynq_base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                                                                                                                                | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                           | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0[0]                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/outpix_val_V_0_3_fu_390187_out                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                             |                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                             |                4 |              9 |         2.25 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                3 |              9 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                            |                3 |              9 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                           | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                4 |              9 |         2.25 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                   | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |              9 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                   | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |         4.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                      |                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |         4.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                     |                3 |              9 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                4 |              9 |         2.25 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                       | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                3 |              9 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                           | zynq_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                              |                                                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                3 |              9 |         3.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/xCount_V_3[9]_i_2_n_2                                                                                                                                                                                                              | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/xCount_V_3[9]_i_1_n_2                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/yCount_V_30                                                                                                                                                                                                                        | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/yCount_V_3                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                     | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                5 |             10 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/yCount_V0                                                                                                                                                                                                                          | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/yCount_V                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             10 |         1.67 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1198/grp_reg_ap_uint_10_s_fu_249/E[0]                                                                                                                                                                  | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1198/grp_reg_ap_uint_10_s_fu_249/SR[0]                                                                                                                                                                   |                3 |             10 |         3.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |         5.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                3 |             10 |         3.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/xCount_V[9]_i_2_n_2                                                                                                                                                                                                                | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/xCount_V[9]_i_1_n_2                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |         5.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                          |                2 |             11 |         5.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/xBar_V[10]_i_2_n_2                                                                                                                                                                                                                 | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/xBar_V[10]_i_1_n_2                                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             11 |         5.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1198/ap_phi_reg_pp0_iter1_empty_reg_1220                                                                                                                                                               | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1198/vHatch[0]_i_1_n_2                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_6s_16s_16_4_1_U37/zynq_base_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/ap_block_pp0_stage0_subdone                                                                                                            | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                4 |             12 |         3.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |         6.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |         6.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                         | zynq_base_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/i_reg_204                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mul_mul_20s_9ns_28_4_1_U38/zynq_base_v_tpg_0_0_mul_mul_20s_9ns_28_4_1_DSP48_8_U/tpgSinTableArray_ce0                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                          | zynq_base_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                            | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count060_out                                                                                                                                                                                                         | zynq_base_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/p_0_in15_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/ap_enable_reg_pp0_iter10_reg[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |         6.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                        | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                   |                3 |             13 |         4.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                4 |             13 |         3.25 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                  |                5 |             13 |         2.60 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                5 |             13 |         2.60 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/s_axis_cmd_tvalid_reg[0]                                                                             | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/j_reg_215[0]_i_2_n_2                                                                                                                                                                                                     | zynq_base_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                              |                4 |             13 |         3.25 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/tpgTartanBarArray_U/zynq_base_v_tpg_0_0_tpgBackground_tpgTartanBarArray_rom_U/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                 | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                               | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                                                            |                5 |             14 |         2.80 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                  | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                                                                        |               10 |             14 |         1.40 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                                   | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                                                            |                6 |             14 |         2.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/E[0]                                                                                                  | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0[0]                    |                6 |             14 |         2.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                               | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                5 |             14 |         2.80 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                     | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                5 |             14 |         2.80 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                     |                6 |             14 |         2.33 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             15 |         3.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]            | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             15 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                                     | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_182                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state6                                                                                                                                                                                                                   | zynq_base_i/v_tpg_0/inst/tpgForeground_U0/y_reg_218                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/zonePlateVDelta                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                   |                                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/Q[1]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                       | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                       | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/zonePlateVAddr_loc_0_load_1_reg_47850                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                                                                                                                             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/x_reg_9040                                                                                                                                                                                                                         | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/x_reg_904                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/tpgSinTableArray_9bit_U/zynq_base_v_tpg_0_0_tpgBackground_tpgSinTableArray_9bit_rom_U/ap_enable_reg_pp0_iter0_reg                                                                                                                  |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                                                                                                                                | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/zonePlateVAddr                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                                                                                                                                  | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                                                                                                                              | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_2                                                                                                                                                                                                                 | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_2                                                                                                                                                                                                               | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                                                                                                                             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                    | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                                                                                                                              | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                                                                                                                              | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_2                                                                                                                                                                                                     | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[0]_8[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                                                                                                                     | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_2                                                                                                                                                                                                     | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                                                                                                                     | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_2                                                                                                                                                                                                          | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/icmp_ln527_reg_4624_pp0_iter3_reg_reg[0][0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/phi_mul_reg_9160                                                                                                                                                                                                                   | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/phi_mul_reg_916                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/zonePlateVAddr_loc_0_fu_442[15]_i_1_n_2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state16                                                                                                                                                                                                                  | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/y_reg_892                                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_read                                                                                                                                                                                                       | zynq_base_i/v_tpg_0/inst/tpgForeground_U0/x_reg_230                                                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                          | zynq_base_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                   |                                                                                                                                                                                                                                                                                |                3 |             19 |         6.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                            |                7 |             20 |         2.86 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | zynq_base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                4 |             21 |         5.25 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                 | zynq_base_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                      |                6 |             21 |         3.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                            | zynq_base_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                      |                6 |             21 |         3.50 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               10 |             21 |         2.10 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                     |                                                                                                                                                                                                                                                                                |                9 |             21 |         2.33 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                        | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                          |                5 |             22 |         4.40 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                                           | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                8 |             22 |         2.75 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                       |                7 |             22 |         3.14 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                4 |             22 |         5.50 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                                        |                                                                                                                                                                                                                                                                                |                4 |             23 |         5.75 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/shiftReg_ce                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                    |                                                                                                                                                                                                                                                                                |                4 |             24 |         6.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter2_pix_val_V_1_reg_274                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             24 |         1.60 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                       |                                                                                                                                                                                                                                                                                |               10 |             24 |         2.40 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                    |                                                                                                                                                                                                                                                                                |                4 |             24 |         6.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                        |                                                                                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSquare_fu_1153/DPtpgBarSelYuv_709_y_U/zynq_base_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_rom_U/E[0]                                                                                             |                                                                                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | zynq_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               11 |             25 |         2.27 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                         |                                                                                                                                                                                                                                                                                |               14 |             26 |         1.86 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                    |                                                                                                                                                                                                                                                                                |                8 |             27 |         3.38 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                   |                                                                                                                                                                                                                                                                                |                5 |             28 |         5.60 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                       | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                    |               12 |             29 |         2.42 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                           | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                    |               13 |             29 |         2.23 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             31 |         2.82 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                            | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                8 |             32 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                   | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |               10 |             32 |         3.20 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                 | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                 |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgForeground_U0/boxVCoord                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgForeground_U0/boxTop_fu_112[15]_i_1_n_2                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                 | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                     |                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                   |                7 |             32 |         4.57 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                       |                                                                                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                           |                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                         | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/s0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | zynq_base_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                  |               32 |             32 |         1.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/count0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                         | zynq_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/count_loc_0_fu_446[31]_i_2_n_2                                                                                                                                                                                                     | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/count_loc_0_fu_446                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/p_20_in                                                                                                                                                                                                                            | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/count_flag_0_fu_4541                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                   | zynq_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/s_loc_0_fu_470[31]_i_2_n_2                                                                                                                                                                                                         | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/s_loc_0_fu_470                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/s_new_0_fu_474                                                                                                                                                                                                                     | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/s_new_0_fu_474[31]_i_1_n_2                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                      | zynq_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                    | zynq_base_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_1198/ap_CS_fsm_reg[2]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               18 |             33 |         1.83 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                               | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |               12 |             33 |         2.75 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/outpix_val_V_0_3_fu_390189_out                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                   | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                       |                                                                                                                                                                                                                                                                                |               10 |             34 |         3.40 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                |                9 |             34 |         3.78 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               15 |             35 |         2.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                  |                6 |             35 |         5.83 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |               13 |             36 |         2.77 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                     | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                      |               11 |             36 |         3.27 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                          |                                                                                                                                                                                                                                                                                |               20 |             37 |         1.85 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                      |                                                                                                                                                                                                                                                                                |                6 |             38 |         6.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                               | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               12 |             38 |         3.17 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                7 |             38 |         5.43 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |               14 |             38 |         2.71 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                  | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                         |                7 |             38 |         5.43 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                                   | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                         |               11 |             38 |         3.45 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             39 |         7.80 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                8 |             40 |         5.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                          |                                                                                                                                                                                                                                                                                |                5 |             40 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                        |               10 |             40 |         4.00 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             41 |         3.73 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                        | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                6 |             42 |         7.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |               12 |             42 |         3.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                            | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                     |                6 |             43 |         7.17 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                                                                    |               27 |             46 |         1.70 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             47 |         5.88 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             47 |         5.88 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                          | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                9 |             48 |         5.33 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                |               13 |             48 |         3.69 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[0]                                                                    | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_resetn_i_reg                                                                                     |               12 |             48 |         4.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                |               10 |             48 |         4.80 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                     |                                                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/halt_i_reg[0]                                                                                                                | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                              |                9 |             50 |         5.56 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tvalid_reg                                                                                           |                                                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                         | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                              |                7 |             50 |         7.14 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                           |               11 |             51 |         4.64 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               19 |             53 |         2.79 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                |               18 |             57 |         3.17 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                |               16 |             57 |         3.56 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               14 |             58 |         4.14 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                          | zynq_base_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               20 |             58 |         2.90 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               18 |             59 |         3.28 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               20 |             64 |         3.20 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               17 |             64 |         3.76 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               17 |             67 |         3.94 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_hot_reg[0]_0[0]                                                                                                                |                                                                                                                                                                                                                                                                                |               15 |             67 |         4.47 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               26 |             72 |         2.77 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                                |               17 |             73 |         4.29 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                                |               18 |             73 |         4.06 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/grp_reg_int_s_fu_2923/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               23 |             74 |         3.22 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                         | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               14 |             77 |         5.50 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                     | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |               15 |             77 |         5.13 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                  | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               25 |             78 |         3.12 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                      | zynq_base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               17 |             78 |         4.59 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | zynq_base_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               22 |             86 |         3.91 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                |               11 |             88 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              | zynq_base_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |               34 |             95 |         2.79 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                         |                                                                                                                                                                                                                                                                                |               19 |             98 |         5.16 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                                |               13 |            104 |         8.00 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                      |                                                                                                                                                                                                                                                                                |               20 |            109 |         5.45 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             | zynq_base_i/v_tpg_0/inst/tpgBackground_U0/mac_muladd_8ns_6s_16s_16_4_1_U37/zynq_base_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/ap_block_pp0_stage0_subdone                                                                                                            |                                                                                                                                                                                                                                                                                |               31 |            232 |         7.48 |
|  zynq_base_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |              103 |            291 |         2.83 |
|  zynq_base_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |              319 |           1001 |         3.14 |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


