#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Wed Oct  9 10:48:27 2013
# Process ID: 27981
# Log file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/afs/ece.cmu.edu/usr/wtabib/.Xilinx/Vivado/tclapp/manifest.tcl'
start_gui
create_project virtex-7 /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/virtex-7 -part xc7vx485tffg1761-2
set_property board xilinx.com:virtex7:vc707:2.0 [current_project]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/ip'.
create_ip -name pcie_7x -version 2.1 -vendor xilinx.com -library ip -module_name pcie_7x_0
generate_target instantiation_template [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/virtex-7/virtex-7.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci] -force
Generating IP 'pcie_7x_0'...
Delivering 'Verilog Instantiation Template' file for IP 'pcie_7x_0'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/virtex-7/virtex-7.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci]
Generating IP 'pcie_7x_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'pcie_7x_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'pcie_7x_0'
Generating IP 'pcie_7x_0'...
Delivering 'Verilog Synthesis' files for IP 'pcie_7x_0'.
Generating IP 'pcie_7x_0'...
Delivering 'Verilog Simulation' files for IP 'pcie_7x_0'.
Generating IP 'pcie_7x_0'...
Delivering 'Examples' files for IP 'pcie_7x_0'.
Delivering 'Examples Simulation' files for IP 'pcie_7x_0'.
Delivering 'Examples Script Extension' files for IP 'pcie_7x_0'.
Delivering 'Any Language Examples Script' files for IP 'pcie_7x_0'.
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3787.934 ; gain = 0.000
set_property -dict [list CONFIG.Maximum_Link_Width {X8} CONFIG.Bar0_Scale {Megabytes} CONFIG.Xlnx_Ref_Board {VC707}] [get_ips pcie_7x_0]
generate_target instantiation_template [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/virtex-7/virtex-7.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci] -force
Generating IP 'pcie_7x_0'...
Delivering 'Verilog Instantiation Template' file for IP 'pcie_7x_0'.
generate_target all [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/virtex-7/virtex-7.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci]
Generating IP 'pcie_7x_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'pcie_7x_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'pcie_7x_0'
Generating IP 'pcie_7x_0'...
Delivering 'Verilog Synthesis' files for IP 'pcie_7x_0'.
Generating IP 'pcie_7x_0'...
Delivering 'Verilog Simulation' files for IP 'pcie_7x_0'.
Generating IP 'pcie_7x_0'...
Delivering 'Examples' files for IP 'pcie_7x_0'.
Delivering 'Examples Simulation' files for IP 'pcie_7x_0'.
Delivering 'Examples Script Extension' files for IP 'pcie_7x_0'.
Delivering 'Any Language Examples Script' files for IP 'pcie_7x_0'.
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3791.000 ; gain = 0.000
set_property -dict [list CONFIG.Bar0_Size {1}] [get_ips pcie_7x_0]
generate_target instantiation_template [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/virtex-7/virtex-7.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci] -force
Generating IP 'pcie_7x_0'...
Delivering 'Verilog Instantiation Template' file for IP 'pcie_7x_0'.
generate_target all [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/virtex-7/virtex-7.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci]
Generating IP 'pcie_7x_0'...
INFO: [IP_Flow 19-1706] Not generating up to date 'Instantiation Template' target for IP 'pcie_7x_0'.
INFO: [IP_Flow 19-120] Not generating up to date IP 'pcie_7x_0'
Generating IP 'pcie_7x_0'...
Delivering 'Verilog Synthesis' files for IP 'pcie_7x_0'.
Generating IP 'pcie_7x_0'...
Delivering 'Verilog Simulation' files for IP 'pcie_7x_0'.
Generating IP 'pcie_7x_0'...
Delivering 'Examples' files for IP 'pcie_7x_0'.
Delivering 'Examples Simulation' files for IP 'pcie_7x_0'.
Delivering 'Examples Script Extension' files for IP 'pcie_7x_0'.
Delivering 'Any Language Examples Script' files for IP 'pcie_7x_0'.
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3832.625 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 10:53:43 2013...
