;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 4
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0
ProcessPrefetchHints = 1
PrefetchHistorySize = 10

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 4
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 2
IntMult.OpLat = 2
IntMult.IssueLat = 2
IntDiv.Count = 1
IntDiv.OpLat = 5
IntDiv.IssueLat = 5
EffAddr.Count = 4
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 4
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 2
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 2
FloatAdd.Count = 2
FloatAdd.OpLat = 5
FloatAdd.IssueLat = 5
FloatComp.Count = 2
FloatComp.OpLat = 2
FloatComp.IssueLat = 2
FloatMult.Count = 1
FloatMult.OpLat = 10
FloatMult.IssueLat = 10
FloatDiv.Count = 1
FloatDiv.OpLat = 15
FloatDiv.IssueLat = 15
FloatComplex.Count = 1
FloatComplex.OpLat = 20
FloatComplex.IssueLat = 20
XMMIntAdd.Count = 1
XMMIntAdd.OpLat = 1
XMMIntAdd.IssueLat = 1
XMMIntMult.Count = 1
XMMIntMult.OpLat = 2
XMMIntMult.IssueLat = 2
XMMIntDiv.Count = 1
XMMIntDiv.OpLat = 5
XMMIntDiv.IssueLat = 5
XMMLogic.Count = 1
XMMLogic.OpLat = 1
XMMLogic.IssueLat = 1
XMMFloatAdd.Count = 1
XMMFloatAdd.OpLat = 5
XMMFloatAdd.IssueLat = 5
XMMFloatComp.Count = 1
XMMFloatComp.OpLat = 2
XMMFloatComp.IssueLat = 2
XMMFloatMult.Count = 1
XMMFloatMult.OpLat = 10
XMMFloatMult.IssueLat = 10
XMMFloatDiv.Count = 1
XMMFloatDiv.OpLat = 15
XMMFloatDiv.IssueLat = 15
XMMFloatConv.Count = 1
XMMFloatConv.OpLat = 5
XMMFloatConv.IssueLat = 5
XMMFloatComplex.Count = 1
XMMFloatComplex.OpLat = 20
XMMFloatComplex.IssueLat = 20

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]

Cycles = 347797
Time = 0.47
CyclesPerSecond = 743254
MemoryUsed = 9302016
MemoryUsedMax = 9302016

; Dispatch stage
Dispatch.Uop.nop = 933
Dispatch.Uop.move = 10955
Dispatch.Uop.add = 17294
Dispatch.Uop.sub = 31616
Dispatch.Uop.mult = 58
Dispatch.Uop.div = 63
Dispatch.Uop.effaddr = 87962
Dispatch.Uop.and = 12477
Dispatch.Uop.or = 471
Dispatch.Uop.xor = 2989
Dispatch.Uop.not = 31
Dispatch.Uop.shift = 1242
Dispatch.Uop.sign = 976
Dispatch.Uop.fmove = 295
Dispatch.Uop.fsign = 3
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 148
Dispatch.Uop.fpop = 145
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 57082
Dispatch.Uop.store = 29176
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1599
Dispatch.Uop.ret = 1395
Dispatch.Uop.jump = 3379
Dispatch.Uop.branch = 30894
Dispatch.Uop.ibranch = 797
Dispatch.Uop.syscall = 32
Dispatch.Integer = 147948
Dispatch.Logic = 18186
Dispatch.FloatingPoint = 591
Dispatch.Memory = 86258
Dispatch.Ctrl = 38064
Dispatch.WndSwitch = 2994
Dispatch.Total = 292012
Dispatch.IPC = 0.8396
Dispatch.DutyCycle = 0.2099

; Issue stage
Issue.Uop.nop = 865
Issue.Uop.move = 9774
Issue.Uop.add = 15401
Issue.Uop.sub = 26762
Issue.Uop.mult = 47
Issue.Uop.div = 54
Issue.Uop.effaddr = 81599
Issue.Uop.and = 10223
Issue.Uop.or = 359
Issue.Uop.xor = 2677
Issue.Uop.not = 27
Issue.Uop.shift = 1077
Issue.Uop.sign = 831
Issue.Uop.fmove = 271
Issue.Uop.fsign = 3
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 144
Issue.Uop.fpop = 145
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 51345
Issue.Uop.store = 21971
Issue.Uop.prefetch = 0
Issue.Uop.call = 1523
Issue.Uop.ret = 1208
Issue.Uop.jump = 3197
Issue.Uop.branch = 25052
Issue.Uop.ibranch = 344
Issue.Uop.syscall = 32
Issue.Integer = 133637
Issue.Logic = 15194
Issue.FloatingPoint = 563
Issue.Memory = 73316
Issue.Ctrl = 31324
Issue.WndSwitch = 2731
Issue.Total = 254931
Issue.IPC = 0.733
Issue.DutyCycle = 0.1832

; Commit stage
Commit.Uop.nop = 245
Commit.Uop.move = 8051
Commit.Uop.add = 12288
Commit.Uop.sub = 23094
Commit.Uop.mult = 45
Commit.Uop.div = 53
Commit.Uop.effaddr = 63686
Commit.Uop.and = 8553
Commit.Uop.or = 308
Commit.Uop.xor = 2343
Commit.Uop.not = 18
Commit.Uop.shift = 1041
Commit.Uop.sign = 620
Commit.Uop.fmove = 208
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 103
Commit.Uop.fpop = 103
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 40986
Commit.Uop.store = 21971
Commit.Uop.prefetch = 0
Commit.Uop.call = 1124
Commit.Uop.ret = 1116
Commit.Uop.jump = 2300
Commit.Uop.branch = 22005
Commit.Uop.ibranch = 333
Commit.Uop.syscall = 23
Commit.Integer = 107217
Commit.Logic = 12883
Commit.FloatingPoint = 414
Commit.Memory = 62957
Commit.Ctrl = 26878
Commit.WndSwitch = 2240
Commit.Total = 210617
Commit.IPC = 0.6056
Commit.DutyCycle = 0.1514

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 26878
Commit.Squashed = 81372
Commit.Mispred = 2884
Commit.PredAcc = 0.8927


; Statistics for core 0
[ c0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 42163
fu.IntAdd.Denied = 42163
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 47
fu.IntMult.Denied = 47
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 54
fu.IntDiv.Denied = 54
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 81599
fu.EffAddr.Denied = 81599
fu.EffAddr.WaitingTime = 0.04757
fu.Logic.Accesses = 15194
fu.Logic.Denied = 15194
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 3
fu.FloatSimple.Denied = 3
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 210640
Dispatch.Stall.spec = 81372
Dispatch.Stall.uop_queue = 763544
Dispatch.Stall.rob = 334701
Dispatch.Stall.iq = 665
Dispatch.Stall.lsq = 175
Dispatch.Stall.rename = 91
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 933
Dispatch.Uop.move = 10955
Dispatch.Uop.add = 17294
Dispatch.Uop.sub = 31616
Dispatch.Uop.mult = 58
Dispatch.Uop.div = 63
Dispatch.Uop.effaddr = 87962
Dispatch.Uop.and = 12477
Dispatch.Uop.or = 471
Dispatch.Uop.xor = 2989
Dispatch.Uop.not = 31
Dispatch.Uop.shift = 1242
Dispatch.Uop.sign = 976
Dispatch.Uop.fmove = 295
Dispatch.Uop.fsign = 3
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 148
Dispatch.Uop.fpop = 145
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 57082
Dispatch.Uop.store = 29176
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1599
Dispatch.Uop.ret = 1395
Dispatch.Uop.jump = 3379
Dispatch.Uop.branch = 30894
Dispatch.Uop.ibranch = 797
Dispatch.Uop.syscall = 32
Dispatch.Integer = 147948
Dispatch.Logic = 18186
Dispatch.FloatingPoint = 591
Dispatch.Memory = 86258
Dispatch.Ctrl = 38064
Dispatch.WndSwitch = 2994
Dispatch.Total = 292012
Dispatch.IPC = 0.8396
Dispatch.DutyCycle = 0.2099

; Issue stage
Issue.Uop.nop = 865
Issue.Uop.move = 9774
Issue.Uop.add = 15401
Issue.Uop.sub = 26762
Issue.Uop.mult = 47
Issue.Uop.div = 54
Issue.Uop.effaddr = 81599
Issue.Uop.and = 10223
Issue.Uop.or = 359
Issue.Uop.xor = 2677
Issue.Uop.not = 27
Issue.Uop.shift = 1077
Issue.Uop.sign = 831
Issue.Uop.fmove = 271
Issue.Uop.fsign = 3
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 144
Issue.Uop.fpop = 145
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 51345
Issue.Uop.store = 21971
Issue.Uop.prefetch = 0
Issue.Uop.call = 1523
Issue.Uop.ret = 1208
Issue.Uop.jump = 3197
Issue.Uop.branch = 25052
Issue.Uop.ibranch = 344
Issue.Uop.syscall = 32
Issue.Integer = 133637
Issue.Logic = 15194
Issue.FloatingPoint = 563
Issue.Memory = 73316
Issue.Ctrl = 31324
Issue.WndSwitch = 2731
Issue.Total = 254931
Issue.IPC = 0.733
Issue.DutyCycle = 0.1832

; Commit stage
Commit.Uop.nop = 245
Commit.Uop.move = 8051
Commit.Uop.add = 12288
Commit.Uop.sub = 23094
Commit.Uop.mult = 45
Commit.Uop.div = 53
Commit.Uop.effaddr = 63686
Commit.Uop.and = 8553
Commit.Uop.or = 308
Commit.Uop.xor = 2343
Commit.Uop.not = 18
Commit.Uop.shift = 1041
Commit.Uop.sign = 620
Commit.Uop.fmove = 208
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 103
Commit.Uop.fpop = 103
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 40986
Commit.Uop.store = 21971
Commit.Uop.prefetch = 0
Commit.Uop.call = 1124
Commit.Uop.ret = 1116
Commit.Uop.jump = 2300
Commit.Uop.branch = 22005
Commit.Uop.ibranch = 333
Commit.Uop.syscall = 23
Commit.Integer = 107217
Commit.Logic = 12883
Commit.FloatingPoint = 414
Commit.Memory = 62957
Commit.Ctrl = 26878
Commit.WndSwitch = 2240
Commit.Total = 210617
Commit.IPC = 0.6056
Commit.DutyCycle = 0.1514

; Committed branches
Commit.Branches = 26878
Commit.Squashed = 81372
Commit.Mispred = 2884
Commit.PredAcc = 0.8927

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ c0t0 ]

; Dispatch stage
Dispatch.Uop.nop = 933
Dispatch.Uop.move = 10955
Dispatch.Uop.add = 17294
Dispatch.Uop.sub = 31616
Dispatch.Uop.mult = 58
Dispatch.Uop.div = 63
Dispatch.Uop.effaddr = 87962
Dispatch.Uop.and = 12477
Dispatch.Uop.or = 471
Dispatch.Uop.xor = 2989
Dispatch.Uop.not = 31
Dispatch.Uop.shift = 1242
Dispatch.Uop.sign = 976
Dispatch.Uop.fmove = 295
Dispatch.Uop.fsign = 3
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 148
Dispatch.Uop.fpop = 145
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 57082
Dispatch.Uop.store = 29176
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 1599
Dispatch.Uop.ret = 1395
Dispatch.Uop.jump = 3379
Dispatch.Uop.branch = 30894
Dispatch.Uop.ibranch = 797
Dispatch.Uop.syscall = 32
Dispatch.Integer = 147948
Dispatch.Logic = 18186
Dispatch.FloatingPoint = 591
Dispatch.Memory = 86258
Dispatch.Ctrl = 38064
Dispatch.WndSwitch = 2994
Dispatch.Total = 292012
Dispatch.IPC = 0.8396
Dispatch.DutyCycle = 0.2099

; Issue stage
Issue.Uop.nop = 865
Issue.Uop.move = 9774
Issue.Uop.add = 15401
Issue.Uop.sub = 26762
Issue.Uop.mult = 47
Issue.Uop.div = 54
Issue.Uop.effaddr = 81599
Issue.Uop.and = 10223
Issue.Uop.or = 359
Issue.Uop.xor = 2677
Issue.Uop.not = 27
Issue.Uop.shift = 1077
Issue.Uop.sign = 831
Issue.Uop.fmove = 271
Issue.Uop.fsign = 3
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 144
Issue.Uop.fpop = 145
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 51345
Issue.Uop.store = 21971
Issue.Uop.prefetch = 0
Issue.Uop.call = 1523
Issue.Uop.ret = 1208
Issue.Uop.jump = 3197
Issue.Uop.branch = 25052
Issue.Uop.ibranch = 344
Issue.Uop.syscall = 32
Issue.Integer = 133637
Issue.Logic = 15194
Issue.FloatingPoint = 563
Issue.Memory = 73316
Issue.Ctrl = 31324
Issue.WndSwitch = 2731
Issue.Total = 254931
Issue.IPC = 0.733
Issue.DutyCycle = 0.1832

; Commit stage
Commit.Uop.nop = 245
Commit.Uop.move = 8051
Commit.Uop.add = 12288
Commit.Uop.sub = 23094
Commit.Uop.mult = 45
Commit.Uop.div = 53
Commit.Uop.effaddr = 63686
Commit.Uop.and = 8553
Commit.Uop.or = 308
Commit.Uop.xor = 2343
Commit.Uop.not = 18
Commit.Uop.shift = 1041
Commit.Uop.sign = 620
Commit.Uop.fmove = 208
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 103
Commit.Uop.fpop = 103
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 40986
Commit.Uop.store = 21971
Commit.Uop.prefetch = 0
Commit.Uop.call = 1124
Commit.Uop.ret = 1116
Commit.Uop.jump = 2300
Commit.Uop.branch = 22005
Commit.Uop.ibranch = 333
Commit.Uop.syscall = 23
Commit.Integer = 107217
Commit.Logic = 12883
Commit.FloatingPoint = 414
Commit.Memory = 62957
Commit.Ctrl = 26878
Commit.WndSwitch = 2240
Commit.Total = 210617
Commit.IPC = 0.6056
Commit.DutyCycle = 0.1514

; Committed branches
Commit.Branches = 26878
Commit.Squashed = 81372
Commit.Mispred = 2884
Commit.PredAcc = 0.8927

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 64
ROB.Full = 0
ROB.Reads = 210617
ROB.Writes = 292012
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 181615
IQ.Writes = 205754
IQ.WakeupAccesses = 249064
LSQ.Size = 20
LSQ.Full = 0
LSQ.Reads = 73316
LSQ.Writes = 86258
RF_Int.Size = 80
RF_Int.Full = 0
RF_Int.Reads = 294423
RF_Int.Writes = 195679
RF_Fp.Size = 40
RF_Fp.Full = 0
RF_Fp.Reads = 146
RF_Fp.Writes = 113
RAT.IntReads = 343279
RAT.IntWrites = 191878
RAT.FpReads = 149
RAT.FpWrites = 155
BTB.Reads = 32324
BTB.Writes = 26878


; Statistics for core 1
[ c1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 1391188

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 1 - thread 0
[ c1t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 64
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 20
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 80
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 40
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 2
[ c2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 1391188

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 2 - thread 0
[ c2t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 64
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 20
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 80
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 40
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0


; Statistics for core 3
[ c3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 0
fu.IntAdd.Denied = 0
fu.IntAdd.WaitingTime = 0
fu.IntMult.Accesses = 0
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 0
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 0
fu.EffAddr.Denied = 0
fu.EffAddr.WaitingTime = 0
fu.Logic.Accesses = 0
fu.Logic.Denied = 0
fu.Logic.WaitingTime = 0
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatComp.Accesses = 0
fu.FloatComp.Denied = 0
fu.FloatComp.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XMMIntAdd.Accesses = 0
fu.XMMIntAdd.Denied = 0
fu.XMMIntAdd.WaitingTime = 0
fu.XMMIntMult.Accesses = 0
fu.XMMIntMult.Denied = 0
fu.XMMIntMult.WaitingTime = 0
fu.XMMIntDiv.Accesses = 0
fu.XMMIntDiv.Denied = 0
fu.XMMIntDiv.WaitingTime = 0
fu.XMMLogic.Accesses = 0
fu.XMMLogic.Denied = 0
fu.XMMLogic.WaitingTime = 0
fu.XMMFloatAdd.Accesses = 0
fu.XMMFloatAdd.Denied = 0
fu.XMMFloatAdd.WaitingTime = 0
fu.XMMFloatComp.Accesses = 0
fu.XMMFloatComp.Denied = 0
fu.XMMFloatComp.WaitingTime = 0
fu.XMMFloatMult.Accesses = 0
fu.XMMFloatMult.Denied = 0
fu.XMMFloatMult.WaitingTime = 0
fu.XMMFloatDiv.Accesses = 0
fu.XMMFloatDiv.Denied = 0
fu.XMMFloatDiv.WaitingTime = 0
fu.XMMFloatConv.Accesses = 0
fu.XMMFloatConv.Denied = 0
fu.XMMFloatConv.WaitingTime = 0
fu.XMMFloatComplex.Accesses = 0
fu.XMMFloatComplex.Denied = 0
fu.XMMFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 0
Dispatch.Stall.spec = 0
Dispatch.Stall.uop_queue = 0
Dispatch.Stall.rob = 0
Dispatch.Stall.iq = 0
Dispatch.Stall.lsq = 0
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 1391188

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point register file)
;    Size - Available size
;    Occupancy - Average number of occupied entries
;    Full - Number of cycles when the structure was full
;    Reads, Writes - Accesses to the structure


; Statistics for core 3 - thread 0
[ c3t0 ]

; Dispatch stage
Dispatch.Uop.nop = 0
Dispatch.Uop.move = 0
Dispatch.Uop.add = 0
Dispatch.Uop.sub = 0
Dispatch.Uop.mult = 0
Dispatch.Uop.div = 0
Dispatch.Uop.effaddr = 0
Dispatch.Uop.and = 0
Dispatch.Uop.or = 0
Dispatch.Uop.xor = 0
Dispatch.Uop.not = 0
Dispatch.Uop.shift = 0
Dispatch.Uop.sign = 0
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 0
Dispatch.Uop.store = 0
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 0
Dispatch.Uop.ret = 0
Dispatch.Uop.jump = 0
Dispatch.Uop.branch = 0
Dispatch.Uop.ibranch = 0
Dispatch.Uop.syscall = 0
Dispatch.Integer = 0
Dispatch.Logic = 0
Dispatch.FloatingPoint = 0
Dispatch.Memory = 0
Dispatch.Ctrl = 0
Dispatch.WndSwitch = 0
Dispatch.Total = 0
Dispatch.IPC = 0
Dispatch.DutyCycle = 0

; Issue stage
Issue.Uop.nop = 0
Issue.Uop.move = 0
Issue.Uop.add = 0
Issue.Uop.sub = 0
Issue.Uop.mult = 0
Issue.Uop.div = 0
Issue.Uop.effaddr = 0
Issue.Uop.and = 0
Issue.Uop.or = 0
Issue.Uop.xor = 0
Issue.Uop.not = 0
Issue.Uop.shift = 0
Issue.Uop.sign = 0
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 0
Issue.Uop.store = 0
Issue.Uop.prefetch = 0
Issue.Uop.call = 0
Issue.Uop.ret = 0
Issue.Uop.jump = 0
Issue.Uop.branch = 0
Issue.Uop.ibranch = 0
Issue.Uop.syscall = 0
Issue.Integer = 0
Issue.Logic = 0
Issue.FloatingPoint = 0
Issue.Memory = 0
Issue.Ctrl = 0
Issue.WndSwitch = 0
Issue.Total = 0
Issue.IPC = 0
Issue.DutyCycle = 0

; Commit stage
Commit.Uop.nop = 0
Commit.Uop.move = 0
Commit.Uop.add = 0
Commit.Uop.sub = 0
Commit.Uop.mult = 0
Commit.Uop.div = 0
Commit.Uop.effaddr = 0
Commit.Uop.and = 0
Commit.Uop.or = 0
Commit.Uop.xor = 0
Commit.Uop.not = 0
Commit.Uop.shift = 0
Commit.Uop.sign = 0
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 0
Commit.Uop.store = 0
Commit.Uop.prefetch = 0
Commit.Uop.call = 0
Commit.Uop.ret = 0
Commit.Uop.jump = 0
Commit.Uop.branch = 0
Commit.Uop.ibranch = 0
Commit.Uop.syscall = 0
Commit.Integer = 0
Commit.Logic = 0
Commit.FloatingPoint = 0
Commit.Memory = 0
Commit.Ctrl = 0
Commit.WndSwitch = 0
Commit.Total = 0
Commit.IPC = 0
Commit.DutyCycle = 0

; Committed branches
Commit.Branches = 0
Commit.Squashed = 0
Commit.Mispred = 0
Commit.PredAcc = 0

; Structure statistics (reorder buffer, instruction queue, load-store queue,
; integer/floating-point register file, and renaming table)
ROB.Size = 64
ROB.Full = 0
ROB.Reads = 0
ROB.Writes = 0
IQ.Size = 40
IQ.Full = 0
IQ.Reads = 0
IQ.Writes = 0
IQ.WakeupAccesses = 0
LSQ.Size = 20
LSQ.Full = 0
LSQ.Reads = 0
LSQ.Writes = 0
RF_Int.Size = 80
RF_Int.Full = 0
RF_Int.Reads = 0
RF_Int.Writes = 0
RF_Fp.Size = 40
RF_Fp.Full = 0
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RAT.IntReads = 0
RAT.IntWrites = 0
RAT.FpReads = 0
RAT.FpWrites = 0
BTB.Reads = 0
BTB.Writes = 0

