#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5594ce431080 .scope module, "tb_regfile" "tb_regfile" 2 17;
 .timescale -9 -12;
v0x5594ce4566d0_0 .var "clk", 0 0;
v0x5594ce456790_0 .var/i "errors", 31 0;
v0x5594ce456850_0 .var "rd_addr", 4 0;
v0x5594ce4568f0_0 .var "rd_data", 31 0;
v0x5594ce456990_0 .var "rd_wen", 0 0;
v0x5594ce456a30_0 .var "rs1_addr", 4 0;
v0x5594ce456ad0_0 .net "rs1_data", 31 0, L_0x5594ce467250;  1 drivers
v0x5594ce456ba0_0 .var "rs2_addr", 4 0;
v0x5594ce456c70_0 .net "rs2_data", 31 0, L_0x5594ce467810;  1 drivers
v0x5594ce456d40_0 .var "rst_n", 0 0;
v0x5594ce456e10_0 .var/i "tests", 31 0;
E_0x5594ce424be0 .event posedge, v0x5594ce455c90_0;
E_0x5594ce425060 .event negedge, v0x5594ce455c90_0;
S_0x5594ce3d4550 .scope module, "dut" "regfile" 2 41, 3 2 0, S_0x5594ce431080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 32 "rd_data";
    .port_info 8 /INPUT 1 "rd_wen";
L_0x7f6d38c2d018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5594ce40a680_0 .net/2u *"_ivl_0", 4 0, L_0x7f6d38c2d018;  1 drivers
L_0x7f6d38c2d0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5594ce40a840_0 .net *"_ivl_11", 1 0, L_0x7f6d38c2d0a8;  1 drivers
L_0x7f6d38c2d0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5594ce40acf0_0 .net/2u *"_ivl_14", 4 0, L_0x7f6d38c2d0f0;  1 drivers
v0x5594ce40aee0_0 .net *"_ivl_16", 0 0, L_0x5594ce467460;  1 drivers
L_0x7f6d38c2d138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5594ce40b3c0_0 .net/2u *"_ivl_18", 31 0, L_0x7f6d38c2d138;  1 drivers
v0x5594ce40b5b0_0 .net *"_ivl_2", 0 0, L_0x5594ce456ee0;  1 drivers
v0x5594ce40b900_0 .net *"_ivl_20", 31 0, L_0x5594ce4675f0;  1 drivers
v0x5594ce455830_0 .net *"_ivl_22", 6 0, L_0x5594ce4676d0;  1 drivers
L_0x7f6d38c2d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5594ce455910_0 .net *"_ivl_25", 1 0, L_0x7f6d38c2d180;  1 drivers
L_0x7f6d38c2d060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5594ce4559f0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6d38c2d060;  1 drivers
v0x5594ce455ad0_0 .net *"_ivl_6", 31 0, L_0x5594ce467010;  1 drivers
v0x5594ce455bb0_0 .net *"_ivl_8", 6 0, L_0x5594ce467110;  1 drivers
v0x5594ce455c90_0 .net "clk", 0 0, v0x5594ce4566d0_0;  1 drivers
v0x5594ce455d50_0 .var/i "i", 31 0;
v0x5594ce455e30_0 .net "rd_addr", 4 0, v0x5594ce456850_0;  1 drivers
v0x5594ce455f10_0 .net "rd_data", 31 0, v0x5594ce4568f0_0;  1 drivers
v0x5594ce455ff0_0 .net "rd_wen", 0 0, v0x5594ce456990_0;  1 drivers
v0x5594ce4560b0 .array "registers", 31 0, 31 0;
v0x5594ce456170_0 .net "rs1_addr", 4 0, v0x5594ce456a30_0;  1 drivers
v0x5594ce456250_0 .net "rs1_data", 31 0, L_0x5594ce467250;  alias, 1 drivers
v0x5594ce456330_0 .net "rs2_addr", 4 0, v0x5594ce456ba0_0;  1 drivers
v0x5594ce456410_0 .net "rs2_data", 31 0, L_0x5594ce467810;  alias, 1 drivers
v0x5594ce4564f0_0 .net "rst_n", 0 0, v0x5594ce456d40_0;  1 drivers
E_0x5594ce4254d0/0 .event negedge, v0x5594ce4564f0_0;
E_0x5594ce4254d0/1 .event posedge, v0x5594ce455c90_0;
E_0x5594ce4254d0 .event/or E_0x5594ce4254d0/0, E_0x5594ce4254d0/1;
L_0x5594ce456ee0 .cmp/eq 5, v0x5594ce456a30_0, L_0x7f6d38c2d018;
L_0x5594ce467010 .array/port v0x5594ce4560b0, L_0x5594ce467110;
L_0x5594ce467110 .concat [ 5 2 0 0], v0x5594ce456a30_0, L_0x7f6d38c2d0a8;
L_0x5594ce467250 .functor MUXZ 32, L_0x5594ce467010, L_0x7f6d38c2d060, L_0x5594ce456ee0, C4<>;
L_0x5594ce467460 .cmp/eq 5, v0x5594ce456ba0_0, L_0x7f6d38c2d0f0;
L_0x5594ce4675f0 .array/port v0x5594ce4560b0, L_0x5594ce4676d0;
L_0x5594ce4676d0 .concat [ 5 2 0 0], v0x5594ce456ba0_0, L_0x7f6d38c2d180;
L_0x5594ce467810 .functor MUXZ 32, L_0x5594ce4675f0, L_0x7f6d38c2d138, L_0x5594ce467460, C4<>;
    .scope S_0x5594ce3d4550;
T_0 ;
    %wait E_0x5594ce4254d0;
    %load/vec4 v0x5594ce4564f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5594ce455d50_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5594ce455d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5594ce455d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5594ce4560b0, 0, 4;
    %load/vec4 v0x5594ce455d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce455d50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5594ce455ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x5594ce455e30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5594ce455f10_0;
    %load/vec4 v0x5594ce455e30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5594ce4560b0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5594ce431080;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5594ce456790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5594ce456e10_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x5594ce431080;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594ce4566d0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5594ce4566d0_0;
    %inv;
    %store/vec4 v0x5594ce4566d0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x5594ce431080;
T_3 ;
    %vpi_call 2 68 "$dumpfile", "build/regfile.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5594ce431080 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594ce456d40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5594ce456a30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5594ce456ba0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5594ce456850_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5594ce4568f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594ce456990_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594ce456d40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 84 "$display", "========================================" {0 0 0};
    %vpi_call 2 85 "$display", "Register File Testbench" {0 0 0};
    %vpi_call 2 86 "$display", "========================================" {0 0 0};
    %vpi_call 2 87 "$display", "\000" {0 0 0};
    %vpi_call 2 92 "$display", "Test 1: Write and read x5" {0 0 0};
    %wait E_0x5594ce425060;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5594ce456850_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5594ce4568f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594ce456990_0, 0, 1;
    %wait E_0x5594ce424be0;
    %wait E_0x5594ce425060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594ce456990_0, 0, 1;
    %wait E_0x5594ce424be0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5594ce456a30_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x5594ce456e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456e10_0, 0, 32;
    %load/vec4 v0x5594ce456ad0_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 2 107 "$display", "  FAIL: Expected 0xDEADBEEF, got 0x%h", v0x5594ce456ad0_0 {0 0 0};
    %load/vec4 v0x5594ce456790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456790_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 110 "$display", "  PASS: Read correct value 0x%h", v0x5594ce456ad0_0 {0 0 0};
T_3.1 ;
    %vpi_call 2 116 "$display", "\000" {0 0 0};
    %vpi_call 2 117 "$display", "Test 2: x0 hardwired to 0 (read)" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5594ce456a30_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x5594ce456e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456e10_0, 0, 32;
    %load/vec4 v0x5594ce456ad0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 6;
    %vpi_call 2 123 "$display", "  FAIL: x0 should be 0, got 0x%h", v0x5594ce456ad0_0 {0 0 0};
    %load/vec4 v0x5594ce456790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456790_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 126 "$display", "  PASS: x0 reads as 0" {0 0 0};
T_3.3 ;
    %vpi_call 2 132 "$display", "\000" {0 0 0};
    %vpi_call 2 133 "$display", "Test 3: x0 hardwired to 0 (write ignored)" {0 0 0};
    %wait E_0x5594ce425060;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5594ce456850_0, 0, 5;
    %pushi/vec4 3134959034, 0, 32;
    %store/vec4 v0x5594ce4568f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594ce456990_0, 0, 1;
    %wait E_0x5594ce424be0;
    %wait E_0x5594ce425060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594ce456990_0, 0, 1;
    %wait E_0x5594ce424be0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5594ce456a30_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x5594ce456e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456e10_0, 0, 32;
    %load/vec4 v0x5594ce456ad0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.4, 6;
    %vpi_call 2 148 "$display", "  FAIL: x0 should remain 0, got 0x%h", v0x5594ce456ad0_0 {0 0 0};
    %load/vec4 v0x5594ce456790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456790_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 151 "$display", "  PASS: Write to x0 ignored" {0 0 0};
T_3.5 ;
    %vpi_call 2 157 "$display", "\000" {0 0 0};
    %vpi_call 2 158 "$display", "Test 4: Write and read multiple registers" {0 0 0};
    %wait E_0x5594ce425060;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5594ce456850_0, 0, 5;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x5594ce4568f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594ce456990_0, 0, 1;
    %wait E_0x5594ce424be0;
    %wait E_0x5594ce425060;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5594ce456850_0, 0, 5;
    %pushi/vec4 572662306, 0, 32;
    %store/vec4 v0x5594ce4568f0_0, 0, 32;
    %wait E_0x5594ce424be0;
    %wait E_0x5594ce425060;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5594ce456850_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5594ce4568f0_0, 0, 32;
    %wait E_0x5594ce424be0;
    %wait E_0x5594ce425060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594ce456990_0, 0, 1;
    %wait E_0x5594ce424be0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5594ce456a30_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x5594ce456e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456e10_0, 0, 32;
    %load/vec4 v0x5594ce456ad0_0;
    %cmpi/ne 286331153, 0, 32;
    %jmp/0xz  T_3.6, 6;
    %vpi_call 2 188 "$display", "  FAIL: x1 expected 0x11111111, got 0x%h", v0x5594ce456ad0_0 {0 0 0};
    %load/vec4 v0x5594ce456790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456790_0, 0, 32;
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 191 "$display", "  PASS: x1 = 0x%h", v0x5594ce456ad0_0 {0 0 0};
T_3.7 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5594ce456a30_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x5594ce456e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456e10_0, 0, 32;
    %load/vec4 v0x5594ce456ad0_0;
    %cmpi/ne 572662306, 0, 32;
    %jmp/0xz  T_3.8, 6;
    %vpi_call 2 199 "$display", "  FAIL: x2 expected 0x22222222, got 0x%h", v0x5594ce456ad0_0 {0 0 0};
    %load/vec4 v0x5594ce456790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456790_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 2 202 "$display", "  PASS: x2 = 0x%h", v0x5594ce456ad0_0 {0 0 0};
T_3.9 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5594ce456a30_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x5594ce456e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456e10_0, 0, 32;
    %load/vec4 v0x5594ce456ad0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_3.10, 6;
    %vpi_call 2 210 "$display", "  FAIL: x31 expected 0xFFFFFFFF, got 0x%h", v0x5594ce456ad0_0 {0 0 0};
    %load/vec4 v0x5594ce456790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456790_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 2 213 "$display", "  PASS: x31 = 0x%h", v0x5594ce456ad0_0 {0 0 0};
T_3.11 ;
    %vpi_call 2 219 "$display", "\000" {0 0 0};
    %vpi_call 2 220 "$display", "Test 5: Dual-port read (rs1 and rs2)" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5594ce456a30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5594ce456ba0_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x5594ce456e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456e10_0, 0, 32;
    %load/vec4 v0x5594ce456ad0_0;
    %cmpi/ne 286331153, 0, 32;
    %jmp/1 T_3.14, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5594ce456c70_0;
    %cmpi/ne 572662306, 0, 32;
    %flag_or 6, 8;
T_3.14;
    %jmp/0xz  T_3.12, 6;
    %vpi_call 2 227 "$display", "  FAIL: rs1=0x%h (expected 0x11111111), rs2=0x%h (expected 0x22222222)", v0x5594ce456ad0_0, v0x5594ce456c70_0 {0 0 0};
    %load/vec4 v0x5594ce456790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456790_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %vpi_call 2 231 "$display", "  PASS: rs1=0x%h, rs2=0x%h", v0x5594ce456ad0_0, v0x5594ce456c70_0 {0 0 0};
T_3.13 ;
    %vpi_call 2 237 "$display", "\000" {0 0 0};
    %vpi_call 2 238 "$display", "Test 6: Simultaneous write and read" {0 0 0};
    %wait E_0x5594ce425060;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5594ce456850_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5594ce4568f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5594ce456990_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5594ce456a30_0, 0, 5;
    %wait E_0x5594ce424be0;
    %delay 1000, 0;
    %load/vec4 v0x5594ce456e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456e10_0, 0, 32;
    %load/vec4 v0x5594ce456ad0_0;
    %cmpi/ne 305419896, 0, 32;
    %jmp/0xz  T_3.15, 6;
    %vpi_call 2 249 "$display", "  FAIL: Expected 0x12345678, got 0x%h", v0x5594ce456ad0_0 {0 0 0};
    %load/vec4 v0x5594ce456790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5594ce456790_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %vpi_call 2 252 "$display", "  PASS: Write and read x10 = 0x%h", v0x5594ce456ad0_0 {0 0 0};
T_3.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5594ce456990_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 261 "$display", "\000" {0 0 0};
    %vpi_call 2 262 "$display", "========================================" {0 0 0};
    %vpi_call 2 263 "$display", "Test Summary" {0 0 0};
    %vpi_call 2 264 "$display", "========================================" {0 0 0};
    %vpi_call 2 265 "$display", "Total tests: %0d", v0x5594ce456e10_0 {0 0 0};
    %vpi_call 2 266 "$display", "Errors:      %0d", v0x5594ce456790_0 {0 0 0};
    %load/vec4 v0x5594ce456790_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %vpi_call 2 269 "$display", "\000" {0 0 0};
    %vpi_call 2 270 "$display", "*** ALL TESTS PASSED! ***" {0 0 0};
    %vpi_call 2 271 "$display", "\000" {0 0 0};
    %vpi_call 2 272 "$display", "Register file is working correctly!" {0 0 0};
    %vpi_call 2 273 "$display", "You can now proceed to implement the ALU." {0 0 0};
    %jmp T_3.18;
T_3.17 ;
    %vpi_call 2 275 "$display", "\000" {0 0 0};
    %vpi_call 2 276 "$display", "*** %0d TESTS FAILED ***", v0x5594ce456790_0 {0 0 0};
    %vpi_call 2 277 "$display", "\000" {0 0 0};
    %vpi_call 2 278 "$display", "Fix the register file implementation:" {0 0 0};
    %vpi_call 2 279 "$display", "  1. Check write logic (rd_wen && rd_addr != 0)" {0 0 0};
    %vpi_call 2 280 "$display", "  2. Check read logic (x0 handling)" {0 0 0};
    %vpi_call 2 281 "$display", "  3. Re-run: make sim-regfile" {0 0 0};
T_3.18 ;
    %vpi_call 2 283 "$display", "========================================" {0 0 0};
    %vpi_call 2 285 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5594ce431080;
T_4 ;
    %delay 10000000, 0;
    %vpi_call 2 294 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call 2 295 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_regfile.v";
    "../../rtl/core/regfile.v";
