vendor_name = ModelSim
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/SEVSEG/Vhdl6.vhd
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/UART.vhd
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/TX.vhd
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/RX.vhd
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/db/UART.cbx.xml
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/aglobal120.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/db/lpm_divide_dem.tdf
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/db/sign_div_unsign_nlh.tdf
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/db/alt_u_div_g2f.tdf
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/db/add_sub_lkc.tdf
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/db/add_sub_mkc.tdf
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/db/lpm_divide_4dm.tdf
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/db/sign_div_unsign_ekh.tdf
source_file = 1, C:/Users/Mein/Desktop/TUTORIAL/UART/db/alt_u_div_uve.tdf
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/multcore.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, d:/fpga/quartus_install/altera/quartus/libraries/megafunctions/altshift.tdf
design_name = UART
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, UART, 1
instance = comp, \Add0~6\, Add0~6, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~0, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~2, UART, 1
instance = comp, \C2|PRSCL[10]\, C2|PRSCL[10], UART, 1
instance = comp, \C1|PRSCL[3]\, C1|PRSCL[3], UART, 1
instance = comp, \C2|PRSCL[10]~37\, C2|PRSCL[10]~37, UART, 1
instance = comp, \C1|PRSCL[3]~19\, C1|PRSCL[3]~19, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[54]~0\, Div0|auto_generated|divider|divider|StageOut[54]~0, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[53]~2\, Div0|auto_generated|divider|divider|StageOut[53]~2, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[52]~4\, Div0|auto_generated|divider|divider|StageOut[52]~4, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[51]~6\, Div0|auto_generated|divider|divider|StageOut[51]~6, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[50]~9\, Div0|auto_generated|divider|divider|StageOut[50]~9, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[49]~11\, Div0|auto_generated|divider|divider|StageOut[49]~11, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[18]~63\, Div1|auto_generated|divider|divider|StageOut[18]~63, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[17]~64\, Div1|auto_generated|divider|divider|StageOut[17]~64, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[16]~66\, Div1|auto_generated|divider|divider|StageOut[16]~66, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[15]~67\, Div1|auto_generated|divider|divider|StageOut[15]~67, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[23]~69\, Div1|auto_generated|divider|divider|StageOut[23]~69, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[22]~70\, Div1|auto_generated|divider|divider|StageOut[22]~70, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[21]~72\, Div1|auto_generated|divider|divider|StageOut[21]~72, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[26]~78\, Div1|auto_generated|divider|divider|StageOut[26]~78, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[31]~84\, Div1|auto_generated|divider|divider|StageOut[31]~84, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[30]~86\, Div1|auto_generated|divider|divider|StageOut[30]~86, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[38]~87\, Div1|auto_generated|divider|divider|StageOut[38]~87, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[36]~89\, Div1|auto_generated|divider|divider|StageOut[36]~89, UART, 1
instance = comp, \TEMP~2\, TEMP~2, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[48]~94\, Div1|auto_generated|divider|divider|StageOut[48]~94, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[46]~96\, Div1|auto_generated|divider|divider|StageOut[46]~96, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[52]~98\, Div1|auto_generated|divider|divider|StageOut[52]~98, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[51]~99\, Div1|auto_generated|divider|divider|StageOut[51]~99, UART, 1
instance = comp, \TEMP~5\, TEMP~5, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[57]~101\, Div1|auto_generated|divider|divider|StageOut[57]~101, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[56]~102\, Div1|auto_generated|divider|divider|StageOut[56]~102, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[55]~103\, Div1|auto_generated|divider|divider|StageOut[55]~103, UART, 1
instance = comp, \LessThan1~0\, LessThan1~0, UART, 1
instance = comp, \Add1~0\, Add1~0, UART, 1
instance = comp, \C2|Equal0~2\, C2|Equal0~2, UART, 1
instance = comp, \C1|DATAFLL[8]\, C1|DATAFLL[8], UART, 1
instance = comp, \C1|DATAFLL[1]\, C1|DATAFLL[1], UART, 1
instance = comp, \C1|Mux0~0\, C1|Mux0~0, UART, 1
instance = comp, \C1|DATAFLL[2]\, C1|DATAFLL[2], UART, 1
instance = comp, \C1|DATAFLL[5]\, C1|DATAFLL[5], UART, 1
instance = comp, \C1|DATAFLL[4]\, C1|DATAFLL[4], UART, 1
instance = comp, \C1|Mux0~3\, C1|Mux0~3, UART, 1
instance = comp, \C1|INDEX[2]\, C1|INDEX[2], UART, 1
instance = comp, \C2|DATAFLL~22\, C2|DATAFLL~22, UART, 1
instance = comp, \C1|INDEX~3\, C1|INDEX~3, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[28]~107\, Div1|auto_generated|divider|divider|StageOut[28]~107, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[27]~108\, Div1|auto_generated|divider|divider|StageOut[27]~108, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[33]~109\, Div1|auto_generated|divider|divider|StageOut[33]~109, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[32]~110\, Div1|auto_generated|divider|divider|StageOut[32]~110, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[37]~112\, Div1|auto_generated|divider|divider|StageOut[37]~112, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[35]~114\, Div1|auto_generated|divider|divider|StageOut[35]~114, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[43]~115\, Div1|auto_generated|divider|divider|StageOut[43]~115, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[41]~116\, Div1|auto_generated|divider|divider|StageOut[41]~116, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[40]~117\, Div1|auto_generated|divider|divider|StageOut[40]~117, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[47]~120\, Div1|auto_generated|divider|divider|StageOut[47]~120, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[45]~122\, Div1|auto_generated|divider|divider|StageOut[45]~122, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[53]~124\, Div1|auto_generated|divider|divider|StageOut[53]~124, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[50]~127\, Div1|auto_generated|divider|divider|StageOut[50]~127, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[58]~129\, Div1|auto_generated|divider|divider|StageOut[58]~129, UART, 1
instance = comp, \C2|INDEX[2]~10\, C2|INDEX[2]~10, UART, 1
instance = comp, \C1|DATAFLL[2]~feeder\, C1|DATAFLL[2]~feeder, UART, 1
instance = comp, \C1|DATAFLL[5]~feeder\, C1|DATAFLL[5]~feeder, UART, 1
instance = comp, \UART_RXD~I\, UART_RXD, UART, 1
instance = comp, \C2|PRSCL[0]~13\, C2|PRSCL[0]~13, UART, 1
instance = comp, \C2|RX_FLG~0\, C2|RX_FLG~0, UART, 1
instance = comp, \C2|RX_FLG\, C2|RX_FLG, UART, 1
instance = comp, \C2|PRSCL[9]~35\, C2|PRSCL[9]~35, UART, 1
instance = comp, \C2|PRSCL~32\, C2|PRSCL~32, UART, 1
instance = comp, \C2|PRSCL[9]\, C2|PRSCL[9], UART, 1
instance = comp, \C2|PRSCL[7]~27\, C2|PRSCL[7]~27, UART, 1
instance = comp, \C2|PRSCL[7]\, C2|PRSCL[7], UART, 1
instance = comp, \C2|PRSCL[12]~29\, C2|PRSCL[12]~29, UART, 1
instance = comp, \C2|PRSCL[5]~23\, C2|PRSCL[5]~23, UART, 1
instance = comp, \C2|PRSCL[5]\, C2|PRSCL[5], UART, 1
instance = comp, \C2|PRSCL[3]~19\, C2|PRSCL[3]~19, UART, 1
instance = comp, \C2|PRSCL[3]\, C2|PRSCL[3], UART, 1
instance = comp, \C2|LessThan0~0\, C2|LessThan0~0, UART, 1
instance = comp, \C2|PRSCL[6]~25\, C2|PRSCL[6]~25, UART, 1
instance = comp, \C2|PRSCL[6]\, C2|PRSCL[6], UART, 1
instance = comp, \C2|LessThan0~1\, C2|LessThan0~1, UART, 1
instance = comp, \C2|PRSCL[12]~30\, C2|PRSCL[12]~30, UART, 1
instance = comp, \C2|PRSCL[12]~31\, C2|PRSCL[12]~31, UART, 1
instance = comp, \C2|PRSCL[0]\, C2|PRSCL[0], UART, 1
instance = comp, \C2|PRSCL[1]~15\, C2|PRSCL[1]~15, UART, 1
instance = comp, \C2|PRSCL[1]\, C2|PRSCL[1], UART, 1
instance = comp, \C2|PRSCL[2]~17\, C2|PRSCL[2]~17, UART, 1
instance = comp, \C2|PRSCL[2]\, C2|PRSCL[2], UART, 1
instance = comp, \C2|PRSCL[4]~21\, C2|PRSCL[4]~21, UART, 1
instance = comp, \C2|PRSCL[4]\, C2|PRSCL[4], UART, 1
instance = comp, \C2|PRSCL[8]~33\, C2|PRSCL[8]~33, UART, 1
instance = comp, \C2|PRSCL[8]\, C2|PRSCL[8], UART, 1
instance = comp, \C2|PRSCL[11]~39\, C2|PRSCL[11]~39, UART, 1
instance = comp, \C2|PRSCL[11]\, C2|PRSCL[11], UART, 1
instance = comp, \C2|PRSCL[12]~41\, C2|PRSCL[12]~41, UART, 1
instance = comp, \C2|PRSCL[12]\, C2|PRSCL[12], UART, 1
instance = comp, \C2|Equal0~0\, C2|Equal0~0, UART, 1
instance = comp, \C2|Equal0~1\, C2|Equal0~1, UART, 1
instance = comp, \C2|Equal0~3\, C2|Equal0~3, UART, 1
instance = comp, \C2|INDEX[0]~9\, C2|INDEX[0]~9, UART, 1
instance = comp, \C2|INDEX[0]~6\, C2|INDEX[0]~6, UART, 1
instance = comp, \C2|INDEX[0]\, C2|INDEX[0], UART, 1
instance = comp, \C2|INDEX[1]~7\, C2|INDEX[1]~7, UART, 1
instance = comp, \C2|INDEX[1]\, C2|INDEX[1], UART, 1
instance = comp, \C2|INDEX[3]~4\, C2|INDEX[3]~4, UART, 1
instance = comp, \C2|INDEX[3]~5\, C2|INDEX[3]~5, UART, 1
instance = comp, \C2|INDEX[3]\, C2|INDEX[3], UART, 1
instance = comp, \C2|LessThan1~0\, C2|LessThan1~0, UART, 1
instance = comp, \C2|Decoder0~8\, C2|Decoder0~8, UART, 1
instance = comp, \C2|DATAFLL~29\, C2|DATAFLL~29, UART, 1
instance = comp, \C2|Add1~0\, C2|Add1~0, UART, 1
instance = comp, \C2|INDEX[2]~8\, C2|INDEX[2]~8, UART, 1
instance = comp, \C2|INDEX[2]\, C2|INDEX[2], UART, 1
instance = comp, \C2|Decoder0~1\, C2|Decoder0~1, UART, 1
instance = comp, \C2|DATAFLL~16\, C2|DATAFLL~16, UART, 1
instance = comp, \C2|DATAFLL~32\, C2|DATAFLL~32, UART, 1
instance = comp, \C2|DATAFLL[9]~2\, C2|DATAFLL[9]~2, UART, 1
instance = comp, \C2|DATAFLL[9]\, C2|DATAFLL[9], UART, 1
instance = comp, \C2|Decoder0~2\, C2|Decoder0~2, UART, 1
instance = comp, \C2|DATAFLL~17\, C2|DATAFLL~17, UART, 1
instance = comp, \C2|DATAFLL~33\, C2|DATAFLL~33, UART, 1
instance = comp, \C2|DATAFLL[0]~1\, C2|DATAFLL[0]~1, UART, 1
instance = comp, \C2|DATAFLL[0]\, C2|DATAFLL[0], UART, 1
instance = comp, \C2|process_0~0\, C2|process_0~0, UART, 1
instance = comp, \C2|DATAFLL~28\, C2|DATAFLL~28, UART, 1
instance = comp, \C2|DATAFLL[4]~8\, C2|DATAFLL[4]~8, UART, 1
instance = comp, \C2|DATAFLL[4]\, C2|DATAFLL[4], UART, 1
instance = comp, \C2|DATA[3]~0\, C2|DATA[3]~0, UART, 1
instance = comp, \C2|DATA[3]\, C2|DATA[3], UART, 1
instance = comp, \C2|Decoder0~9\, C2|Decoder0~9, UART, 1
instance = comp, \C2|DATAFLL~31\, C2|DATAFLL~31, UART, 1
instance = comp, \C2|DATAFLL~30\, C2|DATAFLL~30, UART, 1
instance = comp, \C2|DATAFLL[3]~4\, C2|DATAFLL[3]~4, UART, 1
instance = comp, \C2|DATAFLL[3]\, C2|DATAFLL[3], UART, 1
instance = comp, \C2|DATA[2]\, C2|DATA[2], UART, 1
instance = comp, \C2|Decoder0~7\, C2|Decoder0~7, UART, 1
instance = comp, \C2|DATAFLL~27\, C2|DATAFLL~27, UART, 1
instance = comp, \C2|DATAFLL~26\, C2|DATAFLL~26, UART, 1
instance = comp, \C2|DATAFLL[5]~9\, C2|DATAFLL[5]~9, UART, 1
instance = comp, \C2|DATAFLL[5]\, C2|DATAFLL[5], UART, 1
instance = comp, \C2|DATA[4]\, C2|DATA[4], UART, 1
instance = comp, \LessThan0~0\, LessThan0~0, UART, 1
instance = comp, \C2|Decoder0~4\, C2|Decoder0~4, UART, 1
instance = comp, \C2|DATAFLL~21\, C2|DATAFLL~21, UART, 1
instance = comp, \C2|DATAFLL~20\, C2|DATAFLL~20, UART, 1
instance = comp, \C2|DATAFLL[8]~5\, C2|DATAFLL[8]~5, UART, 1
instance = comp, \C2|DATAFLL[8]\, C2|DATAFLL[8], UART, 1
instance = comp, \C2|DATA[7]~feeder\, C2|DATA[7]~feeder, UART, 1
instance = comp, \C2|DATA[7]\, C2|DATA[7], UART, 1
instance = comp, \C2|Decoder0~5\, C2|Decoder0~5, UART, 1
instance = comp, \C2|DATAFLL~23\, C2|DATAFLL~23, UART, 1
instance = comp, \C2|DATAFLL[7]~7\, C2|DATAFLL[7]~7, UART, 1
instance = comp, \C2|DATAFLL[7]\, C2|DATAFLL[7], UART, 1
instance = comp, \C2|DATA[6]~feeder\, C2|DATA[6]~feeder, UART, 1
instance = comp, \C2|DATA[6]\, C2|DATA[6], UART, 1
instance = comp, \C2|Decoder0~6\, C2|Decoder0~6, UART, 1
instance = comp, \C2|DATAFLL~25\, C2|DATAFLL~25, UART, 1
instance = comp, \C2|DATAFLL~24\, C2|DATAFLL~24, UART, 1
instance = comp, \C2|DATAFLL[6]~6\, C2|DATAFLL[6]~6, UART, 1
instance = comp, \C2|DATAFLL[6]\, C2|DATAFLL[6], UART, 1
instance = comp, \C2|DATA[5]~feeder\, C2|DATA[5]~feeder, UART, 1
instance = comp, \C2|DATA[5]\, C2|DATA[5], UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[54]~1\, Div0|auto_generated|divider|divider|StageOut[54]~1, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[53]~3\, Div0|auto_generated|divider|divider|StageOut[53]~3, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[52]~5\, Div0|auto_generated|divider|divider|StageOut[52]~5, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[51]~7\, Div0|auto_generated|divider|divider|StageOut[51]~7, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[50]~8\, Div0|auto_generated|divider|divider|StageOut[50]~8, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[49]~10\, Div0|auto_generated|divider|divider|StageOut[49]~10, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\, Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\, Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\, Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\, Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\, Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\, Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11, UART, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\, Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12, UART, 1
instance = comp, \Mult0|mult_core|romout[0][6]~0\, Mult0|mult_core|romout[0][6]~0, UART, 1
instance = comp, \Add0~0\, Add0~0, UART, 1
instance = comp, \Add0~2\, Add0~2, UART, 1
instance = comp, \Add0~4\, Add0~4, UART, 1
instance = comp, \Add0~8\, Add0~8, UART, 1
instance = comp, \TEMP~6\, TEMP~6, UART, 1
instance = comp, \Mult0|mult_core|_~1\, Mult0|mult_core|_~1, UART, 1
instance = comp, \Add0~10\, Add0~10, UART, 1
instance = comp, \Mult0|mult_core|_~0\, Mult0|mult_core|_~0, UART, 1
instance = comp, \Add0~12\, Add0~12, UART, 1
instance = comp, \Add0~14\, Add0~14, UART, 1
instance = comp, \Add0~16\, Add0~16, UART, 1
instance = comp, \LessThan1~1\, LessThan1~1, UART, 1
instance = comp, \LessThan0~1\, LessThan0~1, UART, 1
instance = comp, \LessThan1~2\, LessThan1~2, UART, 1
instance = comp, \TEMP~3\, TEMP~3, UART, 1
instance = comp, \LessThan1~3\, LessThan1~3, UART, 1
instance = comp, \TEMP~4\, TEMP~4, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[20]~74\, Div1|auto_generated|divider|divider|StageOut[20]~74, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2, UART, 1
instance = comp, \Add0~18\, Add0~18, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\, Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[17]~62\, Div1|auto_generated|divider|divider|StageOut[17]~62, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[23]~105\, Div1|auto_generated|divider|divider|StageOut[23]~105, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[16]~65\, Div1|auto_generated|divider|divider|StageOut[16]~65, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[15]~68\, Div1|auto_generated|divider|divider|StageOut[15]~68, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[22]~106\, Div1|auto_generated|divider|divider|StageOut[22]~106, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[21]~71\, Div1|auto_generated|divider|divider|StageOut[21]~71, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[20]~73\, Div1|auto_generated|divider|divider|StageOut[20]~73, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[26]~77\, Div1|auto_generated|divider|divider|StageOut[26]~77, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[25]~80\, Div1|auto_generated|divider|divider|StageOut[25]~80, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[28]~75\, Div1|auto_generated|divider|divider|StageOut[28]~75, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[27]~76\, Div1|auto_generated|divider|divider|StageOut[27]~76, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[33]~81\, Div1|auto_generated|divider|divider|StageOut[33]~81, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[32]~82\, Div1|auto_generated|divider|divider|StageOut[32]~82, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[25]~79\, Div1|auto_generated|divider|divider|StageOut[25]~79, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[31]~83\, Div1|auto_generated|divider|divider|StageOut[31]~83, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[30]~85\, Div1|auto_generated|divider|divider|StageOut[30]~85, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[38]~111\, Div1|auto_generated|divider|divider|StageOut[38]~111, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[37]~88\, Div1|auto_generated|divider|divider|StageOut[37]~88, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[36]~90\, Div1|auto_generated|divider|divider|StageOut[36]~90, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[35]~113\, Div1|auto_generated|divider|divider|StageOut[35]~113, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[42]~132\, Div1|auto_generated|divider|divider|StageOut[42]~132, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[43]~91\, Div1|auto_generated|divider|divider|StageOut[43]~91, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[42]~92\, Div1|auto_generated|divider|divider|StageOut[42]~92, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[41]~93\, Div1|auto_generated|divider|divider|StageOut[41]~93, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[40]~118\, Div1|auto_generated|divider|divider|StageOut[40]~118, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[48]~119\, Div1|auto_generated|divider|divider|StageOut[48]~119, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[47]~95\, Div1|auto_generated|divider|divider|StageOut[47]~95, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[46]~121\, Div1|auto_generated|divider|divider|StageOut[46]~121, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[45]~123\, Div1|auto_generated|divider|divider|StageOut[45]~123, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~8, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[53]~97\, Div1|auto_generated|divider|divider|StageOut[53]~97, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[52]~125\, Div1|auto_generated|divider|divider|StageOut[52]~125, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[51]~126\, Div1|auto_generated|divider|divider|StageOut[51]~126, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[50]~128\, Div1|auto_generated|divider|divider|StageOut[50]~128, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~4, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~8, UART, 1
instance = comp, \C2|Decoder0~3\, C2|Decoder0~3, UART, 1
instance = comp, \C2|DATAFLL~19\, C2|DATAFLL~19, UART, 1
instance = comp, \C2|DATAFLL~18\, C2|DATAFLL~18, UART, 1
instance = comp, \C2|DATAFLL[2]~3\, C2|DATAFLL[2]~3, UART, 1
instance = comp, \C2|DATAFLL[2]\, C2|DATAFLL[2], UART, 1
instance = comp, \C2|DATA[1]\, C2|DATA[1], UART, 1
instance = comp, \Add2~0\, Add2~0, UART, 1
instance = comp, \Add2~3\, Add2~3, UART, 1
instance = comp, \Add2~6\, Add2~6, UART, 1
instance = comp, \Add2~8\, Add2~8, UART, 1
instance = comp, \Add2~2\, Add2~2, UART, 1
instance = comp, \C2|Decoder0~0\, C2|Decoder0~0, UART, 1
instance = comp, \C2|DATAFLL~15\, C2|DATAFLL~15, UART, 1
instance = comp, \C2|DATAFLL~14\, C2|DATAFLL~14, UART, 1
instance = comp, \C2|DATAFLL[1]~0\, C2|DATAFLL[1]~0, UART, 1
instance = comp, \C2|DATAFLL[1]\, C2|DATAFLL[1], UART, 1
instance = comp, \C2|DATA[0]\, C2|DATA[0], UART, 1
instance = comp, \Add2~5\, Add2~5, UART, 1
instance = comp, \Mux6~0\, Mux6~0, UART, 1
instance = comp, \Mux5~0\, Mux5~0, UART, 1
instance = comp, \Mux4~0\, Mux4~0, UART, 1
instance = comp, \Mux3~0\, Mux3~0, UART, 1
instance = comp, \Mux2~0\, Mux2~0, UART, 1
instance = comp, \Mux1~0\, Mux1~0, UART, 1
instance = comp, \Mux0~0\, Mux0~0, UART, 1
instance = comp, \S2[1]~1\, S2[1]~1, UART, 1
instance = comp, \S2[3]~3\, S2[3]~3, UART, 1
instance = comp, \S2[2]~2\, S2[2]~2, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[58]~100\, Div1|auto_generated|divider|divider|StageOut[58]~100, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[57]~130\, Div1|auto_generated|divider|divider|StageOut[57]~130, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[56]~131\, Div1|auto_generated|divider|divider|StageOut[56]~131, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[55]~104\, Div1|auto_generated|divider|divider|StageOut[55]~104, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\, Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~1, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\, Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~3, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\, Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~5, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~7, UART, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~8, UART, 1
instance = comp, \S2[0]~0\, S2[0]~0, UART, 1
instance = comp, \Mux13~0\, Mux13~0, UART, 1
instance = comp, \Mux12~0\, Mux12~0, UART, 1
instance = comp, \Mux11~0\, Mux11~0, UART, 1
instance = comp, \Mux10~0\, Mux10~0, UART, 1
instance = comp, \Mux9~0\, Mux9~0, UART, 1
instance = comp, \Mux8~0\, Mux8~0, UART, 1
instance = comp, \Mux7~0\, Mux7~0, UART, 1
instance = comp, \LessThan0~2\, LessThan0~2, UART, 1
instance = comp, \Mux20~0\, Mux20~0, UART, 1
instance = comp, \Mux18~0\, Mux18~0, UART, 1
instance = comp, \S3[0]~3\, S3[0]~3, UART, 1
instance = comp, \Mux15~0\, Mux15~0, UART, 1
instance = comp, \S3[1]~2\, S3[1]~2, UART, 1
instance = comp, \C2|BUSY~3\, C2|BUSY~3, UART, 1
instance = comp, \C2|BUSY~2\, C2|BUSY~2, UART, 1
instance = comp, \C2|BUSY\, C2|BUSY, UART, 1
instance = comp, \C2|BUSY~clkctrl\, C2|BUSY~clkctrl, UART, 1
instance = comp, \LEDR[0]~reg0feeder\, LEDR[0]~reg0feeder, UART, 1
instance = comp, \LEDR[0]~reg0\, LEDR[0]~reg0, UART, 1
instance = comp, \LEDR[1]~reg0feeder\, LEDR[1]~reg0feeder, UART, 1
instance = comp, \LEDR[1]~reg0\, LEDR[1]~reg0, UART, 1
instance = comp, \LEDR[2]~reg0feeder\, LEDR[2]~reg0feeder, UART, 1
instance = comp, \LEDR[2]~reg0\, LEDR[2]~reg0, UART, 1
instance = comp, \LEDR[3]~reg0feeder\, LEDR[3]~reg0feeder, UART, 1
instance = comp, \LEDR[3]~reg0\, LEDR[3]~reg0, UART, 1
instance = comp, \LEDR[4]~reg0\, LEDR[4]~reg0, UART, 1
instance = comp, \LEDR[5]~reg0feeder\, LEDR[5]~reg0feeder, UART, 1
instance = comp, \LEDR[5]~reg0\, LEDR[5]~reg0, UART, 1
instance = comp, \LEDR[6]~reg0feeder\, LEDR[6]~reg0feeder, UART, 1
instance = comp, \LEDR[6]~reg0\, LEDR[6]~reg0, UART, 1
instance = comp, \LEDR[7]~reg0feeder\, LEDR[7]~reg0feeder, UART, 1
instance = comp, \LEDR[7]~reg0\, LEDR[7]~reg0, UART, 1
instance = comp, \CLOCK_50~I\, CLOCK_50, UART, 1
instance = comp, \CLOCK_50~clkctrl\, CLOCK_50~clkctrl, UART, 1
instance = comp, \C1|INDEX~2\, C1|INDEX~2, UART, 1
instance = comp, \C1|LessThan1~0\, C1|LessThan1~0, UART, 1
instance = comp, \C1|PRSCL[0]~13\, C1|PRSCL[0]~13, UART, 1
instance = comp, \C1|PRSCL[1]~15\, C1|PRSCL[1]~15, UART, 1
instance = comp, \C1|PRSCL[8]~29\, C1|PRSCL[8]~29, UART, 1
instance = comp, \C1|PRSCL[9]~31\, C1|PRSCL[9]~31, UART, 1
instance = comp, \C1|PRSCL[9]\, C1|PRSCL[9], UART, 1
instance = comp, \C1|PRSCL[10]~33\, C1|PRSCL[10]~33, UART, 1
instance = comp, \C1|PRSCL[10]\, C1|PRSCL[10], UART, 1
instance = comp, \C1|PRSCL[11]~35\, C1|PRSCL[11]~35, UART, 1
instance = comp, \C1|PRSCL[11]\, C1|PRSCL[11], UART, 1
instance = comp, \C1|PRSCL[12]~37\, C1|PRSCL[12]~37, UART, 1
instance = comp, \C1|PRSCL[12]\, C1|PRSCL[12], UART, 1
instance = comp, \C1|PRSCL[0]\, C1|PRSCL[0], UART, 1
instance = comp, \C1|PRSCL[2]~17\, C1|PRSCL[2]~17, UART, 1
instance = comp, \C1|PRSCL[2]\, C1|PRSCL[2], UART, 1
instance = comp, \C1|LessThan0~0\, C1|LessThan0~0, UART, 1
instance = comp, \C1|PRSCL[5]~23\, C1|PRSCL[5]~23, UART, 1
instance = comp, \C1|PRSCL[5]\, C1|PRSCL[5], UART, 1
instance = comp, \C1|LessThan0~1\, C1|LessThan0~1, UART, 1
instance = comp, \C1|LessThan0~2\, C1|LessThan0~2, UART, 1
instance = comp, \C1|LessThan0~3\, C1|LessThan0~3, UART, 1
instance = comp, \C1|PRSCL[1]\, C1|PRSCL[1], UART, 1
instance = comp, \C1|PRSCL[4]~21\, C1|PRSCL[4]~21, UART, 1
instance = comp, \C1|PRSCL[4]\, C1|PRSCL[4], UART, 1
instance = comp, \C1|PRSCL[6]~25\, C1|PRSCL[6]~25, UART, 1
instance = comp, \C1|PRSCL[6]\, C1|PRSCL[6], UART, 1
instance = comp, \C1|PRSCL[7]~27\, C1|PRSCL[7]~27, UART, 1
instance = comp, \C1|PRSCL[8]\, C1|PRSCL[8], UART, 1
instance = comp, \C1|PRSCL[7]\, C1|PRSCL[7], UART, 1
instance = comp, \C1|Equal0~1\, C1|Equal0~1, UART, 1
instance = comp, \C1|Equal0~0\, C1|Equal0~0, UART, 1
instance = comp, \C1|Equal0~2\, C1|Equal0~2, UART, 1
instance = comp, \C1|Equal0~3\, C1|Equal0~3, UART, 1
instance = comp, \C1|BUSY~0\, C1|BUSY~0, UART, 1
instance = comp, \KEY[0]~I\, KEY[0], UART, 1
instance = comp, \process_1~0\, process_1~0, UART, 1
instance = comp, \TX_START~feeder\, TX_START~feeder, UART, 1
instance = comp, \C1|BUSY\, C1|BUSY, UART, 1
instance = comp, \C1|TX_LINE~0\, C1|TX_LINE~0, UART, 1
instance = comp, \C1|INDEX[1]\, C1|INDEX[1], UART, 1
instance = comp, \C1|INDEX~0\, C1|INDEX~0, UART, 1
instance = comp, \C1|INDEX[0]\, C1|INDEX[0], UART, 1
instance = comp, \C1|INDEX~1\, C1|INDEX~1, UART, 1
instance = comp, \C1|INDEX[3]\, C1|INDEX[3], UART, 1
instance = comp, \SW[2]~I\, SW[2], UART, 1
instance = comp, \TX_DATA[2]~feeder\, TX_DATA[2]~feeder, UART, 1
instance = comp, \TX_DATA[2]\, TX_DATA[2], UART, 1
instance = comp, \C1|process_0~0\, C1|process_0~0, UART, 1
instance = comp, \C1|DATAFLL[3]\, C1|DATAFLL[3], UART, 1
instance = comp, \C1|Mux0~1\, C1|Mux0~1, UART, 1
instance = comp, \C1|Mux0~2\, C1|Mux0~2, UART, 1
instance = comp, \SW[5]~I\, SW[5], UART, 1
instance = comp, \TX_DATA[5]~feeder\, TX_DATA[5]~feeder, UART, 1
instance = comp, \TX_DATA[5]\, TX_DATA[5], UART, 1
instance = comp, \C1|DATAFLL[6]~feeder\, C1|DATAFLL[6]~feeder, UART, 1
instance = comp, \C1|DATAFLL[6]\, C1|DATAFLL[6], UART, 1
instance = comp, \SW[6]~I\, SW[6], UART, 1
instance = comp, \TX_DATA[6]~feeder\, TX_DATA[6]~feeder, UART, 1
instance = comp, \TX_DATA[6]\, TX_DATA[6], UART, 1
instance = comp, \C1|DATAFLL[7]\, C1|DATAFLL[7], UART, 1
instance = comp, \C1|Mux0~4\, C1|Mux0~4, UART, 1
instance = comp, \C1|Mux0~5\, C1|Mux0~5, UART, 1
instance = comp, \C1|TX_LINE\, C1|TX_LINE, UART, 1
instance = comp, \SW[0]~I\, SW[0], UART, 1
instance = comp, \TX_DATA[0]\, TX_DATA[0], UART, 1
instance = comp, \LEDG[0]~reg0\, LEDG[0]~reg0, UART, 1
instance = comp, \SW[1]~I\, SW[1], UART, 1
instance = comp, \TX_DATA[1]~feeder\, TX_DATA[1]~feeder, UART, 1
instance = comp, \TX_DATA[1]\, TX_DATA[1], UART, 1
instance = comp, \LEDG[1]~reg0feeder\, LEDG[1]~reg0feeder, UART, 1
instance = comp, \LEDG[1]~reg0\, LEDG[1]~reg0, UART, 1
instance = comp, \LEDG[2]~reg0\, LEDG[2]~reg0, UART, 1
instance = comp, \SW[3]~I\, SW[3], UART, 1
instance = comp, \TX_DATA[3]\, TX_DATA[3], UART, 1
instance = comp, \LEDG[3]~reg0\, LEDG[3]~reg0, UART, 1
instance = comp, \SW[4]~I\, SW[4], UART, 1
instance = comp, \TX_DATA[4]~feeder\, TX_DATA[4]~feeder, UART, 1
instance = comp, \TX_DATA[4]\, TX_DATA[4], UART, 1
instance = comp, \LEDG[4]~reg0feeder\, LEDG[4]~reg0feeder, UART, 1
instance = comp, \LEDG[4]~reg0\, LEDG[4]~reg0, UART, 1
instance = comp, \LEDG[5]~reg0feeder\, LEDG[5]~reg0feeder, UART, 1
instance = comp, \LEDG[5]~reg0\, LEDG[5]~reg0, UART, 1
instance = comp, \LEDG[6]~reg0\, LEDG[6]~reg0, UART, 1
instance = comp, \SW[7]~I\, SW[7], UART, 1
instance = comp, \TX_DATA[7]~feeder\, TX_DATA[7]~feeder, UART, 1
instance = comp, \TX_DATA[7]\, TX_DATA[7], UART, 1
instance = comp, \LEDG[7]~reg0\, LEDG[7]~reg0, UART, 1
instance = comp, \HEX0[0]~I\, HEX0[0], UART, 1
instance = comp, \HEX0[1]~I\, HEX0[1], UART, 1
instance = comp, \HEX0[2]~I\, HEX0[2], UART, 1
instance = comp, \HEX0[3]~I\, HEX0[3], UART, 1
instance = comp, \HEX0[4]~I\, HEX0[4], UART, 1
instance = comp, \HEX0[5]~I\, HEX0[5], UART, 1
instance = comp, \HEX0[6]~I\, HEX0[6], UART, 1
instance = comp, \HEX1[0]~I\, HEX1[0], UART, 1
instance = comp, \HEX1[1]~I\, HEX1[1], UART, 1
instance = comp, \HEX1[2]~I\, HEX1[2], UART, 1
instance = comp, \HEX1[3]~I\, HEX1[3], UART, 1
instance = comp, \HEX1[4]~I\, HEX1[4], UART, 1
instance = comp, \HEX1[5]~I\, HEX1[5], UART, 1
instance = comp, \HEX1[6]~I\, HEX1[6], UART, 1
instance = comp, \HEX2[0]~I\, HEX2[0], UART, 1
instance = comp, \HEX2[1]~I\, HEX2[1], UART, 1
instance = comp, \HEX2[2]~I\, HEX2[2], UART, 1
instance = comp, \HEX2[3]~I\, HEX2[3], UART, 1
instance = comp, \HEX2[4]~I\, HEX2[4], UART, 1
instance = comp, \HEX2[5]~I\, HEX2[5], UART, 1
instance = comp, \HEX2[6]~I\, HEX2[6], UART, 1
instance = comp, \HEX3[0]~I\, HEX3[0], UART, 1
instance = comp, \HEX3[1]~I\, HEX3[1], UART, 1
instance = comp, \HEX3[2]~I\, HEX3[2], UART, 1
instance = comp, \HEX3[3]~I\, HEX3[3], UART, 1
instance = comp, \HEX3[4]~I\, HEX3[4], UART, 1
instance = comp, \HEX3[5]~I\, HEX3[5], UART, 1
instance = comp, \HEX3[6]~I\, HEX3[6], UART, 1
instance = comp, \SW[8]~I\, SW[8], UART, 1
instance = comp, \SW[9]~I\, SW[9], UART, 1
instance = comp, \KEY[1]~I\, KEY[1], UART, 1
instance = comp, \KEY[2]~I\, KEY[2], UART, 1
instance = comp, \KEY[3]~I\, KEY[3], UART, 1
instance = comp, \LEDR[0]~I\, LEDR[0], UART, 1
instance = comp, \LEDR[1]~I\, LEDR[1], UART, 1
instance = comp, \LEDR[2]~I\, LEDR[2], UART, 1
instance = comp, \LEDR[3]~I\, LEDR[3], UART, 1
instance = comp, \LEDR[4]~I\, LEDR[4], UART, 1
instance = comp, \LEDR[5]~I\, LEDR[5], UART, 1
instance = comp, \LEDR[6]~I\, LEDR[6], UART, 1
instance = comp, \LEDR[7]~I\, LEDR[7], UART, 1
instance = comp, \LEDR[8]~I\, LEDR[8], UART, 1
instance = comp, \LEDR[9]~I\, LEDR[9], UART, 1
instance = comp, \UART_TXD~I\, UART_TXD, UART, 1
instance = comp, \LEDG[0]~I\, LEDG[0], UART, 1
instance = comp, \LEDG[1]~I\, LEDG[1], UART, 1
instance = comp, \LEDG[2]~I\, LEDG[2], UART, 1
instance = comp, \LEDG[3]~I\, LEDG[3], UART, 1
instance = comp, \LEDG[4]~I\, LEDG[4], UART, 1
instance = comp, \LEDG[5]~I\, LEDG[5], UART, 1
instance = comp, \LEDG[6]~I\, LEDG[6], UART, 1
instance = comp, \LEDG[7]~I\, LEDG[7], UART, 1
