# Project: Very Wide Band Amplifier

Authors : Kyle G. Gayliyev <br>
Date: 22- August - 2023<br>
Course: ECE 6745 - Testing and Verification of Digital Circuits, ECE Department, The University of Utah<br>
GitHub IDs: ggayliye <br>
Repo: https://github.com/ggayliye/test_verif_dc <br>
Copyright: ECE 6745, Kyle G. Gayliyev  - This work may not be copied for use in Academic Coursework.

## Overview 
* VLSI Testing and Formal Hardware Verification techniques
* Equivalence Checking
* Concepts of Automatic Test Pattern Generation Techniques to test VLSI circuits for fabrication defects.
* Hardware Verification
* Boolean Operations and Data Structures for Test & Verification
* SAT Solving and Test & Verification
* Testing VLSI Circuits for Manufacturing Defects
* Commutative Algebra and Algebraic Geometry
* Finite Fields and Cryptography Circuits
* Ideals, Varieties and Gr√∂bner Bases
* Nullstellensatz
* Verification and Rectification of Integer Arithmetic Circuits
* Elimination Ideals and Design Abstraction
* Reachability Analysis and Sequential Circuit Verification

## Task 1 
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/1.jpg)

**Fig 1**. A Very Wideband Amplifier  

![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/9.jpg)

**Fig 2**. Outputs Setup. 					
					
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/10.jpg)

**Fig 3**. Results. 					

![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/2.jpg)

**Fig 4**. Regulator 

![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/3.jpg)

**Fig 5**. RF Amplifier 

![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/4.jpg)

**Fig 6**. Current Mirror. 

![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/5.jpg)

**Fig 7**. Amplifier Layout. 
					
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/6.jpg)

**Fig 8**. Current Mirror Layout. 				
					
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/8.jpg)

**Fig 9**. Global Design Parameters. 						
					
## Final Delivery 						
					
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/finalDeliver/1.jpg)			
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/finalDeliver/2.jpg)	
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/finalDeliver/3.jpg)	
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/finalDeliver/4.jpg)	
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/finalDeliver/5.jpg)	
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/finalDeliver/6.jpg)	
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/finalDeliver/7.jpg)	
![alt text](https://github.com/ggayliye/aicd/blob/main/CadencePics/finalDeliver/8.jpg)	


		
					
					