# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ex2.srcs/sources_1/imports/components/Rechenwerk.vhd" \
"../../../../ex2.srcs/sources_1/imports/components/Arithmetische_Logikeinheit.vhd" \
"../../../../ex2.srcs/sources_1/imports/Ex2/Rechenwerk_TB_modelsim.vhd" \
"../../../../ex2.srcs/sources_1/imports/components/Mux.vhd" \
"../../../../ex2.srcs/sources_1/imports/components/Register.vhd" \

# Do not sort compile order
nosort
