// Seed: 1273962329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output tri1 id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = -1;
  logic [-1 'b0 : 1] id_7, id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd94,
    parameter id_8  = 32'd73
) (
    output uwire id_0,
    output wand id_1,
    input uwire id_2,
    input wor id_3,
    output tri id_4,
    input wor id_5
    , id_17,
    input supply0 id_6,
    output tri0 id_7,
    input wor _id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wand _id_11
    , id_18,
    output uwire id_12,
    output wand id_13,
    output wand id_14,
    input wire id_15
);
  wire [id_8  ==  1 : id_11] id_19;
  module_0 modCall_1 (
      id_19,
      id_18,
      id_19,
      id_18,
      id_17,
      id_18
  );
endmodule
