SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/compression_engine.sv
TOPLEVEL        = compression_engine
MODULE          = test_compression_engine
PYTHONPATH      = /src
HASH            = 1-complete-the-rtl-implementation-of-a-24-bit-compression-engine-module
