
*** Running vivado
    with args -log accelerator_structure_mult_constant_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source accelerator_structure_mult_constant_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source accelerator_structure_mult_constant_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 471.988 ; gain = 189.797
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_1/SCIG_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_1/SMM_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_1/maxPool_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_2/SCIG_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SCIG_CIF_0_3/SCIG_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_2/SMM_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/SMM_CIF_0_3/SMM_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_1/FC_CIF_0_1/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_2/maxpool_CIF_0_2/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/maxpool_CIF_0_3/maxpool_CIF_0_3/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_mult/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/stream_double/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/simple_sum/simple_sum/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/utils/mult_constant/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/CIFAR_10_wrapper/CIFAR_10_wrapper/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/downloads/.xinstall/Vivado/2023.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 476.910 ; gain = 4.922
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: accelerator_structure_mult_constant_0_0
Command: synth_design -top accelerator_structure_mult_constant_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18660
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1345.656 ; gain = 438.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'accelerator_structure_mult_constant_0_0' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/synth/accelerator_structure_mult_constant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mult_constant' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant.v:10]
INFO: [Synth 8-6157] synthesizing module 'mult_constant_AXILiteS_s_axi' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_AXILiteS_s_axi.v:163]
INFO: [Synth 8-6155] done synthesizing module 'mult_constant_AXILiteS_s_axi' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'mult_constant_mul_32s_32s_32_6' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:41]
INFO: [Synth 8-6157] synthesizing module 'mult_constant_mul_32s_32s_32_6_MulnS_0' [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mult_constant_mul_32s_32s_32_6_MulnS_0' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mult_constant_mul_32s_32s_32_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mult_constant' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant.v:10]
INFO: [Synth 8-6155] done synthesizing module 'accelerator_structure_mult_constant_0_0' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/synth/accelerator_structure_mult_constant_0_0.v:53]
WARNING: [Synth 8-7129] Port reset in module mult_constant_mul_32s_32s_32_6 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1459.801 ; gain = 552.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1459.801 ; gain = 552.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1459.801 ; gain = 552.242
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1459.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/constraints/mult_constant_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ip/accelerator_structure_mult_constant_0_0/constraints/mult_constant_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_mult_constant_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_mult_constant_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1559.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 1560.512 ; gain = 0.785
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_mult_constant_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'mult_constant_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'mult_constant_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'mult_constant_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'mult_constant_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-6014] Unused sequential element mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-6014] Unused sequential element mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:32]
WARNING: [Synth 8-6014] Unused sequential element mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:33]
WARNING: [Synth 8-6014] Unused sequential element mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:34]
WARNING: [Synth 8-6014] Unused sequential element mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg was removed.  [d:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.gen/sources_1/bd/accelerator_structure/ipshared/dc6c/hdl/verilog/mult_constant_mul_32s_32s_32_6.v:26]
DSP Report: Generating DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: operator mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: operator mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: operator mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: register mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
DSP Report: operator mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/tmp_product is absorbed into DSP mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[47]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[46]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[45]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[44]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[43]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[42]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[41]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[40]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[39]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[38]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[37]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[36]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[35]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[34]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[33]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[32]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[31]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[30]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[29]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[28]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[27]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[26]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[25]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[24]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[23]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[22]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[21]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[20]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[19]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[18]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[17]) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[47]__0) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[46]__0) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[45]__0) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[44]__0) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[43]__0) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[42]__0) is unused and will be removed from module mult_constant.
WARNING: [Synth 8-3332] Sequential element (mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[41]__0) is unused and will be removed from module mult_constant.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
 Sort Area is  mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_0 : 0 0 : 3185 8733 : Used 1 time 100
 Sort Area is  mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_0 : 0 1 : 2767 8733 : Used 1 time 100
 Sort Area is  mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff0_reg_0 : 0 2 : 2781 8733 : Used 1 time 100
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_constant | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|mult_constant | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|mult_constant | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+--------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mult_constant | mult_constant_mul_32s_32s_32_6_U0/mult_constant_mul_32s_32s_32_6_MulnS_0_U/buff3_reg[16] | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
+--------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_constant | (A'*B')'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mult_constant | (PCIN>>17+(A*B')')' | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|mult_constant | (PCIN+(A''*B'')')'  | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+--------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     3|
|4     |LUT1    |     2|
|5     |LUT2    |     5|
|6     |LUT3    |    34|
|7     |LUT4    |     7|
|8     |LUT5    |     1|
|9     |LUT6    |     2|
|10    |SRL16E  |    17|
|11    |FDRE    |   187|
|12    |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1560.512 ; gain = 652.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 133 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1560.512 ; gain = 552.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1560.512 ; gain = 652.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1560.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1560.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: d46e3a6a
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1560.512 ; gain = 1073.016
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1560.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_mult_constant_0_0_synth_1/accelerator_structure_mult_constant_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP accelerator_structure_mult_constant_0_0, cache-ID = 96214982593ff5c8
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1560.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/HW_IP/HW_IP.runs/accelerator_structure_mult_constant_0_0_synth_1/accelerator_structure_mult_constant_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accelerator_structure_mult_constant_0_0_utilization_synth.rpt -pb accelerator_structure_mult_constant_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 21:40:16 2024...
