-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.2
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity demosaicing is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_mat_rows_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    src_mat_rows_empty_n : IN STD_LOGIC;
    src_mat_rows_read : OUT STD_LOGIC;
    src_mat_cols_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    src_mat_cols_empty_n : IN STD_LOGIC;
    src_mat_cols_read : OUT STD_LOGIC;
    src_mat_data_V_V_dout : IN STD_LOGIC_VECTOR (19 downto 0);
    src_mat_data_V_V_empty_n : IN STD_LOGIC;
    src_mat_data_V_V_read : OUT STD_LOGIC;
    dst_mat_data_V_V_din : OUT STD_LOGIC_VECTOR (59 downto 0);
    dst_mat_data_V_V_full_n : IN STD_LOGIC;
    dst_mat_data_V_V_write : OUT STD_LOGIC );
end;


architecture behav of demosaicing is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal src_mat_rows_blk_n : STD_LOGIC;
    signal src_mat_cols_blk_n : STD_LOGIC;
    signal src_mat_data_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln257_reg_2026 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal icmp_ln335_reg_2238 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln343_reg_2190 : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_mat_data_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp2_iter7 : STD_LOGIC := '0';
    signal icmp_ln335_reg_2238_pp2_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_367 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_0_i_reg_378 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_0_i_reg_389 : STD_LOGIC_VECTOR (14 downto 0);
    signal j10_0_i_reg_629 : STD_LOGIC_VECTOR (14 downto 0);
    signal bram_read_count_0_i_reg_641 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_3_3_V_reg_668 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state9_pp2_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op197_read_state10 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter5 : BOOLEAN;
    signal ap_block_state15_pp2_stage0_iter6 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter7 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal imgblock_3_2_V_reg_678 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_1_V_reg_688 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_0_V_reg_701 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_3_V_reg_714 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_2_V_reg_724 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_1_V_reg_734 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_0_V_reg_747 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_3_V_reg_760 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_2_V_reg_770 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_1_V_reg_780 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_0_V_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_3_V_reg_806 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_2_V_reg_816 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_1_V_reg_826 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_0_V_reg_839 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_5_V_192_reg_876 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_4_V_191_reg_889 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_5_V_188_reg_902 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_4_V_187_reg_915 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_5_V_184_reg_928 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_4_V_183_reg_941 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_5_V_180_reg_954 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_4_V_179_reg_967 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_mat_rows_read_reg_2000 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal zext_ln257_fu_1202_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln257_reg_2005 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln_fu_1206_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal lshr_ln_reg_2010 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln261_fu_1216_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln261_reg_2016 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_fu_1220_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_reg_2021 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln257_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln257_fu_1233_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln261_1_fu_1258_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln261_1_reg_2035 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln261_fu_1266_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln261_reg_2040 : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuffer_2_V_addr_reg_2044 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_3_V_addr_reg_2049 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_fu_1278_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln343_fu_1284_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln343_reg_2071 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln363_fu_1289_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln363_reg_2076 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln277_fu_1294_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln277_reg_2101 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln277_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_1303_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_1_reg_2110 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln283_fu_1325_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln283_reg_2115 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln879_1_fu_1411_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_1_reg_2121 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_3_fu_1427_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_3_reg_2127 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_5_fu_1455_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_5_reg_2132 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_6_fu_1467_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_6_reg_2137 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_fu_1481_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal imgblock_0_2_V_2_fu_1487_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln310_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal imgblock_0_3_V_s_fu_1509_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_2_V_2_fu_1531_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_3_V_s_fu_1553_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_2_V_2_fu_1575_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_3_V_s_fu_1597_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_2_V_2_fu_1619_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_3_V_s_fu_1641_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln343_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal imgblock_0_4_V_fu_1667_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal imgblock_1_4_V_fu_1671_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_4_V_fu_1675_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_4_V_fu_1679_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln321_fu_1683_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln321_reg_2234 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln335_fu_1690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_2238_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_2238_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_2238_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_2238_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_2238_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_1695_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal j_1_reg_2242 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal icmp_ln363_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln363_reg_2247 : STD_LOGIC_VECTOR (0 downto 0);
    signal bram_read_count_fu_1714_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_4_2_V_fu_1720_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_2_V_reg_2276 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_5_V_reg_2284 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_4_V_2_fu_1742_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_4_V_2_fu_1746_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_4_V_2_fu_1750_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_4_V_2_fu_1754_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_1766_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_reg_2332 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_72_reg_2355 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_fu_1820_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_reg_2360 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_73_reg_2365 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_1_fu_1834_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_1_reg_2370 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_74_reg_2375 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_2_fu_1848_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_2_reg_2380 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_75_reg_2385 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_3_fu_1874_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_3_reg_2390 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_76_reg_2395 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_4_fu_1888_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_4_reg_2400 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_77_reg_2405 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln41_5_fu_1902_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln41_5_reg_2410 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln277_fu_1995_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal ap_condition_pp2_exit_iter2_state11 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter6 : STD_LOGIC := '0';
    signal linebuffer_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_0_V_ce0 : STD_LOGIC;
    signal linebuffer_0_V_we0 : STD_LOGIC;
    signal linebuffer_0_V_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal linebuffer_0_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_0_V_ce1 : STD_LOGIC;
    signal linebuffer_0_V_we1 : STD_LOGIC;
    signal linebuffer_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_1_V_ce0 : STD_LOGIC;
    signal linebuffer_1_V_we0 : STD_LOGIC;
    signal linebuffer_1_V_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal linebuffer_1_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_1_V_ce1 : STD_LOGIC;
    signal linebuffer_1_V_we1 : STD_LOGIC;
    signal linebuffer_2_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_2_V_ce0 : STD_LOGIC;
    signal linebuffer_2_V_we0 : STD_LOGIC;
    signal linebuffer_2_V_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal linebuffer_2_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_2_V_ce1 : STD_LOGIC;
    signal linebuffer_2_V_we1 : STD_LOGIC;
    signal linebuffer_3_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_3_V_ce0 : STD_LOGIC;
    signal linebuffer_3_V_we0 : STD_LOGIC;
    signal linebuffer_3_V_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal linebuffer_3_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal linebuffer_3_V_ce1 : STD_LOGIC;
    signal linebuffer_3_V_we1 : STD_LOGIC;
    signal grp_Core_Process_fu_980_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_980_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_980_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_980_ap_ce : STD_LOGIC;
    signal ap_block_state9_pp2_stage0_iter0_ignore_call14 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter1_ignore_call14 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter2_ignore_call14 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter3_ignore_call14 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter4_ignore_call14 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter5_ignore_call14 : BOOLEAN;
    signal ap_block_state15_pp2_stage0_iter6_ignore_call14 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter7_ignore_call14 : BOOLEAN;
    signal ap_block_pp2_stage0_11001_ignoreCallOp275 : BOOLEAN;
    signal grp_Core_Process_fu_1045_col : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Core_Process_fu_1045_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1045_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1045_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Core_Process_fu_1045_ap_ce : STD_LOGIC;
    signal ap_block_state9_pp2_stage0_iter0_ignore_call31 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter1_ignore_call31 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter2_ignore_call31 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter3_ignore_call31 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter4_ignore_call31 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter5_ignore_call31 : BOOLEAN;
    signal ap_block_state15_pp2_stage0_iter6_ignore_call31 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter7_ignore_call31 : BOOLEAN;
    signal ap_block_pp2_stage0_11001_ignoreCallOp277 : BOOLEAN;
    signal ap_phi_mux_i_0_i_phi_fu_382_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal imgblock_3_3_V_0_reg_400 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_2_V_0_reg_412 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_3_V_0_reg_424 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_2_V_0_reg_436 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_3_V_0_reg_448 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_2_V_0_reg_460 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_3_V_0_reg_472 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_2_V_0_reg_484 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0491_0_i_reg_496 : STD_LOGIC_VECTOR (1 downto 0);
    signal lineStore_reg_507 : STD_LOGIC_VECTOR (31 downto 0);
    signal i9_0_i_reg_518 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_3_3_V_1_reg_530 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_3_2_V_189_reg_541 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_3_V_1_reg_552 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_2_2_V_185_reg_563 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_3_V_1_reg_574 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_1_2_V_181_reg_585 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_3_V_1_reg_596 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_0_2_V_177_reg_607 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_i_reg_618 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_j10_0_i_phi_fu_633_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_p_Val2_s_phi_fu_656_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp2_iter1_p_Val2_s_reg_652 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_reg_pp2_iter0_p_Val2_s_reg_652 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_4_4_V_0_reg_852 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_4_4_V_0_reg_852 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_4_5_V_0_reg_864 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_4_5_V_0_reg_864 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_3_5_V_192_reg_876 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_3_5_V_192_reg_876 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_3_4_V_191_reg_889 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_3_4_V_191_reg_889 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_2_5_V_188_reg_902 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_2_5_V_188_reg_902 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_2_4_V_187_reg_915 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_2_4_V_187_reg_915 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_1_5_V_184_reg_928 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_1_5_V_184_reg_928 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_1_4_V_183_reg_941 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_1_4_V_183_reg_941 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_0_5_V_180_reg_954 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_0_5_V_180_reg_954 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter0_imgblock_0_4_V_179_reg_967 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter1_imgblock_0_4_V_179_reg_967 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln267_fu_1270_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln366_fu_1706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln386_fu_1734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln379_fu_1758_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal imgblock_4_0_V_fu_156 : STD_LOGIC_VECTOR (9 downto 0);
    signal imgblock_4_1_V_fu_160 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal grp_fu_1110_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1123_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1136_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1149_p6 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln261_fu_1245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_1239_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln261_fu_1250_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_71_fu_1309_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln283_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln296_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln879_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln879_fu_1405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln879_fu_1397_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln296_2_fu_1351_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln879_2_fu_1419_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln296_fu_1365_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln879_1_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln879_1_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln879_4_fu_1447_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln296_fu_1369_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln879_fu_1463_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln296_1_fu_1377_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln335_fu_1686_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln41_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_1_fu_1918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_fu_1930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_3_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_4_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_5_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_5_fu_1971_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_4_fu_1959_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_3_fu_1947_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_2_fu_1935_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_1_fu_1923_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln41_fu_1911_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_block_pp2 : BOOLEAN;
    signal ap_predicate_op188_load_state9 : BOOLEAN;
    signal ap_enable_operation_188 : BOOLEAN;
    signal ap_enable_state9_pp2_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op215_load_state10 : BOOLEAN;
    signal ap_enable_operation_215 : BOOLEAN;
    signal ap_enable_state10_pp2_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op211_store_state10 : BOOLEAN;
    signal ap_enable_operation_211 : BOOLEAN;
    signal ap_predicate_op240_store_state10 : BOOLEAN;
    signal ap_enable_operation_240 : BOOLEAN;
    signal ap_predicate_op190_load_state9 : BOOLEAN;
    signal ap_enable_operation_190 : BOOLEAN;
    signal ap_predicate_op216_load_state10 : BOOLEAN;
    signal ap_enable_operation_216 : BOOLEAN;
    signal ap_predicate_op209_store_state10 : BOOLEAN;
    signal ap_enable_operation_209 : BOOLEAN;
    signal ap_predicate_op238_store_state10 : BOOLEAN;
    signal ap_enable_operation_238 : BOOLEAN;
    signal ap_predicate_op192_load_state9 : BOOLEAN;
    signal ap_enable_operation_192 : BOOLEAN;
    signal ap_predicate_op217_load_state10 : BOOLEAN;
    signal ap_enable_operation_217 : BOOLEAN;
    signal ap_predicate_op207_store_state10 : BOOLEAN;
    signal ap_enable_operation_207 : BOOLEAN;
    signal ap_predicate_op236_store_state10 : BOOLEAN;
    signal ap_enable_operation_236 : BOOLEAN;
    signal ap_predicate_op194_load_state9 : BOOLEAN;
    signal ap_enable_operation_194 : BOOLEAN;
    signal ap_predicate_op218_load_state10 : BOOLEAN;
    signal ap_enable_operation_218 : BOOLEAN;
    signal ap_predicate_op213_store_state10 : BOOLEAN;
    signal ap_enable_operation_213 : BOOLEAN;
    signal ap_predicate_op242_store_state10 : BOOLEAN;
    signal ap_enable_operation_242 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_condition_413 : BOOLEAN;
    signal ap_condition_466 : BOOLEAN;
    signal ap_condition_1563 : BOOLEAN;
    signal ap_condition_1566 : BOOLEAN;
    signal ap_condition_1569 : BOOLEAN;
    signal ap_condition_1572 : BOOLEAN;

    component Core_Process IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        imgblock_0_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_0_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_1_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_2_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_3_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_0_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_1_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_2_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_3_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_4_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        imgblock_4_5_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
        row : IN STD_LOGIC_VECTOR (15 downto 0);
        col : IN STD_LOGIC_VECTOR (15 downto 0);
        loop_r : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ISPPipeline_accelpcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (19 downto 0);
        din2 : IN STD_LOGIC_VECTOR (19 downto 0);
        din3 : IN STD_LOGIC_VECTOR (19 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component ISPPipeline_accelqcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (9 downto 0);
        din4 : IN STD_LOGIC_VECTOR (9 downto 0);
        din5 : IN STD_LOGIC_VECTOR (9 downto 0);
        din6 : IN STD_LOGIC_VECTOR (9 downto 0);
        din7 : IN STD_LOGIC_VECTOR (9 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component demosaicing_lineblbW IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (19 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (19 downto 0) );
    end component;



begin
    linebuffer_0_V_U : component demosaicing_lineblbW
    generic map (
        DataWidth => 20,
        AddressRange => 960,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_0_V_address0,
        ce0 => linebuffer_0_V_ce0,
        we0 => linebuffer_0_V_we0,
        d0 => ap_const_lv20_0,
        q0 => linebuffer_0_V_q0,
        address1 => linebuffer_0_V_address1,
        ce1 => linebuffer_0_V_ce1,
        we1 => linebuffer_0_V_we1,
        d1 => ap_phi_mux_p_Val2_s_phi_fu_656_p4);

    linebuffer_1_V_U : component demosaicing_lineblbW
    generic map (
        DataWidth => 20,
        AddressRange => 960,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_1_V_address0,
        ce0 => linebuffer_1_V_ce0,
        we0 => linebuffer_1_V_we0,
        d0 => ap_const_lv20_0,
        q0 => linebuffer_1_V_q0,
        address1 => linebuffer_1_V_address1,
        ce1 => linebuffer_1_V_ce1,
        we1 => linebuffer_1_V_we1,
        d1 => ap_phi_mux_p_Val2_s_phi_fu_656_p4);

    linebuffer_2_V_U : component demosaicing_lineblbW
    generic map (
        DataWidth => 20,
        AddressRange => 960,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_2_V_address0,
        ce0 => linebuffer_2_V_ce0,
        we0 => linebuffer_2_V_we0,
        d0 => src_mat_data_V_V_dout,
        q0 => linebuffer_2_V_q0,
        address1 => linebuffer_2_V_address1,
        ce1 => linebuffer_2_V_ce1,
        we1 => linebuffer_2_V_we1,
        d1 => ap_phi_mux_p_Val2_s_phi_fu_656_p4);

    linebuffer_3_V_U : component demosaicing_lineblbW
    generic map (
        DataWidth => 20,
        AddressRange => 960,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_3_V_address0,
        ce0 => linebuffer_3_V_ce0,
        we0 => linebuffer_3_V_we0,
        d0 => src_mat_data_V_V_dout,
        q0 => linebuffer_3_V_q0,
        address1 => linebuffer_3_V_address1,
        ce1 => linebuffer_3_V_ce1,
        we1 => linebuffer_3_V_we1,
        d1 => ap_phi_mux_p_Val2_s_phi_fu_656_p4);

    grp_Core_Process_fu_980 : component Core_Process
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imgblock_0_0_V_read => ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4,
        imgblock_0_1_V_read => ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4,
        imgblock_0_2_V_read => ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4,
        imgblock_0_3_V_read => ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4,
        imgblock_0_4_V_read => ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967,
        imgblock_0_5_V_read => ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954,
        imgblock_1_0_V_read => ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4,
        imgblock_1_1_V_read => ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4,
        imgblock_1_2_V_read => ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4,
        imgblock_1_3_V_read => ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4,
        imgblock_1_4_V_read => ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941,
        imgblock_1_5_V_read => ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928,
        imgblock_2_0_V_read => ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4,
        imgblock_2_1_V_read => ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4,
        imgblock_2_2_V_read => ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4,
        imgblock_2_3_V_read => ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4,
        imgblock_2_4_V_read => ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915,
        imgblock_2_5_V_read => ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902,
        imgblock_3_0_V_read => ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4,
        imgblock_3_1_V_read => ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4,
        imgblock_3_2_V_read => ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4,
        imgblock_3_3_V_read => ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4,
        imgblock_3_4_V_read => ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889,
        imgblock_3_5_V_read => ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876,
        imgblock_4_0_V_read => imgblock_4_0_V_fu_156,
        imgblock_4_1_V_read => imgblock_4_1_V_fu_160,
        imgblock_4_2_V_read => imgblock_4_2_V_reg_2276,
        imgblock_4_3_V_read => imgblock_4_5_V_reg_2284,
        imgblock_4_4_V_read => ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852,
        imgblock_4_5_V_read => ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864,
        row => i9_0_i_reg_518,
        col => shl_ln_reg_2332,
        loop_r => ap_const_lv1_0,
        ap_return_0 => grp_Core_Process_fu_980_ap_return_0,
        ap_return_1 => grp_Core_Process_fu_980_ap_return_1,
        ap_return_2 => grp_Core_Process_fu_980_ap_return_2,
        ap_ce => grp_Core_Process_fu_980_ap_ce);

    grp_Core_Process_fu_1045 : component Core_Process
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        imgblock_0_0_V_read => ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4,
        imgblock_0_1_V_read => ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4,
        imgblock_0_2_V_read => ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4,
        imgblock_0_3_V_read => ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4,
        imgblock_0_4_V_read => ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967,
        imgblock_0_5_V_read => ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954,
        imgblock_1_0_V_read => ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4,
        imgblock_1_1_V_read => ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4,
        imgblock_1_2_V_read => ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4,
        imgblock_1_3_V_read => ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4,
        imgblock_1_4_V_read => ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941,
        imgblock_1_5_V_read => ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928,
        imgblock_2_0_V_read => ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4,
        imgblock_2_1_V_read => ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4,
        imgblock_2_2_V_read => ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4,
        imgblock_2_3_V_read => ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4,
        imgblock_2_4_V_read => ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915,
        imgblock_2_5_V_read => ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902,
        imgblock_3_0_V_read => ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4,
        imgblock_3_1_V_read => ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4,
        imgblock_3_2_V_read => ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4,
        imgblock_3_3_V_read => ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4,
        imgblock_3_4_V_read => ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889,
        imgblock_3_5_V_read => ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876,
        imgblock_4_0_V_read => imgblock_4_0_V_fu_156,
        imgblock_4_1_V_read => imgblock_4_1_V_fu_160,
        imgblock_4_2_V_read => imgblock_4_2_V_reg_2276,
        imgblock_4_3_V_read => imgblock_4_5_V_reg_2284,
        imgblock_4_4_V_read => ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852,
        imgblock_4_5_V_read => ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864,
        row => i9_0_i_reg_518,
        col => grp_Core_Process_fu_1045_col,
        loop_r => ap_const_lv1_1,
        ap_return_0 => grp_Core_Process_fu_1045_ap_return_0,
        ap_return_1 => grp_Core_Process_fu_1045_ap_return_1,
        ap_return_2 => grp_Core_Process_fu_1045_ap_return_2,
        ap_ce => grp_Core_Process_fu_1045_ap_ce);

    ISPPipeline_accelpcA_U300 : component ISPPipeline_accelpcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 20,
        din2_WIDTH => 20,
        din3_WIDTH => 20,
        din4_WIDTH => 2,
        dout_WIDTH => 20)
    port map (
        din0 => linebuffer_0_V_q0,
        din1 => linebuffer_1_V_q0,
        din2 => linebuffer_2_V_q0,
        din3 => linebuffer_3_V_q0,
        din4 => select_ln879_1_reg_2121,
        dout => grp_fu_1110_p6);

    ISPPipeline_accelpcA_U301 : component ISPPipeline_accelpcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 20,
        din2_WIDTH => 20,
        din3_WIDTH => 20,
        din4_WIDTH => 2,
        dout_WIDTH => 20)
    port map (
        din0 => linebuffer_0_V_q0,
        din1 => linebuffer_1_V_q0,
        din2 => linebuffer_2_V_q0,
        din3 => linebuffer_3_V_q0,
        din4 => select_ln879_3_reg_2127,
        dout => grp_fu_1123_p6);

    ISPPipeline_accelpcA_U302 : component ISPPipeline_accelpcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 20,
        din2_WIDTH => 20,
        din3_WIDTH => 20,
        din4_WIDTH => 2,
        dout_WIDTH => 20)
    port map (
        din0 => linebuffer_0_V_q0,
        din1 => linebuffer_1_V_q0,
        din2 => linebuffer_2_V_q0,
        din3 => linebuffer_3_V_q0,
        din4 => select_ln879_5_reg_2132,
        dout => grp_fu_1136_p6);

    ISPPipeline_accelpcA_U303 : component ISPPipeline_accelpcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 20,
        din2_WIDTH => 20,
        din3_WIDTH => 20,
        din4_WIDTH => 2,
        dout_WIDTH => 20)
    port map (
        din0 => linebuffer_0_V_q0,
        din1 => linebuffer_1_V_q0,
        din2 => linebuffer_2_V_q0,
        din3 => linebuffer_3_V_q0,
        din4 => select_ln879_6_reg_2137,
        dout => grp_fu_1149_p6);

    ISPPipeline_accelqcK_U304 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_0,
        din1 => imgblock_0_2_V_177_reg_607,
        din2 => imgblock_0_2_V_177_reg_607,
        din3 => imgblock_0_2_V_177_reg_607,
        din4 => imgblock_0_2_V_177_reg_607,
        din5 => imgblock_0_2_V_177_reg_607,
        din6 => imgblock_0_2_V_177_reg_607,
        din7 => imgblock_0_2_V_177_reg_607,
        din8 => p_0_i_reg_618,
        dout => imgblock_0_2_V_2_fu_1487_p10);

    ISPPipeline_accelqcK_U305 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => ap_const_lv10_0,
        din1 => imgblock_0_3_V_1_reg_596,
        din2 => imgblock_0_3_V_1_reg_596,
        din3 => imgblock_0_3_V_1_reg_596,
        din4 => imgblock_0_3_V_1_reg_596,
        din5 => imgblock_0_3_V_1_reg_596,
        din6 => imgblock_0_3_V_1_reg_596,
        din7 => imgblock_0_3_V_1_reg_596,
        din8 => p_0_i_reg_618,
        dout => imgblock_0_3_V_s_fu_1509_p10);

    ISPPipeline_accelqcK_U306 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_1_2_V_181_reg_585,
        din1 => ap_const_lv10_0,
        din2 => imgblock_1_2_V_181_reg_585,
        din3 => imgblock_1_2_V_181_reg_585,
        din4 => imgblock_1_2_V_181_reg_585,
        din5 => imgblock_1_2_V_181_reg_585,
        din6 => imgblock_1_2_V_181_reg_585,
        din7 => imgblock_1_2_V_181_reg_585,
        din8 => p_0_i_reg_618,
        dout => imgblock_1_2_V_2_fu_1531_p10);

    ISPPipeline_accelqcK_U307 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_1_3_V_1_reg_574,
        din1 => ap_const_lv10_0,
        din2 => imgblock_1_3_V_1_reg_574,
        din3 => imgblock_1_3_V_1_reg_574,
        din4 => imgblock_1_3_V_1_reg_574,
        din5 => imgblock_1_3_V_1_reg_574,
        din6 => imgblock_1_3_V_1_reg_574,
        din7 => imgblock_1_3_V_1_reg_574,
        din8 => p_0_i_reg_618,
        dout => imgblock_1_3_V_s_fu_1553_p10);

    ISPPipeline_accelqcK_U308 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_2_2_V_185_reg_563,
        din1 => imgblock_2_2_V_185_reg_563,
        din2 => ap_const_lv10_0,
        din3 => imgblock_2_2_V_185_reg_563,
        din4 => imgblock_2_2_V_185_reg_563,
        din5 => imgblock_2_2_V_185_reg_563,
        din6 => imgblock_2_2_V_185_reg_563,
        din7 => imgblock_2_2_V_185_reg_563,
        din8 => p_0_i_reg_618,
        dout => imgblock_2_2_V_2_fu_1575_p10);

    ISPPipeline_accelqcK_U309 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_2_3_V_1_reg_552,
        din1 => imgblock_2_3_V_1_reg_552,
        din2 => ap_const_lv10_0,
        din3 => imgblock_2_3_V_1_reg_552,
        din4 => imgblock_2_3_V_1_reg_552,
        din5 => imgblock_2_3_V_1_reg_552,
        din6 => imgblock_2_3_V_1_reg_552,
        din7 => imgblock_2_3_V_1_reg_552,
        din8 => p_0_i_reg_618,
        dout => imgblock_2_3_V_s_fu_1597_p10);

    ISPPipeline_accelqcK_U310 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_3_2_V_189_reg_541,
        din1 => imgblock_3_2_V_189_reg_541,
        din2 => imgblock_3_2_V_189_reg_541,
        din3 => ap_const_lv10_0,
        din4 => ap_const_lv10_0,
        din5 => ap_const_lv10_0,
        din6 => ap_const_lv10_0,
        din7 => ap_const_lv10_0,
        din8 => p_0_i_reg_618,
        dout => imgblock_3_2_V_2_fu_1619_p10);

    ISPPipeline_accelqcK_U311 : component ISPPipeline_accelqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 10,
        din2_WIDTH => 10,
        din3_WIDTH => 10,
        din4_WIDTH => 10,
        din5_WIDTH => 10,
        din6_WIDTH => 10,
        din7_WIDTH => 10,
        din8_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        din0 => imgblock_3_3_V_1_reg_530,
        din1 => imgblock_3_3_V_1_reg_530,
        din2 => imgblock_3_3_V_1_reg_530,
        din3 => ap_const_lv10_0,
        din4 => ap_const_lv10_0,
        din5 => ap_const_lv10_0,
        din6 => ap_const_lv10_0,
        din7 => ap_const_lv10_0,
        din8 => p_0_i_reg_618,
        dout => imgblock_3_3_V_s_fu_1641_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln277_fu_1298_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((icmp_ln335_fu_1690_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter2_state11)) then 
                        ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp2_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp2_iter1_imgblock_0_4_V_179_reg_967_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln363_fu_1701_p2 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_4_V_179_reg_967 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_4_V_179_reg_967 <= ap_phi_reg_pp2_iter0_imgblock_0_4_V_179_reg_967;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_0_5_V_180_reg_954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln363_fu_1701_p2 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_5_V_180_reg_954 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_0_5_V_180_reg_954 <= ap_phi_reg_pp2_iter0_imgblock_0_5_V_180_reg_954;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_1_4_V_183_reg_941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln363_fu_1701_p2 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_4_V_183_reg_941 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_4_V_183_reg_941 <= ap_phi_reg_pp2_iter0_imgblock_1_4_V_183_reg_941;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_1_5_V_184_reg_928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln363_fu_1701_p2 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_5_V_184_reg_928 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_1_5_V_184_reg_928 <= ap_phi_reg_pp2_iter0_imgblock_1_5_V_184_reg_928;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_2_4_V_187_reg_915_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln363_fu_1701_p2 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_4_V_187_reg_915 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_4_V_187_reg_915 <= ap_phi_reg_pp2_iter0_imgblock_2_4_V_187_reg_915;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_2_5_V_188_reg_902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln363_fu_1701_p2 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_5_V_188_reg_902 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_2_5_V_188_reg_902 <= ap_phi_reg_pp2_iter0_imgblock_2_5_V_188_reg_902;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_3_4_V_191_reg_889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln363_fu_1701_p2 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_4_V_191_reg_889 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_4_V_191_reg_889 <= ap_phi_reg_pp2_iter0_imgblock_3_4_V_191_reg_889;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_3_5_V_192_reg_876_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln363_fu_1701_p2 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_5_V_192_reg_876 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_3_5_V_192_reg_876 <= ap_phi_reg_pp2_iter0_imgblock_3_5_V_192_reg_876;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_4_4_V_0_reg_852_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln363_fu_1701_p2 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_4_V_0_reg_852 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_4_V_0_reg_852 <= ap_phi_reg_pp2_iter0_imgblock_4_4_V_0_reg_852;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_imgblock_4_5_V_0_reg_864_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln363_fu_1701_p2 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_5_V_0_reg_864 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_imgblock_4_5_V_0_reg_864 <= ap_phi_reg_pp2_iter0_imgblock_4_5_V_0_reg_864;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_p_Val2_s_reg_652_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_413)) then
                if (((icmp_ln343_reg_2190 = ap_const_lv1_0) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_p_Val2_s_reg_652 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_p_Val2_s_reg_652 <= ap_phi_reg_pp2_iter0_p_Val2_s_reg_652;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_466)) then
                if (((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967 <= imgblock_0_4_V_2_fu_1742_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967 <= ap_phi_reg_pp2_iter1_imgblock_0_4_V_179_reg_967;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_466)) then
                if (((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954 <= grp_fu_1110_p6(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954 <= ap_phi_reg_pp2_iter1_imgblock_0_5_V_180_reg_954;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_466)) then
                if (((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941 <= imgblock_1_4_V_2_fu_1746_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941 <= ap_phi_reg_pp2_iter1_imgblock_1_4_V_183_reg_941;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_466)) then
                if (((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928 <= grp_fu_1123_p6(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928 <= ap_phi_reg_pp2_iter1_imgblock_1_5_V_184_reg_928;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_466)) then
                if (((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915 <= imgblock_2_4_V_2_fu_1750_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915 <= ap_phi_reg_pp2_iter1_imgblock_2_4_V_187_reg_915;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_466)) then
                if (((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902 <= grp_fu_1136_p6(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902 <= ap_phi_reg_pp2_iter1_imgblock_2_5_V_188_reg_902;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_466)) then
                if (((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889 <= imgblock_3_4_V_2_fu_1754_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889 <= ap_phi_reg_pp2_iter1_imgblock_3_4_V_191_reg_889;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_466)) then
                if (((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876 <= grp_fu_1149_p6(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876 <= ap_phi_reg_pp2_iter1_imgblock_3_5_V_192_reg_876;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_466)) then
                if (((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852 <= imgblock_4_2_V_fu_1720_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_4_V_0_reg_852 <= ap_phi_reg_pp2_iter1_imgblock_4_4_V_0_reg_852;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_466)) then
                if (((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864 <= ap_phi_mux_p_Val2_s_phi_fu_656_p4(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter2_imgblock_4_5_V_0_reg_864 <= ap_phi_reg_pp2_iter1_imgblock_4_5_V_0_reg_864;
                end if;
            end if; 
        end if;
    end process;

    bram_read_count_0_i_reg_641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_fu_1690_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                bram_read_count_0_i_reg_641 <= bram_read_count_fu_1714_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                bram_read_count_0_i_reg_641 <= ap_const_lv16_1;
            end if; 
        end if;
    end process;

    i9_0_i_reg_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                i9_0_i_reg_518 <= i_1_reg_2110;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i9_0_i_reg_518 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln257_reg_2026 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_0_i_reg_378 <= select_ln261_1_reg_2035;
            elsif ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i_reg_378 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    imgblock_0_0_V_reg_839_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_0_0_V_reg_839 <= imgblock_0_2_V_reg_816;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_0_0_V_reg_839 <= imgblock_0_2_V_177_reg_607;
            end if; 
        end if;
    end process;

    imgblock_0_1_V_reg_826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_0_1_V_reg_826 <= imgblock_0_3_V_reg_806;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_0_1_V_reg_826 <= imgblock_0_3_V_1_reg_596;
            end if; 
        end if;
    end process;

    imgblock_0_2_V_177_reg_607_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_0_2_V_177_reg_607 <= imgblock_0_2_V_2_fu_1487_p10;
            elsif (((icmp_ln277_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_0_2_V_177_reg_607 <= imgblock_0_2_V_0_reg_484;
            end if; 
        end if;
    end process;

    imgblock_0_2_V_reg_816_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_0_2_V_reg_816 <= imgblock_0_4_V_179_reg_967;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_0_2_V_reg_816 <= imgblock_0_4_V_fu_1667_p1;
            end if; 
        end if;
    end process;

    imgblock_0_3_V_1_reg_596_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_0_3_V_1_reg_596 <= imgblock_0_3_V_s_fu_1509_p10;
            elsif (((icmp_ln277_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_0_3_V_1_reg_596 <= imgblock_0_3_V_0_reg_472;
            end if; 
        end if;
    end process;

    imgblock_0_3_V_reg_806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_0_3_V_reg_806 <= imgblock_0_5_V_180_reg_954;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_0_3_V_reg_806 <= grp_fu_1110_p6(19 downto 10);
            end if; 
        end if;
    end process;

    imgblock_1_0_V_reg_793_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_1_0_V_reg_793 <= imgblock_1_2_V_reg_770;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_1_0_V_reg_793 <= imgblock_1_2_V_181_reg_585;
            end if; 
        end if;
    end process;

    imgblock_1_1_V_reg_780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_1_1_V_reg_780 <= imgblock_1_3_V_reg_760;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_1_1_V_reg_780 <= imgblock_1_3_V_1_reg_574;
            end if; 
        end if;
    end process;

    imgblock_1_2_V_181_reg_585_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_1_2_V_181_reg_585 <= imgblock_1_2_V_2_fu_1531_p10;
            elsif (((icmp_ln277_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_1_2_V_181_reg_585 <= imgblock_1_2_V_0_reg_460;
            end if; 
        end if;
    end process;

    imgblock_1_2_V_reg_770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_1_2_V_reg_770 <= imgblock_1_4_V_183_reg_941;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_1_2_V_reg_770 <= imgblock_1_4_V_fu_1671_p1;
            end if; 
        end if;
    end process;

    imgblock_1_3_V_1_reg_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_1_3_V_1_reg_574 <= imgblock_1_3_V_s_fu_1553_p10;
            elsif (((icmp_ln277_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_1_3_V_1_reg_574 <= imgblock_1_3_V_0_reg_448;
            end if; 
        end if;
    end process;

    imgblock_1_3_V_reg_760_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_1_3_V_reg_760 <= imgblock_1_5_V_184_reg_928;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_1_3_V_reg_760 <= grp_fu_1123_p6(19 downto 10);
            end if; 
        end if;
    end process;

    imgblock_2_0_V_reg_747_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_2_0_V_reg_747 <= imgblock_2_2_V_reg_724;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_2_0_V_reg_747 <= imgblock_2_2_V_185_reg_563;
            end if; 
        end if;
    end process;

    imgblock_2_1_V_reg_734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_2_1_V_reg_734 <= imgblock_2_3_V_reg_714;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_2_1_V_reg_734 <= imgblock_2_3_V_1_reg_552;
            end if; 
        end if;
    end process;

    imgblock_2_2_V_185_reg_563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_2_2_V_185_reg_563 <= imgblock_2_2_V_2_fu_1575_p10;
            elsif (((icmp_ln277_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_2_2_V_185_reg_563 <= imgblock_2_2_V_0_reg_436;
            end if; 
        end if;
    end process;

    imgblock_2_2_V_reg_724_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_2_2_V_reg_724 <= imgblock_2_4_V_187_reg_915;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_2_2_V_reg_724 <= imgblock_2_4_V_fu_1675_p1;
            end if; 
        end if;
    end process;

    imgblock_2_3_V_1_reg_552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_2_3_V_1_reg_552 <= imgblock_2_3_V_s_fu_1597_p10;
            elsif (((icmp_ln277_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_2_3_V_1_reg_552 <= imgblock_2_3_V_0_reg_424;
            end if; 
        end if;
    end process;

    imgblock_2_3_V_reg_714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_2_3_V_reg_714 <= imgblock_2_5_V_188_reg_902;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_2_3_V_reg_714 <= grp_fu_1136_p6(19 downto 10);
            end if; 
        end if;
    end process;

    imgblock_3_0_V_reg_701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_3_0_V_reg_701 <= imgblock_3_2_V_reg_678;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_3_0_V_reg_701 <= imgblock_3_2_V_189_reg_541;
            end if; 
        end if;
    end process;

    imgblock_3_1_V_reg_688_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_3_1_V_reg_688 <= imgblock_3_3_V_reg_668;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_3_1_V_reg_688 <= imgblock_3_3_V_1_reg_530;
            end if; 
        end if;
    end process;

    imgblock_3_2_V_189_reg_541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_3_2_V_189_reg_541 <= imgblock_3_2_V_2_fu_1619_p10;
            elsif (((icmp_ln277_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_3_2_V_189_reg_541 <= imgblock_3_2_V_0_reg_412;
            end if; 
        end if;
    end process;

    imgblock_3_2_V_reg_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_3_2_V_reg_678 <= imgblock_3_4_V_191_reg_889;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_3_2_V_reg_678 <= imgblock_3_4_V_fu_1679_p1;
            end if; 
        end if;
    end process;

    imgblock_3_3_V_1_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                imgblock_3_3_V_1_reg_530 <= imgblock_3_3_V_s_fu_1641_p10;
            elsif (((icmp_ln277_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                imgblock_3_3_V_1_reg_530 <= imgblock_3_3_V_0_reg_400;
            end if; 
        end if;
    end process;

    imgblock_3_3_V_reg_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                imgblock_3_3_V_reg_668 <= imgblock_3_5_V_192_reg_876;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                imgblock_3_3_V_reg_668 <= grp_fu_1149_p6(19 downto 10);
            end if; 
        end if;
    end process;

    indvar_flatten_reg_367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln257_fu_1228_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                indvar_flatten_reg_367 <= add_ln257_fu_1233_p2;
            elsif ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_367 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    j10_0_i_reg_629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                j10_0_i_reg_629 <= j_1_reg_2242;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                j10_0_i_reg_629 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    j_0_i_reg_389_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln257_fu_1228_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                j_0_i_reg_389 <= j_fu_1278_p2;
            elsif ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_0_i_reg_389 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    lineStore_reg_507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                lineStore_reg_507 <= add_ln277_fu_1995_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                lineStore_reg_507 <= ap_const_lv32_4;
            end if; 
        end if;
    end process;

    p_0491_0_i_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                p_0491_0_i_reg_496 <= select_ln879_1_reg_2121;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                p_0491_0_i_reg_496 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    p_0_i_reg_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln310_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0_i_reg_618 <= p_fu_1481_p2;
            elsif (((icmp_ln277_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                p_0_i_reg_618 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln343_reg_2071 <= add_ln343_fu_1284_p2;
                add_ln363_reg_2076 <= add_ln363_fu_1289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_1_reg_2110 <= i_1_fu_1303_p2;
                    zext_ln277_reg_2101(15 downto 0) <= zext_ln277_fu_1294_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln257_reg_2026 <= icmp_ln257_fu_1228_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln335_reg_2238 <= icmp_ln335_fu_1690_p2;
                icmp_ln335_reg_2238_pp2_iter1_reg <= icmp_ln335_reg_2238;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp2_stage0_11001)) then
                icmp_ln335_reg_2238_pp2_iter2_reg <= icmp_ln335_reg_2238_pp2_iter1_reg;
                icmp_ln335_reg_2238_pp2_iter3_reg <= icmp_ln335_reg_2238_pp2_iter2_reg;
                icmp_ln335_reg_2238_pp2_iter4_reg <= icmp_ln335_reg_2238_pp2_iter3_reg;
                icmp_ln335_reg_2238_pp2_iter5_reg <= icmp_ln335_reg_2238_pp2_iter4_reg;
                icmp_ln335_reg_2238_pp2_iter6_reg <= icmp_ln335_reg_2238_pp2_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln343_reg_2190 <= icmp_ln343_fu_1663_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_fu_1690_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln363_reg_2247 <= icmp_ln363_fu_1701_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                imgblock_0_2_V_0_reg_484 <= imgblock_0_0_V_reg_839;
                imgblock_0_3_V_0_reg_472 <= imgblock_0_1_V_reg_826;
                imgblock_1_2_V_0_reg_460 <= imgblock_1_0_V_reg_793;
                imgblock_1_3_V_0_reg_448 <= imgblock_1_1_V_reg_780;
                imgblock_2_2_V_0_reg_436 <= imgblock_2_0_V_reg_747;
                imgblock_2_3_V_0_reg_424 <= imgblock_2_1_V_reg_734;
                imgblock_3_2_V_0_reg_412 <= imgblock_3_0_V_reg_701;
                imgblock_3_3_V_0_reg_400 <= imgblock_3_1_V_reg_688;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                imgblock_0_4_V_179_reg_967 <= ap_phi_reg_pp2_iter2_imgblock_0_4_V_179_reg_967;
                imgblock_0_5_V_180_reg_954 <= ap_phi_reg_pp2_iter2_imgblock_0_5_V_180_reg_954;
                imgblock_1_4_V_183_reg_941 <= ap_phi_reg_pp2_iter2_imgblock_1_4_V_183_reg_941;
                imgblock_1_5_V_184_reg_928 <= ap_phi_reg_pp2_iter2_imgblock_1_5_V_184_reg_928;
                imgblock_2_4_V_187_reg_915 <= ap_phi_reg_pp2_iter2_imgblock_2_4_V_187_reg_915;
                imgblock_2_5_V_188_reg_902 <= ap_phi_reg_pp2_iter2_imgblock_2_5_V_188_reg_902;
                imgblock_3_4_V_191_reg_889 <= ap_phi_reg_pp2_iter2_imgblock_3_4_V_191_reg_889;
                imgblock_3_5_V_192_reg_876 <= ap_phi_reg_pp2_iter2_imgblock_3_5_V_192_reg_876;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                imgblock_4_0_V_fu_156 <= imgblock_4_2_V_reg_2276;
                imgblock_4_1_V_fu_160 <= imgblock_4_5_V_reg_2284;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                imgblock_4_2_V_reg_2276 <= imgblock_4_2_V_fu_1720_p1;
                imgblock_4_5_V_reg_2284 <= ap_phi_mux_p_Val2_s_phi_fu_656_p4(19 downto 10);
                    shl_ln_reg_2332(15 downto 1) <= shl_ln_fu_1766_p3(15 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                j_1_reg_2242 <= j_1_fu_1695_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln257_fu_1228_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                linebuffer_2_V_addr_reg_2044 <= zext_ln267_fu_1270_p1(10 - 1 downto 0);
                linebuffer_3_V_addr_reg_2049 <= zext_ln267_fu_1270_p1(10 - 1 downto 0);
                trunc_ln261_reg_2040 <= trunc_ln261_fu_1266_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                lshr_ln_reg_2010 <= src_mat_cols_dout(15 downto 1);
                src_mat_rows_read_reg_2000 <= src_mat_rows_dout;
                    tmp_23_reg_2021(15 downto 1) <= tmp_23_fu_1220_p3(15 downto 1);
                    zext_ln257_reg_2005(15 downto 0) <= zext_ln257_fu_1202_p1(15 downto 0);
                    zext_ln261_reg_2016(14 downto 0) <= zext_ln261_fu_1216_p1(14 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln257_fu_1228_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln261_1_reg_2035 <= select_ln261_1_fu_1258_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln277_fu_1298_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                select_ln283_reg_2115 <= select_ln283_fu_1325_p3;
                select_ln879_1_reg_2121 <= select_ln879_1_fu_1411_p3;
                select_ln879_3_reg_2127 <= select_ln879_3_fu_1427_p3;
                select_ln879_5_reg_2132 <= select_ln879_5_fu_1455_p3;
                select_ln879_6_reg_2137 <= select_ln879_6_fu_1467_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln335_reg_2238_pp2_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                tmp_72_reg_2355 <= grp_Core_Process_fu_980_ap_return_0(31 downto 10);
                tmp_73_reg_2365 <= grp_Core_Process_fu_980_ap_return_1(31 downto 10);
                tmp_74_reg_2375 <= grp_Core_Process_fu_980_ap_return_2(31 downto 10);
                tmp_75_reg_2385 <= grp_Core_Process_fu_1045_ap_return_0(31 downto 10);
                tmp_76_reg_2395 <= grp_Core_Process_fu_1045_ap_return_1(31 downto 10);
                tmp_77_reg_2405 <= grp_Core_Process_fu_1045_ap_return_2(31 downto 10);
                trunc_ln41_1_reg_2370 <= trunc_ln41_1_fu_1834_p1;
                trunc_ln41_2_reg_2380 <= trunc_ln41_2_fu_1848_p1;
                trunc_ln41_3_reg_2390 <= trunc_ln41_3_fu_1874_p1;
                trunc_ln41_4_reg_2400 <= trunc_ln41_4_fu_1888_p1;
                trunc_ln41_5_reg_2410 <= trunc_ln41_5_fu_1902_p1;
                trunc_ln41_reg_2360 <= trunc_ln41_fu_1820_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                trunc_ln321_reg_2234 <= trunc_ln321_fu_1683_p1;
            end if;
        end if;
    end process;
    zext_ln257_reg_2005(16) <= '0';
    zext_ln261_reg_2016(15) <= '0';
    tmp_23_reg_2021(0) <= '0';
    zext_ln277_reg_2101(16) <= '0';
    shl_ln_reg_2332(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, src_mat_rows_empty_n, src_mat_cols_empty_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter7, icmp_ln257_fu_1228_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state5, icmp_ln277_fu_1298_p2, ap_CS_fsm_state6, icmp_ln310_fu_1475_p2, ap_block_pp0_stage0_subdone, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln257_fu_1228_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln257_fu_1228_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln277_fu_1298_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln310_fu_1475_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp2_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_enable_reg_pp2_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln257_fu_1233_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_367) + unsigned(ap_const_lv16_1));
    add_ln277_fu_1995_p2 <= std_logic_vector(unsigned(select_ln283_reg_2115) + unsigned(ap_const_lv32_1));
    add_ln343_fu_1284_p2 <= std_logic_vector(unsigned(zext_ln257_reg_2005) + unsigned(ap_const_lv17_1FFFE));
    add_ln363_fu_1289_p2 <= std_logic_vector(unsigned(zext_ln261_reg_2016) + unsigned(ap_const_lv16_FFFF));
    and_ln879_fu_1391_p2 <= (xor_ln879_fu_1385_p2 and icmp_ln879_1_fu_1339_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state17 <= ap_CS_fsm(8);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(src_mat_data_V_V_empty_n, ap_enable_reg_pp0_iter1, icmp_ln257_reg_2026)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln257_reg_2026 = ap_const_lv1_0) and (src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(src_mat_data_V_V_empty_n, ap_enable_reg_pp0_iter1, icmp_ln257_reg_2026)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln257_reg_2026 = ap_const_lv1_0) and (src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp2_assign_proc : process(ap_CS_fsm, ap_block_pp2_stage0_subdone)
    begin
                ap_block_pp2 <= ((ap_const_boolean_1 = ap_block_pp2_stage0_subdone) and (ap_ST_fsm_pp2_stage0 = ap_CS_fsm));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_01001_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter7, icmp_ln335_reg_2238_pp2_iter6_reg, ap_predicate_op197_read_state10)
    begin
                ap_block_pp2_stage0_01001 <= (((icmp_ln335_reg_2238_pp2_iter6_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_11001_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter7, icmp_ln335_reg_2238_pp2_iter6_reg, ap_predicate_op197_read_state10)
    begin
                ap_block_pp2_stage0_11001 <= (((icmp_ln335_reg_2238_pp2_iter6_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_11001_ignoreCallOp275_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter7, icmp_ln335_reg_2238_pp2_iter6_reg, ap_predicate_op197_read_state10)
    begin
                ap_block_pp2_stage0_11001_ignoreCallOp275 <= (((icmp_ln335_reg_2238_pp2_iter6_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_11001_ignoreCallOp277_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter7, icmp_ln335_reg_2238_pp2_iter6_reg, ap_predicate_op197_read_state10)
    begin
                ap_block_pp2_stage0_11001_ignoreCallOp277 <= (((icmp_ln335_reg_2238_pp2_iter6_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(src_mat_data_V_V_empty_n, dst_mat_data_V_V_full_n, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter7, icmp_ln335_reg_2238_pp2_iter6_reg, ap_predicate_op197_read_state10)
    begin
                ap_block_pp2_stage0_subdone <= (((icmp_ln335_reg_2238_pp2_iter6_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1)) or ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, src_mat_rows_empty_n, src_mat_cols_empty_n)
    begin
                ap_block_state1 <= ((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_pp2_stage0_iter1_assign_proc : process(src_mat_data_V_V_empty_n, ap_predicate_op197_read_state10)
    begin
                ap_block_state10_pp2_stage0_iter1 <= ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_state10_pp2_stage0_iter1_ignore_call14_assign_proc : process(src_mat_data_V_V_empty_n, ap_predicate_op197_read_state10)
    begin
                ap_block_state10_pp2_stage0_iter1_ignore_call14 <= ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_state10_pp2_stage0_iter1_ignore_call31_assign_proc : process(src_mat_data_V_V_empty_n, ap_predicate_op197_read_state10)
    begin
                ap_block_state10_pp2_stage0_iter1_ignore_call31 <= ((src_mat_data_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state10 = ap_const_boolean_1));
    end process;

        ap_block_state11_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter2_ignore_call14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter2_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter3_ignore_call14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter3_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter4_ignore_call14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter4_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter5_ignore_call14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter5_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter6_ignore_call14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter6_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state16_pp2_stage0_iter7_assign_proc : process(dst_mat_data_V_V_full_n, icmp_ln335_reg_2238_pp2_iter6_reg)
    begin
                ap_block_state16_pp2_stage0_iter7 <= ((icmp_ln335_reg_2238_pp2_iter6_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state16_pp2_stage0_iter7_ignore_call14_assign_proc : process(dst_mat_data_V_V_full_n, icmp_ln335_reg_2238_pp2_iter6_reg)
    begin
                ap_block_state16_pp2_stage0_iter7_ignore_call14 <= ((icmp_ln335_reg_2238_pp2_iter6_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state16_pp2_stage0_iter7_ignore_call31_assign_proc : process(dst_mat_data_V_V_full_n, icmp_ln335_reg_2238_pp2_iter6_reg)
    begin
                ap_block_state16_pp2_stage0_iter7_ignore_call31 <= ((icmp_ln335_reg_2238_pp2_iter6_reg = ap_const_lv1_0) and (dst_mat_data_V_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(src_mat_data_V_V_empty_n, icmp_ln257_reg_2026)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((icmp_ln257_reg_2026 = ap_const_lv1_0) and (src_mat_data_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state9_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter0_ignore_call14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter0_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1563_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln335_reg_2238, trunc_ln321_reg_2234)
    begin
                ap_condition_1563 <= ((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_condition_1566_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln335_reg_2238, trunc_ln321_reg_2234)
    begin
                ap_condition_1566 <= ((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_condition_1569_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln335_reg_2238, trunc_ln321_reg_2234)
    begin
                ap_condition_1569 <= ((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_condition_1572_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln335_reg_2238, trunc_ln321_reg_2234)
    begin
                ap_condition_1572 <= ((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_condition_413_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
                ap_condition_413 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001));
    end process;


    ap_condition_466_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0_11001)
    begin
                ap_condition_466 <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln257_fu_1228_p2)
    begin
        if ((icmp_ln257_fu_1228_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter2_state11_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            ap_condition_pp2_exit_iter2_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter2_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln277_fu_1298_p2)
    begin
        if (((icmp_ln277_fu_1298_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_188_assign_proc : process(ap_predicate_op188_load_state9)
    begin
                ap_enable_operation_188 <= (ap_predicate_op188_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_190_assign_proc : process(ap_predicate_op190_load_state9)
    begin
                ap_enable_operation_190 <= (ap_predicate_op190_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_192_assign_proc : process(ap_predicate_op192_load_state9)
    begin
                ap_enable_operation_192 <= (ap_predicate_op192_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_194_assign_proc : process(ap_predicate_op194_load_state9)
    begin
                ap_enable_operation_194 <= (ap_predicate_op194_load_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_207_assign_proc : process(ap_predicate_op207_store_state10)
    begin
                ap_enable_operation_207 <= (ap_predicate_op207_store_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_209_assign_proc : process(ap_predicate_op209_store_state10)
    begin
                ap_enable_operation_209 <= (ap_predicate_op209_store_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_211_assign_proc : process(ap_predicate_op211_store_state10)
    begin
                ap_enable_operation_211 <= (ap_predicate_op211_store_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_213_assign_proc : process(ap_predicate_op213_store_state10)
    begin
                ap_enable_operation_213 <= (ap_predicate_op213_store_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_215_assign_proc : process(ap_predicate_op215_load_state10)
    begin
                ap_enable_operation_215 <= (ap_predicate_op215_load_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_216_assign_proc : process(ap_predicate_op216_load_state10)
    begin
                ap_enable_operation_216 <= (ap_predicate_op216_load_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_217_assign_proc : process(ap_predicate_op217_load_state10)
    begin
                ap_enable_operation_217 <= (ap_predicate_op217_load_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_218_assign_proc : process(ap_predicate_op218_load_state10)
    begin
                ap_enable_operation_218 <= (ap_predicate_op218_load_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_236_assign_proc : process(ap_predicate_op236_store_state10)
    begin
                ap_enable_operation_236 <= (ap_predicate_op236_store_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_238_assign_proc : process(ap_predicate_op238_store_state10)
    begin
                ap_enable_operation_238 <= (ap_predicate_op238_store_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_240_assign_proc : process(ap_predicate_op240_store_state10)
    begin
                ap_enable_operation_240 <= (ap_predicate_op240_store_state10 = ap_const_boolean_1);
    end process;


    ap_enable_operation_242_assign_proc : process(ap_predicate_op242_store_state10)
    begin
                ap_enable_operation_242 <= (ap_predicate_op242_store_state10 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_enable_state10_pp2_iter1_stage0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1)
    begin
                ap_enable_state10_pp2_iter1_stage0 <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_enable_state9_pp2_iter0_stage0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0)
    begin
                ap_enable_state9_pp2_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter7, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4, ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter6)
    begin
        if (((ap_enable_reg_pp2_iter7 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_0_i_phi_fu_382_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln257_reg_2026, i_0_i_reg_378, select_ln261_1_reg_2035)
    begin
        if (((icmp_ln257_reg_2026 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_0_i_phi_fu_382_p4 <= select_ln261_1_reg_2035;
        else 
            ap_phi_mux_i_0_i_phi_fu_382_p4 <= i_0_i_reg_378;
        end if; 
    end process;


    ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_0_2_V_reg_816, imgblock_0_0_V_reg_839, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4 <= imgblock_0_2_V_reg_816;
        else 
            ap_phi_mux_imgblock_0_0_V_phi_fu_843_p4 <= imgblock_0_0_V_reg_839;
        end if; 
    end process;


    ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_0_3_V_reg_806, imgblock_0_1_V_reg_826, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4 <= imgblock_0_3_V_reg_806;
        else 
            ap_phi_mux_imgblock_0_1_V_phi_fu_830_p4 <= imgblock_0_1_V_reg_826;
        end if; 
    end process;


    ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_0_2_V_reg_816, imgblock_0_4_V_179_reg_967, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4 <= imgblock_0_4_V_179_reg_967;
        else 
            ap_phi_mux_imgblock_0_2_V_phi_fu_819_p4 <= imgblock_0_2_V_reg_816;
        end if; 
    end process;


    ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_0_3_V_reg_806, imgblock_0_5_V_180_reg_954, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4 <= imgblock_0_5_V_180_reg_954;
        else 
            ap_phi_mux_imgblock_0_3_V_phi_fu_809_p4 <= imgblock_0_3_V_reg_806;
        end if; 
    end process;


    ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_1_2_V_reg_770, imgblock_1_0_V_reg_793, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4 <= imgblock_1_2_V_reg_770;
        else 
            ap_phi_mux_imgblock_1_0_V_phi_fu_797_p4 <= imgblock_1_0_V_reg_793;
        end if; 
    end process;


    ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_1_3_V_reg_760, imgblock_1_1_V_reg_780, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4 <= imgblock_1_3_V_reg_760;
        else 
            ap_phi_mux_imgblock_1_1_V_phi_fu_784_p4 <= imgblock_1_1_V_reg_780;
        end if; 
    end process;


    ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_1_2_V_reg_770, imgblock_1_4_V_183_reg_941, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4 <= imgblock_1_4_V_183_reg_941;
        else 
            ap_phi_mux_imgblock_1_2_V_phi_fu_773_p4 <= imgblock_1_2_V_reg_770;
        end if; 
    end process;


    ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_1_3_V_reg_760, imgblock_1_5_V_184_reg_928, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4 <= imgblock_1_5_V_184_reg_928;
        else 
            ap_phi_mux_imgblock_1_3_V_phi_fu_763_p4 <= imgblock_1_3_V_reg_760;
        end if; 
    end process;


    ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_2_2_V_reg_724, imgblock_2_0_V_reg_747, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4 <= imgblock_2_2_V_reg_724;
        else 
            ap_phi_mux_imgblock_2_0_V_phi_fu_751_p4 <= imgblock_2_0_V_reg_747;
        end if; 
    end process;


    ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_2_3_V_reg_714, imgblock_2_1_V_reg_734, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4 <= imgblock_2_3_V_reg_714;
        else 
            ap_phi_mux_imgblock_2_1_V_phi_fu_738_p4 <= imgblock_2_1_V_reg_734;
        end if; 
    end process;


    ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_2_2_V_reg_724, imgblock_2_4_V_187_reg_915, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4 <= imgblock_2_4_V_187_reg_915;
        else 
            ap_phi_mux_imgblock_2_2_V_phi_fu_727_p4 <= imgblock_2_2_V_reg_724;
        end if; 
    end process;


    ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_2_3_V_reg_714, imgblock_2_5_V_188_reg_902, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4 <= imgblock_2_5_V_188_reg_902;
        else 
            ap_phi_mux_imgblock_2_3_V_phi_fu_717_p4 <= imgblock_2_3_V_reg_714;
        end if; 
    end process;


    ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_3_2_V_reg_678, imgblock_3_0_V_reg_701, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4 <= imgblock_3_2_V_reg_678;
        else 
            ap_phi_mux_imgblock_3_0_V_phi_fu_705_p4 <= imgblock_3_0_V_reg_701;
        end if; 
    end process;


    ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_3_3_V_reg_668, imgblock_3_1_V_reg_688, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4 <= imgblock_3_3_V_reg_668;
        else 
            ap_phi_mux_imgblock_3_1_V_phi_fu_692_p4 <= imgblock_3_1_V_reg_688;
        end if; 
    end process;


    ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_3_2_V_reg_678, imgblock_3_4_V_191_reg_889, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4 <= imgblock_3_4_V_191_reg_889;
        else 
            ap_phi_mux_imgblock_3_2_V_phi_fu_681_p4 <= imgblock_3_2_V_reg_678;
        end if; 
    end process;


    ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4_assign_proc : process(ap_block_pp2_stage0, imgblock_3_3_V_reg_668, imgblock_3_5_V_192_reg_876, icmp_ln335_reg_2238_pp2_iter2_reg, ap_enable_reg_pp2_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4 <= imgblock_3_5_V_192_reg_876;
        else 
            ap_phi_mux_imgblock_3_3_V_phi_fu_671_p4 <= imgblock_3_3_V_reg_668;
        end if; 
    end process;


    ap_phi_mux_j10_0_i_phi_fu_633_p4_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln335_reg_2238, j10_0_i_reg_629, j_1_reg_2242)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_j10_0_i_phi_fu_633_p4 <= j_1_reg_2242;
        else 
            ap_phi_mux_j10_0_i_phi_fu_633_p4 <= j10_0_i_reg_629;
        end if; 
    end process;


    ap_phi_mux_p_Val2_s_phi_fu_656_p4_assign_proc : process(src_mat_data_V_V_dout, icmp_ln335_reg_2238, icmp_ln343_reg_2190, ap_phi_reg_pp2_iter1_p_Val2_s_reg_652)
    begin
        if (((icmp_ln343_reg_2190 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0))) then 
            ap_phi_mux_p_Val2_s_phi_fu_656_p4 <= src_mat_data_V_V_dout;
        else 
            ap_phi_mux_p_Val2_s_phi_fu_656_p4 <= ap_phi_reg_pp2_iter1_p_Val2_s_reg_652;
        end if; 
    end process;

    ap_phi_reg_pp2_iter0_imgblock_0_4_V_179_reg_967 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_0_5_V_180_reg_954 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_1_4_V_183_reg_941 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_1_5_V_184_reg_928 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_2_4_V_187_reg_915 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_2_5_V_188_reg_902 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_3_4_V_191_reg_889 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_3_5_V_192_reg_876 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_4_4_V_0_reg_852 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_imgblock_4_5_V_0_reg_864 <= "XXXXXXXXXX";
    ap_phi_reg_pp2_iter0_p_Val2_s_reg_652 <= "XXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op188_load_state9_assign_proc : process(icmp_ln335_fu_1690_p2, icmp_ln363_fu_1701_p2)
    begin
                ap_predicate_op188_load_state9 <= ((icmp_ln363_fu_1701_p2 = ap_const_lv1_1) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op190_load_state9_assign_proc : process(icmp_ln335_fu_1690_p2, icmp_ln363_fu_1701_p2)
    begin
                ap_predicate_op190_load_state9 <= ((icmp_ln363_fu_1701_p2 = ap_const_lv1_1) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op192_load_state9_assign_proc : process(icmp_ln335_fu_1690_p2, icmp_ln363_fu_1701_p2)
    begin
                ap_predicate_op192_load_state9 <= ((icmp_ln363_fu_1701_p2 = ap_const_lv1_1) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op194_load_state9_assign_proc : process(icmp_ln335_fu_1690_p2, icmp_ln363_fu_1701_p2)
    begin
                ap_predicate_op194_load_state9 <= ((icmp_ln363_fu_1701_p2 = ap_const_lv1_1) and (icmp_ln335_fu_1690_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op197_read_state10_assign_proc : process(icmp_ln335_reg_2238, icmp_ln343_reg_2190)
    begin
                ap_predicate_op197_read_state10 <= ((icmp_ln343_reg_2190 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0));
    end process;


    ap_predicate_op207_store_state10_assign_proc : process(icmp_ln335_reg_2238, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
                ap_predicate_op207_store_state10 <= ((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_2));
    end process;


    ap_predicate_op209_store_state10_assign_proc : process(icmp_ln335_reg_2238, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
                ap_predicate_op209_store_state10 <= ((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_1));
    end process;


    ap_predicate_op211_store_state10_assign_proc : process(icmp_ln335_reg_2238, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
                ap_predicate_op211_store_state10 <= ((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_0));
    end process;


    ap_predicate_op213_store_state10_assign_proc : process(icmp_ln335_reg_2238, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
                ap_predicate_op213_store_state10 <= ((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_3));
    end process;


    ap_predicate_op215_load_state10_assign_proc : process(icmp_ln335_reg_2238, icmp_ln363_reg_2247)
    begin
                ap_predicate_op215_load_state10 <= ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0));
    end process;


    ap_predicate_op216_load_state10_assign_proc : process(icmp_ln335_reg_2238, icmp_ln363_reg_2247)
    begin
                ap_predicate_op216_load_state10 <= ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0));
    end process;


    ap_predicate_op217_load_state10_assign_proc : process(icmp_ln335_reg_2238, icmp_ln363_reg_2247)
    begin
                ap_predicate_op217_load_state10 <= ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0));
    end process;


    ap_predicate_op218_load_state10_assign_proc : process(icmp_ln335_reg_2238, icmp_ln363_reg_2247)
    begin
                ap_predicate_op218_load_state10 <= ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0));
    end process;


    ap_predicate_op236_store_state10_assign_proc : process(icmp_ln335_reg_2238, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
                ap_predicate_op236_store_state10 <= ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_2));
    end process;


    ap_predicate_op238_store_state10_assign_proc : process(icmp_ln335_reg_2238, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
                ap_predicate_op238_store_state10 <= ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_1));
    end process;


    ap_predicate_op240_store_state10_assign_proc : process(icmp_ln335_reg_2238, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
                ap_predicate_op240_store_state10 <= ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_0));
    end process;


    ap_predicate_op242_store_state10_assign_proc : process(icmp_ln335_reg_2238, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
                ap_predicate_op242_store_state10 <= ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_3));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln277_fu_1298_p2)
    begin
        if (((icmp_ln277_fu_1298_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bram_read_count_fu_1714_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(bram_read_count_0_i_reg_641));

    dst_mat_data_V_V_blk_n_assign_proc : process(dst_mat_data_V_V_full_n, ap_block_pp2_stage0, ap_enable_reg_pp2_iter7, icmp_ln335_reg_2238_pp2_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238_pp2_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1))) then 
            dst_mat_data_V_V_blk_n <= dst_mat_data_V_V_full_n;
        else 
            dst_mat_data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_mat_data_V_V_din <= (((((select_ln41_5_fu_1971_p3 & select_ln41_4_fu_1959_p3) & select_ln41_3_fu_1947_p3) & select_ln41_2_fu_1935_p3) & select_ln41_1_fu_1923_p3) & select_ln41_fu_1911_p3);

    dst_mat_data_V_V_write_assign_proc : process(ap_enable_reg_pp2_iter7, icmp_ln335_reg_2238_pp2_iter6_reg, ap_block_pp2_stage0_11001)
    begin
        if (((icmp_ln335_reg_2238_pp2_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            dst_mat_data_V_V_write <= ap_const_logic_1;
        else 
            dst_mat_data_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_Core_Process_fu_1045_ap_ce_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001_ignoreCallOp277)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001_ignoreCallOp277) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_Core_Process_fu_1045_ap_ce <= ap_const_logic_1;
        else 
            grp_Core_Process_fu_1045_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_Core_Process_fu_1045_col <= (shl_ln_reg_2332 or ap_const_lv16_1);

    grp_Core_Process_fu_980_ap_ce_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001_ignoreCallOp275)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001_ignoreCallOp275) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_Core_Process_fu_980_ap_ce <= ap_const_logic_1;
        else 
            grp_Core_Process_fu_980_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    i_1_fu_1303_p2 <= std_logic_vector(unsigned(i9_0_i_reg_518) + unsigned(ap_const_lv16_1));
    i_fu_1239_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(ap_phi_mux_i_0_i_phi_fu_382_p4));
    icmp_ln257_fu_1228_p2 <= "1" when (indvar_flatten_reg_367 = tmp_23_reg_2021) else "0";
    icmp_ln261_fu_1245_p2 <= "0" when (j_0_i_reg_389 = lshr_ln_reg_2010) else "1";
    icmp_ln277_fu_1298_p2 <= "1" when (i9_0_i_reg_518 = src_mat_rows_read_reg_2000) else "0";
    icmp_ln283_fu_1319_p2 <= "1" when (signed(tmp_71_fu_1309_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln310_fu_1475_p2 <= "1" when (p_0_i_reg_618 = ap_const_lv3_4) else "0";
    icmp_ln335_fu_1690_p2 <= "1" when (ap_phi_mux_j10_0_i_phi_fu_633_p4 = lshr_ln_reg_2010) else "0";
    icmp_ln343_fu_1663_p2 <= "1" when (signed(zext_ln277_reg_2101) < signed(add_ln343_reg_2071)) else "0";
    icmp_ln363_fu_1701_p2 <= "1" when (signed(zext_ln335_fu_1686_p1) < signed(add_ln363_reg_2076)) else "0";
    icmp_ln41_1_fu_1918_p2 <= "1" when (signed(tmp_73_reg_2365) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_2_fu_1930_p2 <= "1" when (signed(tmp_74_reg_2375) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_3_fu_1942_p2 <= "1" when (signed(tmp_75_reg_2385) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_4_fu_1954_p2 <= "1" when (signed(tmp_76_reg_2395) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_5_fu_1966_p2 <= "1" when (signed(tmp_77_reg_2405) > signed(ap_const_lv22_0)) else "0";
    icmp_ln41_fu_1906_p2 <= "1" when (signed(tmp_72_reg_2355) > signed(ap_const_lv22_0)) else "0";
    icmp_ln879_1_fu_1339_p2 <= "1" when (p_0491_0_i_reg_496 = ap_const_lv2_1) else "0";
    icmp_ln879_2_fu_1345_p2 <= "1" when (p_0491_0_i_reg_496 = ap_const_lv2_2) else "0";
    icmp_ln879_fu_1333_p2 <= "1" when (p_0491_0_i_reg_496 = ap_const_lv2_0) else "0";
    imgblock_0_4_V_2_fu_1742_p1 <= grp_fu_1110_p6(10 - 1 downto 0);
    imgblock_0_4_V_fu_1667_p1 <= grp_fu_1110_p6(10 - 1 downto 0);
    imgblock_1_4_V_2_fu_1746_p1 <= grp_fu_1123_p6(10 - 1 downto 0);
    imgblock_1_4_V_fu_1671_p1 <= grp_fu_1123_p6(10 - 1 downto 0);
    imgblock_2_4_V_2_fu_1750_p1 <= grp_fu_1136_p6(10 - 1 downto 0);
    imgblock_2_4_V_fu_1675_p1 <= grp_fu_1136_p6(10 - 1 downto 0);
    imgblock_3_4_V_2_fu_1754_p1 <= grp_fu_1149_p6(10 - 1 downto 0);
    imgblock_3_4_V_fu_1679_p1 <= grp_fu_1149_p6(10 - 1 downto 0);
    imgblock_4_2_V_fu_1720_p1 <= ap_phi_mux_p_Val2_s_phi_fu_656_p4(10 - 1 downto 0);
    j_1_fu_1695_p2 <= std_logic_vector(unsigned(ap_phi_mux_j10_0_i_phi_fu_633_p4) + unsigned(ap_const_lv15_1));
    j_fu_1278_p2 <= std_logic_vector(unsigned(select_ln261_fu_1250_p3) + unsigned(ap_const_lv15_1));

    linebuffer_0_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0, zext_ln267_fu_1270_p1, zext_ln366_fu_1706_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            linebuffer_0_V_address0 <= zext_ln366_fu_1706_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            linebuffer_0_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            linebuffer_0_V_address0 <= zext_ln267_fu_1270_p1(10 - 1 downto 0);
        else 
            linebuffer_0_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_0_V_address1_assign_proc : process(icmp_ln363_reg_2247, zext_ln386_fu_1734_p1, zext_ln379_fu_1758_p1, ap_condition_1563)
    begin
        if ((ap_const_boolean_1 = ap_condition_1563)) then
            if ((icmp_ln363_reg_2247 = ap_const_lv1_1)) then 
                linebuffer_0_V_address1 <= zext_ln379_fu_1758_p1(10 - 1 downto 0);
            elsif ((icmp_ln363_reg_2247 = ap_const_lv1_0)) then 
                linebuffer_0_V_address1 <= zext_ln386_fu_1734_p1(10 - 1 downto 0);
            else 
                linebuffer_0_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            linebuffer_0_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            linebuffer_0_V_ce0 <= ap_const_logic_1;
        else 
            linebuffer_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_0_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln335_reg_2238, ap_block_pp2_stage0_11001, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
        if ((((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_0_V_ce1 <= ap_const_logic_1;
        else 
            linebuffer_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_0_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln257_fu_1228_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, trunc_ln261_fu_1266_p1)
    begin
        if (((trunc_ln261_fu_1266_p1 = ap_const_lv1_0) and (icmp_ln257_fu_1228_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            linebuffer_0_V_we0 <= ap_const_logic_1;
        else 
            linebuffer_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_0_V_we1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln335_reg_2238, ap_block_pp2_stage0_11001, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
        if ((((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_0_V_we1 <= ap_const_logic_1;
        else 
            linebuffer_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0, zext_ln267_fu_1270_p1, zext_ln366_fu_1706_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            linebuffer_1_V_address0 <= zext_ln366_fu_1706_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            linebuffer_1_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            linebuffer_1_V_address0 <= zext_ln267_fu_1270_p1(10 - 1 downto 0);
        else 
            linebuffer_1_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_1_V_address1_assign_proc : process(icmp_ln363_reg_2247, zext_ln386_fu_1734_p1, zext_ln379_fu_1758_p1, ap_condition_1566)
    begin
        if ((ap_const_boolean_1 = ap_condition_1566)) then
            if ((icmp_ln363_reg_2247 = ap_const_lv1_1)) then 
                linebuffer_1_V_address1 <= zext_ln379_fu_1758_p1(10 - 1 downto 0);
            elsif ((icmp_ln363_reg_2247 = ap_const_lv1_0)) then 
                linebuffer_1_V_address1 <= zext_ln386_fu_1734_p1(10 - 1 downto 0);
            else 
                linebuffer_1_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            linebuffer_1_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            linebuffer_1_V_ce0 <= ap_const_logic_1;
        else 
            linebuffer_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_1_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln335_reg_2238, ap_block_pp2_stage0_11001, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
        if ((((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_1_V_ce1 <= ap_const_logic_1;
        else 
            linebuffer_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_1_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln257_fu_1228_p2, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, trunc_ln261_fu_1266_p1)
    begin
        if (((trunc_ln261_fu_1266_p1 = ap_const_lv1_1) and (icmp_ln257_fu_1228_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            linebuffer_1_V_we0 <= ap_const_logic_1;
        else 
            linebuffer_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_1_V_we1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln335_reg_2238, ap_block_pp2_stage0_11001, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
        if ((((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_1_V_we1 <= ap_const_logic_1;
        else 
            linebuffer_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_2_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, linebuffer_2_V_addr_reg_2044, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0, zext_ln366_fu_1706_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            linebuffer_2_V_address0 <= zext_ln366_fu_1706_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            linebuffer_2_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_2_V_address0 <= linebuffer_2_V_addr_reg_2044;
        else 
            linebuffer_2_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_2_V_address1_assign_proc : process(icmp_ln363_reg_2247, zext_ln386_fu_1734_p1, zext_ln379_fu_1758_p1, ap_condition_1569)
    begin
        if ((ap_const_boolean_1 = ap_condition_1569)) then
            if ((icmp_ln363_reg_2247 = ap_const_lv1_1)) then 
                linebuffer_2_V_address1 <= zext_ln379_fu_1758_p1(10 - 1 downto 0);
            elsif ((icmp_ln363_reg_2247 = ap_const_lv1_0)) then 
                linebuffer_2_V_address1 <= zext_ln386_fu_1734_p1(10 - 1 downto 0);
            else 
                linebuffer_2_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            linebuffer_2_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            linebuffer_2_V_ce0 <= ap_const_logic_1;
        else 
            linebuffer_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_2_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln335_reg_2238, ap_block_pp2_stage0_11001, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
        if ((((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_2_V_ce1 <= ap_const_logic_1;
        else 
            linebuffer_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_2_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln261_reg_2040)
    begin
        if (((trunc_ln261_reg_2040 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_2_V_we0 <= ap_const_logic_1;
        else 
            linebuffer_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_2_V_we1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln335_reg_2238, ap_block_pp2_stage0_11001, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
        if ((((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_2_V_we1 <= ap_const_logic_1;
        else 
            linebuffer_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_3_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, linebuffer_3_V_addr_reg_2049, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0, zext_ln366_fu_1706_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            linebuffer_3_V_address0 <= zext_ln366_fu_1706_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            linebuffer_3_V_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_3_V_address0 <= linebuffer_3_V_addr_reg_2049;
        else 
            linebuffer_3_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_3_V_address1_assign_proc : process(icmp_ln363_reg_2247, zext_ln386_fu_1734_p1, zext_ln379_fu_1758_p1, ap_condition_1572)
    begin
        if ((ap_const_boolean_1 = ap_condition_1572)) then
            if ((icmp_ln363_reg_2247 = ap_const_lv1_1)) then 
                linebuffer_3_V_address1 <= zext_ln379_fu_1758_p1(10 - 1 downto 0);
            elsif ((icmp_ln363_reg_2247 = ap_const_lv1_0)) then 
                linebuffer_3_V_address1 <= zext_ln386_fu_1734_p1(10 - 1 downto 0);
            else 
                linebuffer_3_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            linebuffer_3_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    linebuffer_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_state7, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            linebuffer_3_V_ce0 <= ap_const_logic_1;
        else 
            linebuffer_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_3_V_ce1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln335_reg_2238, ap_block_pp2_stage0_11001, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
        if ((((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_3_V_ce1 <= ap_const_logic_1;
        else 
            linebuffer_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_3_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln261_reg_2040)
    begin
        if (((trunc_ln261_reg_2040 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_3_V_we0 <= ap_const_logic_1;
        else 
            linebuffer_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_3_V_we1_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln335_reg_2238, ap_block_pp2_stage0_11001, trunc_ln321_reg_2234, icmp_ln363_reg_2247)
    begin
        if ((((icmp_ln335_reg_2238 = ap_const_lv1_0) and (icmp_ln363_reg_2247 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln363_reg_2247 = ap_const_lv1_1) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (trunc_ln321_reg_2234 = ap_const_lv2_3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            linebuffer_3_V_we1 <= ap_const_logic_1;
        else 
            linebuffer_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln_fu_1206_p4 <= src_mat_cols_dout(15 downto 1);
    or_ln879_1_fu_1441_p2 <= (xor_ln879_1_fu_1435_p2 or icmp_ln879_fu_1333_p2);
    or_ln879_fu_1405_p2 <= (icmp_ln879_fu_1333_p2 or and_ln879_fu_1391_p2);
    p_fu_1481_p2 <= std_logic_vector(unsigned(p_0_i_reg_618) + unsigned(ap_const_lv3_1));
    select_ln261_1_fu_1258_p3 <= 
        ap_phi_mux_i_0_i_phi_fu_382_p4 when (icmp_ln261_fu_1245_p2(0) = '1') else 
        i_fu_1239_p2;
    select_ln261_fu_1250_p3 <= 
        j_0_i_reg_389 when (icmp_ln261_fu_1245_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln283_fu_1325_p3 <= 
        ap_const_lv32_0 when (icmp_ln283_fu_1319_p2(0) = '1') else 
        lineStore_reg_507;
    select_ln296_1_fu_1377_p3 <= 
        ap_const_lv2_2 when (icmp_ln879_2_fu_1345_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln296_2_fu_1351_p3 <= 
        ap_const_lv2_3 when (icmp_ln879_2_fu_1345_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln296_fu_1369_p3 <= 
        ap_const_lv2_1 when (icmp_ln879_2_fu_1345_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln41_1_fu_1923_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_1_fu_1918_p2(0) = '1') else 
        trunc_ln41_1_reg_2370;
    select_ln41_2_fu_1935_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_2_fu_1930_p2(0) = '1') else 
        trunc_ln41_2_reg_2380;
    select_ln41_3_fu_1947_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_3_fu_1942_p2(0) = '1') else 
        trunc_ln41_3_reg_2390;
    select_ln41_4_fu_1959_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_4_fu_1954_p2(0) = '1') else 
        trunc_ln41_4_reg_2400;
    select_ln41_5_fu_1971_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_5_fu_1966_p2(0) = '1') else 
        trunc_ln41_5_reg_2410;
    select_ln41_fu_1911_p3 <= 
        ap_const_lv10_3FF when (icmp_ln41_fu_1906_p2(0) = '1') else 
        trunc_ln41_reg_2360;
    select_ln879_1_fu_1411_p3 <= 
        select_ln879_fu_1397_p3 when (or_ln879_fu_1405_p2(0) = '1') else 
        select_ln296_2_fu_1351_p3;
    select_ln879_2_fu_1419_p3 <= 
        ap_const_lv2_3 when (and_ln879_fu_1391_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln879_3_fu_1427_p3 <= 
        select_ln879_2_fu_1419_p3 when (or_ln879_fu_1405_p2(0) = '1') else 
        zext_ln296_fu_1365_p1;
    select_ln879_4_fu_1447_p3 <= 
        ap_const_lv2_3 when (or_ln879_1_fu_1441_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln879_5_fu_1455_p3 <= 
        select_ln879_4_fu_1447_p3 when (or_ln879_fu_1405_p2(0) = '1') else 
        select_ln296_fu_1369_p3;
    select_ln879_6_fu_1467_p3 <= 
        zext_ln879_fu_1463_p1 when (or_ln879_fu_1405_p2(0) = '1') else 
        select_ln296_1_fu_1377_p3;
    select_ln879_fu_1397_p3 <= 
        ap_const_lv2_2 when (and_ln879_fu_1391_p2(0) = '1') else 
        ap_const_lv2_1;
    shl_ln_fu_1766_p3 <= (j10_0_i_reg_629 & ap_const_lv1_0);

    src_mat_cols_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_mat_cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_mat_cols_blk_n <= src_mat_cols_empty_n;
        else 
            src_mat_cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_mat_cols_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_mat_rows_empty_n, src_mat_cols_empty_n)
    begin
        if ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_mat_cols_read <= ap_const_logic_1;
        else 
            src_mat_cols_read <= ap_const_logic_0;
        end if; 
    end process;


    src_mat_data_V_V_blk_n_assign_proc : process(src_mat_data_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln257_reg_2026, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln335_reg_2238, icmp_ln343_reg_2190)
    begin
        if ((((icmp_ln343_reg_2190 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln335_reg_2238 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((icmp_ln257_reg_2026 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            src_mat_data_V_V_blk_n <= src_mat_data_V_V_empty_n;
        else 
            src_mat_data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_mat_data_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln257_reg_2026, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_predicate_op197_read_state10, ap_block_pp2_stage0_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op197_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((icmp_ln257_reg_2026 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            src_mat_data_V_V_read <= ap_const_logic_1;
        else 
            src_mat_data_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src_mat_rows_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_mat_rows_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_mat_rows_blk_n <= src_mat_rows_empty_n;
        else 
            src_mat_rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_mat_rows_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_mat_rows_empty_n, src_mat_cols_empty_n)
    begin
        if ((not(((src_mat_cols_empty_n = ap_const_logic_0) or (src_mat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_mat_rows_read <= ap_const_logic_1;
        else 
            src_mat_rows_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_23_fu_1220_p3 <= (lshr_ln_fu_1206_p4 & ap_const_lv1_0);
    tmp_71_fu_1309_p4 <= lineStore_reg_507(31 downto 2);
    trunc_ln261_fu_1266_p1 <= select_ln261_1_fu_1258_p3(1 - 1 downto 0);
    trunc_ln321_fu_1683_p1 <= select_ln283_reg_2115(2 - 1 downto 0);
    trunc_ln41_1_fu_1834_p1 <= grp_Core_Process_fu_980_ap_return_1(10 - 1 downto 0);
    trunc_ln41_2_fu_1848_p1 <= grp_Core_Process_fu_980_ap_return_2(10 - 1 downto 0);
    trunc_ln41_3_fu_1874_p1 <= grp_Core_Process_fu_1045_ap_return_0(10 - 1 downto 0);
    trunc_ln41_4_fu_1888_p1 <= grp_Core_Process_fu_1045_ap_return_1(10 - 1 downto 0);
    trunc_ln41_5_fu_1902_p1 <= grp_Core_Process_fu_1045_ap_return_2(10 - 1 downto 0);
    trunc_ln41_fu_1820_p1 <= grp_Core_Process_fu_980_ap_return_0(10 - 1 downto 0);
    xor_ln296_fu_1359_p2 <= (icmp_ln879_2_fu_1345_p2 xor ap_const_lv1_1);
    xor_ln879_1_fu_1435_p2 <= (icmp_ln879_1_fu_1339_p2 xor ap_const_lv1_1);
    xor_ln879_fu_1385_p2 <= (icmp_ln879_fu_1333_p2 xor ap_const_lv1_1);
    zext_ln257_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_mat_rows_dout),17));
    zext_ln261_fu_1216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1206_p4),16));
    zext_ln267_fu_1270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln261_fu_1250_p3),64));
    zext_ln277_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i9_0_i_reg_518),17));
    zext_ln296_fu_1365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln296_fu_1359_p2),2));
    zext_ln335_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_j10_0_i_phi_fu_633_p4),16));
    zext_ln366_fu_1706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bram_read_count_0_i_reg_641),64));
    zext_ln379_fu_1758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j10_0_i_reg_629),64));
    zext_ln386_fu_1734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j10_0_i_reg_629),64));
    zext_ln879_fu_1463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln879_fu_1391_p2),2));
end behav;
