;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD @120, 9
	ADD 210, 62
	JMZ -1, @-20
	SPL 400, <-22
	SUB #12, @200
	SUB #12, @200
	ADD @120, 9
	JMZ @700, -380
	SUB 12, 10
	SPL @92, #200
	SUB 12, @10
	SPL 400, @-22
	DJN -1, @-20
	SUB @121, 103
	SUB 12, 10
	MOV -1, <-20
	SUB 12, 10
	SPL @12, #200
	SUB <0, @109
	SUB @-129, 100
	SUB @121, 106
	SUB #511, @-240
	SUB -209, <-120
	MOV -1, <-20
	SUB <0, @-2
	SUB #0, -2
	ADD @815, 0
	SPL @92, #200
	SUB @121, 106
	ADD -209, <-120
	ADD -209, <-120
	SUB @121, 106
	JMP -1, @-20
	SPL 0, <-22
	SPL 5, #422
	SUB @121, 106
	SPL 0, <-22
	SPL 0, <-22
	SUB #12, @200
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
