<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Top_util_vector_logic_2_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_util_vector_logic_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_axi_gpio_2_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_axi_gpio_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_xdma_0_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xdma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_dna_reader_0_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_dna_reader_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_user_efuse_0_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_user_efuse_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_c_counter_binary_0_1_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_c_counter_binary_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_util_vector_logic_0_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_c_counter_binary_0_2_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_c_counter_binary_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Top_c_counter_binary_0_1_synth_1"/>
	</Run>
	<Run Id="Top_xbar_2_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_axi_gpio_1_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_axi_gpio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_xbar_1_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_util_vector_logic_1_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_util_vector_logic_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_util_vector_logic_0_1_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_util_vector_logic_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Top_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Run Id="Top_axi_gpio_0_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Top_axi_gpio_1_0_synth_1"/>
	</Run>
	<Run Id="Top_util_vector_logic_1_1_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_util_vector_logic_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Top_util_vector_logic_1_0_synth_1"/>
	</Run>
	<Run Id="Top_util_vector_logic_2_1_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_util_vector_logic_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Top_util_vector_logic_2_0_synth_1"/>
	</Run>
	<Run Id="Top_c_counter_binary_0_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_c_counter_binary_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_axi_quad_spi_0_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_axi_quad_spi_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_util_vector_logic_1_2_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_util_vector_logic_1_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Top_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Run Id="Top_util_ds_buf_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_util_ds_buf_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_led_blinker_id_0_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_led_blinker_id_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_util_vector_logic_0_2_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_util_vector_logic_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Top_util_vector_logic_0_0_synth_1"/>
	</Run>
	<Run Id="Top_xadc_wiz_1_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xadc_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_mig_7series_0_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Top_auto_cc_0_synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/billy/Projects/FPGA-A100T-2/project/project.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Top_util_vector_logic_2_0_synth_1"/>
		<Parent Id="Top_axi_gpio_2_0_synth_1"/>
		<Parent Id="Top_xdma_0_0_synth_1"/>
		<Parent Id="Top_dna_reader_0_0_synth_1"/>
		<Parent Id="Top_user_efuse_0_0_synth_1"/>
		<Parent Id="Top_c_counter_binary_0_1_synth_1"/>
		<Parent Id="Top_util_vector_logic_0_0_synth_1"/>
		<Parent Id="Top_c_counter_binary_0_2_synth_1"/>
		<Parent Id="Top_xbar_2_synth_1"/>
		<Parent Id="Top_axi_gpio_1_0_synth_1"/>
		<Parent Id="Top_xbar_1_synth_1"/>
		<Parent Id="Top_util_vector_logic_1_0_synth_1"/>
		<Parent Id="Top_util_vector_logic_0_1_synth_1"/>
		<Parent Id="Top_axi_gpio_0_0_synth_1"/>
		<Parent Id="Top_util_vector_logic_1_1_synth_1"/>
		<Parent Id="Top_util_vector_logic_2_1_synth_1"/>
		<Parent Id="Top_c_counter_binary_0_0_synth_1"/>
		<Parent Id="Top_axi_quad_spi_0_0_synth_1"/>
		<Parent Id="Top_util_vector_logic_1_2_synth_1"/>
		<Parent Id="Top_util_ds_buf_0_synth_1"/>
		<Parent Id="Top_led_blinker_id_0_0_synth_1"/>
		<Parent Id="Top_util_vector_logic_0_2_synth_1"/>
		<Parent Id="Top_xadc_wiz_1_0_synth_1"/>
		<Parent Id="Top_mig_7series_0_0_synth_1"/>
		<Parent Id="Top_auto_cc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

