{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681780115327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681780115335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 20:08:35 2023 " "Processing started: Mon Apr 17 20:08:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681780115335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780115335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780115335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681780116991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681780116991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/modules/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/modules/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../modules/ball.sv" "" { Text "C:/ECE385/Lab7/modules/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/lab71soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/lab71soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc " "Found entity 1: lab71soc" {  } { { "../lab71soc/synthesis/lab71soc.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/lab71soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../lab71soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../lab71soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_irq_mapper " "Found entity 1: lab71soc_irq_mapper" {  } { { "../lab71soc/synthesis/submodules/lab71soc_irq_mapper.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0 " "Found entity 1: lab71soc_mm_interconnect_0" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: lab71soc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: lab71soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab71soc_mm_interconnect_0_avalon_st_adapter" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../lab71soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../lab71soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../lab71soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../lab71soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab71soc_mm_interconnect_0_rsp_mux" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127429 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab71soc_mm_interconnect_0_rsp_demux" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab71soc_mm_interconnect_0_cmd_mux" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab71soc_mm_interconnect_0_cmd_demux" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127465 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127465 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127465 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127465 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681780127473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../lab71soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../lab71soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681780127485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../lab71soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../lab71soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../lab71soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71soc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at lab71soc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_008.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681780127498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71soc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at lab71soc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_008.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681780127498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_router_008_default_decode " "Found entity 1: lab71soc_mm_interconnect_0_router_008_default_decode" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_008.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127502 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71soc_mm_interconnect_0_router_008 " "Found entity 2: lab71soc_mm_interconnect_0_router_008" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_008.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab71soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681780127506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab71soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681780127506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab71soc_mm_interconnect_0_router_002_default_decode" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127510 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71soc_mm_interconnect_0_router_002 " "Found entity 2: lab71soc_mm_interconnect_0_router_002" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab71soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab71soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681780127514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab71soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab71soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681780127514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab71soc_mm_interconnect_0_router_default_decode" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127514 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71soc_mm_interconnect_0_router " "Found entity 2: lab71soc_mm_interconnect_0_router" {  } { { "../lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../lab71soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../lab71soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_usb_rst " "Found entity 1: lab71soc_usb_rst" {  } { { "../lab71soc/synthesis/submodules/lab71soc_usb_rst.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_timer_0 " "Found entity 1: lab71soc_timer_0" {  } { { "../lab71soc/synthesis/submodules/lab71soc_timer_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_sysid_qsys_0 " "Found entity 1: lab71soc_sysid_qsys_0" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sysid_qsys_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_spi_0 " "Found entity 1: lab71soc_spi_0" {  } { { "../lab71soc/synthesis/submodules/lab71soc_spi_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab71soc_sdram_pll_dffpipe_l2c" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sdram_pll.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127590 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab71soc_sdram_pll_stdsync_sv6" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sdram_pll.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127590 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71soc_sdram_pll_altpll_vg92 " "Found entity 3: lab71soc_sdram_pll_altpll_vg92" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sdram_pll.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127590 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71soc_sdram_pll " "Found entity 4: lab71soc_sdram_pll" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sdram_pll.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_sdram_input_efifo_module " "Found entity 1: lab71soc_sdram_input_efifo_module" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sdram.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127602 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71soc_sdram " "Found entity 2: lab71soc_sdram" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sdram.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_onchip_memory2_0 " "Found entity 1: lab71soc_onchip_memory2_0" {  } { { "../lab71soc/synthesis/submodules/lab71soc_onchip_memory2_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_nios2_gen2_0 " "Found entity 1: lab71soc_nios2_gen2_0" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab71soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab71soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab71soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab71soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab71soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab71soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab71soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab71soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab71soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab71soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab71soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab71soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab71soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab71soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab71soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab71soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab71soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab71soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab71soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab71soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab71soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab71soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab71soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab71soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab71soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab71soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab71soc_nios2_gen2_0_cpu " "Found entity 21: lab71soc_nios2_gen2_0_cpu" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab71soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab71soc_nios2_gen2_0_cpu_test_bench" {  } { { "../lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_leds_pio " "Found entity 1: lab71soc_leds_pio" {  } { { "../lab71soc/synthesis/submodules/lab71soc_leds_pio.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_keycode " "Found entity 1: lab71soc_keycode" {  } { { "../lab71soc/synthesis/submodules/lab71soc_keycode.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_key " "Found entity 1: lab71soc_key" {  } { { "../lab71soc/synthesis/submodules/lab71soc_key.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab71soc_jtag_uart_0_sim_scfifo_w" {  } { { "../lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127738 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab71soc_jtag_uart_0_scfifo_w " "Found entity 2: lab71soc_jtag_uart_0_scfifo_w" {  } { { "../lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127738 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab71soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab71soc_jtag_uart_0_sim_scfifo_r" {  } { { "../lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127738 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab71soc_jtag_uart_0_scfifo_r " "Found entity 4: lab71soc_jtag_uart_0_scfifo_r" {  } { { "../lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127738 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab71soc_jtag_uart_0 " "Found entity 5: lab71soc_jtag_uart_0" {  } { { "../lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_hex_digits_pio " "Found entity 1: lab71soc_hex_digits_pio" {  } { { "../lab71soc/synthesis/submodules/lab71soc_hex_digits_pio.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/lab71soc_accumulate.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/lab71soc_accumulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab71soc_accumulate " "Found entity 1: lab71soc_accumulate" {  } { { "../lab71soc/synthesis/submodules/lab71soc_accumulate.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_accumulate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(101) " "Verilog HDL information at vga_text_avl_interface.sv(101): always construct contains both blocking and non-blocking assignments" {  } { { "../lab71soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/vga_text_avl_interface.sv" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681780127754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/lab71soc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/lab71soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "../lab71soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/vga_text_avl_interface.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127758 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(101) " "Verilog HDL information at vga_text_avl_interface.sv(101): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/vga_text_avl_interface.sv" "" { Text "C:/ECE385/Lab7/modules/vga_text_avl_interface.sv" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1681780127762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/modules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/modules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "../modules/vga_text_avl_interface.sv" "" { Text "C:/ECE385/Lab7/modules/vga_text_avl_interface.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/modules/lab7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/modules/lab7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "../modules/lab7.sv" "" { Text "C:/ECE385/Lab7/modules/lab7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/modules/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/modules/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "../modules/font_rom.sv" "" { Text "C:/ECE385/Lab7/modules/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/modules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/modules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../modules/VGA_controller.sv" "" { Text "C:/ECE385/Lab7/modules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/modules/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/modules/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "../modules/Color_Mapper.sv" "" { Text "C:/ECE385/Lab7/modules/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/modules/lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/modules/lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "../modules/lab62.sv" "" { Text "C:/ECE385/Lab7/modules/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127818 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../modules/HexDriver.sv" "" { Text "C:/ECE385/Lab7/modules/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681780127822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece385/lab7/modules/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ece385/lab7/modules/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../modules/HexDriver.sv" "" { Text "C:/ECE385/Lab7/modules/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm4.v 1 1 " "Found 1 design units, including 1 entities, in source file ocm4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ocm4 " "Found entity 1: ocm4" {  } { { "ocm4.v" "" { Text "C:/ECE385/Lab7/quartus/ocm4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681780127838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681780127838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h lab7.sv(112) " "Verilog HDL Implicit Net warning at lab7.sv(112): created implicit net for \"Reset_h\"" {  } { { "../modules/lab7.sv" "" { Text "C:/ECE385/Lab7/modules/lab7.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681780127838 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab71soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sdram.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681780127850 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab71soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sdram.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681780127850 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab71soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sdram.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681780127850 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab71soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "../lab71soc/synthesis/submodules/lab71soc_sdram.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681780127850 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab71soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab71soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "../lab71soc/synthesis/submodules/lab71soc_spi_0.v" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/lab71soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681780127850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681780128162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h lab7.sv(112) " "Verilog HDL or VHDL warning at lab7.sv(112): object \"Reset_h\" assigned a value but never read" {  } { { "../modules/lab7.sv" "" { Text "C:/ECE385/Lab7/modules/lab7.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681780128166 "|lab7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "../modules/lab7.sv" "hex_driver4" { Text "C:/ECE385/Lab7/modules/lab7.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681780128195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab71soc lab71soc:u0 " "Elaborating entity \"lab71soc\" for hierarchy \"lab71soc:u0\"" {  } { { "../modules/lab7.sv" "u0" { Text "C:/ECE385/Lab7/modules/lab7.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681780128279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab71soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab71soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "../lab71soc/synthesis/lab71soc.v" "vga_text_mode_controller_0" { Text "C:/ECE385/Lab7/lab71soc/synthesis/lab71soc.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681780128399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 vga_text_avl_interface.sv(125) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(125): truncated value with size 10 to match size of target (7)" {  } { { "../lab71soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/vga_text_avl_interface.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681780128837 "|lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 vga_text_avl_interface.sv(126) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(126): truncated value with size 10 to match size of target (7)" {  } { { "../lab71soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681780128837 "|lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_text_avl_interface.sv(127) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(127): truncated value with size 32 to match size of target (12)" {  } { { "../lab71soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/ECE385/Lab7/lab71soc/synthesis/submodules/vga_text_avl_interface.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681780128837 "|lab7|lab71soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
