`timescale 1ns / 1ps

module n2t_add16_test();
    reg  [15:0] a,b;
    wire [15:0] sum; 
    
    
    n2t_add16 ADD16(sum, a, b);
    
    initial
    begin
        $monitor ($time, " a=%b, b=%b, sum=%b", a,b,sum);
    end
    
    initial
    begin
        a=16'b0000000000000000; b=16'b0000000000000000; #100;
        a=16'b1111111111111111; b=16'b0000000000000000; #100;
        a=16'b0000000000000000; b=16'b1111111111111111; #100;
        a=16'b1010101010101010; b=16'b0000000000000000; #100;
        a=16'b0000000000000000; b=16'b1010101010101010; #100;
        a=16'b1010101010101010; b=16'b1010101010101010; #100;
        a=16'b1111111100000000; b=16'b0000000011111111; #100;
        a=16'b1100110011001100; b=16'b0110011001100110; #100;
    end    
endmodule