#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x120f0ad90 .scope module, "Control_unit_tb" "Control_unit_tb" 2 2;
 .timescale 0 0;
v0x120f25260_0 .net "ALUop", 2 0, v0x120f14be0_0;  1 drivers
v0x120f252f0_0 .net "ALUsrc", 0 0, v0x120f248b0_0;  1 drivers
v0x120f25380_0 .net "branch", 0 0, v0x120f24950_0;  1 drivers
v0x120f25410_0 .net "byteOperations", 0 0, v0x120f249e0_0;  1 drivers
v0x120f254c0_0 .net "jump", 0 0, v0x120f24a80_0;  1 drivers
v0x120f25590_0 .net "memRead", 0 0, v0x120f24b60_0;  1 drivers
v0x120f25640_0 .net "memWrite", 0 0, v0x120f24c00_0;  1 drivers
v0x120f256f0_0 .net "move", 0 0, v0x120f24ca0_0;  1 drivers
v0x120f257a0_0 .var "opcode", 5 0;
v0x120f258d0_0 .net "regDst", 0 0, v0x120f24e50_0;  1 drivers
v0x120f25960_0 .net "regWrite", 0 0, v0x120f24ef0_0;  1 drivers
S_0x120f0af00 .scope module, "myControlUnit" "Control_unit" 2 9, 3 1 0, S_0x120f0ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "regDst";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "memRead";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 3 "ALUop";
    .port_info 5 /OUTPUT 1 "ALUsrc";
    .port_info 6 /OUTPUT 1 "regWrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 1 "byteOperations";
    .port_info 9 /OUTPUT 1 "move";
    .port_info 10 /INPUT 6 "opcode";
v0x120f14be0_0 .var "ALUop", 2 0;
v0x120f248b0_0 .var "ALUsrc", 0 0;
v0x120f24950_0 .var "branch", 0 0;
v0x120f249e0_0 .var "byteOperations", 0 0;
v0x120f24a80_0 .var "jump", 0 0;
v0x120f24b60_0 .var "memRead", 0 0;
v0x120f24c00_0 .var "memWrite", 0 0;
v0x120f24ca0_0 .var "move", 0 0;
v0x120f24d40_0 .net "opcode", 5 0, v0x120f257a0_0;  1 drivers
v0x120f24e50_0 .var "regDst", 0 0;
v0x120f24ef0_0 .var "regWrite", 0 0;
E_0x120f0b2f0 .event anyedge, v0x120f24d40_0;
S_0x120f250a0 .scope task, "printSignals" "printSignals" 2 44, 2 44 0, S_0x120f0ad90;
 .timescale 0 0;
TD_Control_unit_tb.printSignals ;
    %vpi_call 2 45 "$display", "regDst=%b, branch=%b, memRead=%b, memWrite=%b, ALUop=%b, ALUsrc=%b, regWrite=%b, jump=%b, byteOperations=%b, move=%b", v0x120f258d0_0, v0x120f25380_0, v0x120f25590_0, v0x120f25640_0, v0x120f25260_0, v0x120f252f0_0, v0x120f25960_0, v0x120f254c0_0, v0x120f25410_0, v0x120f256f0_0 {0 0 0};
    %end;
    .scope S_0x120f0af00;
T_1 ;
    %wait E_0x120f0b2f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f24e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f24950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f24b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f24c00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f248b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f24a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f249e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f24ca0_0, 0, 1;
    %load/vec4 v0x120f24d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %jmp T_1.17;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f248b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f24a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f249e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f24ca0_0, 0, 1;
    %jmp T_1.17;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f248b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %jmp T_1.17;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f248b0_0, 0, 1;
    %jmp T_1.17;
T_1.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %jmp T_1.17;
T_1.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %jmp T_1.17;
T_1.5 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %jmp T_1.17;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %jmp T_1.17;
T_1.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %jmp T_1.17;
T_1.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %jmp T_1.17;
T_1.9 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %jmp T_1.17;
T_1.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ef0_0, 0, 1;
    %jmp T_1.17;
T_1.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %jmp T_1.17;
T_1.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %jmp T_1.17;
T_1.13 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %jmp T_1.17;
T_1.15 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x120f14be0_0, 0, 3;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f24ca0_0, 0, 1;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x120f0ad90;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x120f257a0_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 28 "$display", "Test Case 1: R-type instruction" {0 0 0};
    %fork TD_Control_unit_tb.printSignals, S_0x120f250a0;
    %join;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x120f257a0_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 34 "$display", "Test Case 2: lw (load word) instruction" {0 0 0};
    %fork TD_Control_unit_tb.printSignals, S_0x120f250a0;
    %join;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Control_unit_tb.v";
    "Control_unit.v";
