<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="theplan.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="algoritmo.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="bcd_to_7seg.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="clock_display.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="clock_puntos.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="contador_ascendente.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="controlM.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="plan.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="plan.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="plan.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="plan.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="plan.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="plan.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="plan.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="plan.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="plan.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="plan.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="plan.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="plan.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="plan.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="plan.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="plan.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="plan.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="plan.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="plan.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="plan.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="plan.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="plan.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="plan.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="plan.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="plan.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="plan.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="plan_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="plan_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="plan_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="plan_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="plan_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="plan_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="plan_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="plan_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="plan_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="plan_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="plan_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="plan_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="plan_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="plan_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="plan_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="reloj.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="reloj_displays.tfi"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1680740419" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1680740419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680740419" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-815142995432214354" xil_pn:start_ts="1680740419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680740419" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3198581933274299264" xil_pn:start_ts="1680740419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680740419" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1680740419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680740419" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3159006923528786338" xil_pn:start_ts="1680740419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680740419" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3448225648602706267" xil_pn:start_ts="1680740419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1680740419" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7095556409852091510" xil_pn:start_ts="1680740419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682063012" xil_pn:in_ck="2585073977295444434" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4064090914239377156" xil_pn:start_ts="1682061679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="plan.lso"/>
      <outfile xil_pn:name="plan.ngc"/>
      <outfile xil_pn:name="plan.ngr"/>
      <outfile xil_pn:name="plan.prj"/>
      <outfile xil_pn:name="plan.stx"/>
      <outfile xil_pn:name="plan.syr"/>
      <outfile xil_pn:name="plan.xst"/>
      <outfile xil_pn:name="plan_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1682061060" xil_pn:in_ck="155528207508" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027436047181" xil_pn:start_ts="1682061060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682063017" xil_pn:in_ck="4361279609708929733" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2129511691232575442" xil_pn:start_ts="1682063012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="plan.bld"/>
      <outfile xil_pn:name="plan.ngd"/>
      <outfile xil_pn:name="plan_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1682063065" xil_pn:in_ck="4361279652327372710" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-6569694987660717585" xil_pn:start_ts="1682063017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="plan.pcf"/>
      <outfile xil_pn:name="plan_map.map"/>
      <outfile xil_pn:name="plan_map.mrp"/>
      <outfile xil_pn:name="plan_map.ncd"/>
      <outfile xil_pn:name="plan_map.ngm"/>
      <outfile xil_pn:name="plan_map.xrpt"/>
      <outfile xil_pn:name="plan_summary.xml"/>
      <outfile xil_pn:name="plan_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1682063089" xil_pn:in_ck="2078992527206885791" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="7044443079611515937" xil_pn:start_ts="1682063065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="plan.ncd"/>
      <outfile xil_pn:name="plan.pad"/>
      <outfile xil_pn:name="plan.par"/>
      <outfile xil_pn:name="plan.ptwx"/>
      <outfile xil_pn:name="plan.unroutes"/>
      <outfile xil_pn:name="plan.xpi"/>
      <outfile xil_pn:name="plan_pad.csv"/>
      <outfile xil_pn:name="plan_pad.txt"/>
      <outfile xil_pn:name="plan_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1682063715" xil_pn:in_ck="4916672514766" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-6270489860592267034" xil_pn:start_ts="1682063704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="plan.bgn"/>
      <outfile xil_pn:name="plan.bin"/>
      <outfile xil_pn:name="plan.bit"/>
      <outfile xil_pn:name="plan.drc"/>
      <outfile xil_pn:name="plan.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1681515397" xil_pn:in_ck="4916672501912" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3013362611380892931" xil_pn:start_ts="1681515391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1682063089" xil_pn:in_ck="4361274026692899746" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1682063084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="plan.twr"/>
      <outfile xil_pn:name="plan.twx"/>
    </transform>
  </transforms>

</generated_project>
