# 1101 Sequence Detector (Moore FSM)

## Overview
This project implements an overlapping 1101 sequence detector using a Moore Finite State Machine (FSM) in Verilog.

## Tools Used
- Verilog HDL
- Xilinx Vivado (Behavioral Simulation)

## Design Details
- Moore state machine
- Overlapping sequence detection
- Output goes HIGH when sequence 1101 is detected

## Files
- seq_1101.v : Design file
- tb_seq_1101.v : Testbench
- simulation_result.png : Simulation waveform

## Learning Outcome
- Understanding FSM design
- State transition logic
- Simulation and debugging in Vivado
