# 0 "arch/arm64/boot/dts/ti/k3-j721s2-evm-gesi-exp-board.dtso"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/ti/k3-j721s2-evm-gesi-exp-board.dtso"
# 10 "arch/arm64/boot/dts/ti/k3-j721s2-evm-gesi-exp-board.dtso"
/dts-v1/;
/plugin/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 14 "arch/arm64/boot/dts/ti/k3-j721s2-evm-gesi-exp-board.dtso" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 15 "arch/arm64/boot/dts/ti/k3-j721s2-evm-gesi-exp-board.dtso" 2

# 1 "arch/arm64/boot/dts/ti/k3-pinctrl.h" 1
# 17 "arch/arm64/boot/dts/ti/k3-j721s2-evm-gesi-exp-board.dtso" 2

&{/} {
 aliases {
  ethernet1 = "/bus@100000/ethernet@c200000/ethernet-ports/port@1";
 };
};

&main_pmx0 {
 main_cpsw_mdio_default_pins: main-cpsw-mdio-default-pins {
  pinctrl-single,pins = <
   (((0x0c0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (6))
   (((0x0bc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (6))
  >;
 };

 rgmii1_default_pins: rgmii1-default-pins {
  pinctrl-single,pins = <
   (((0x0b8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (6))
   (((0x0a0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (6))
   (((0x0a4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (6))
   (((0x0a8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (6))
   (((0x0b0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (6))
   (((0x0ac) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (6))
   (((0x08c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (6))
   (((0x090) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (6))
   (((0x094) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (6))
   (((0x098) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (6))
   (((0x0b4) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (6))
   (((0x09c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (6))
  >;
 };
};

&exp1 {
 p15 {

  gpio-hog;
  gpios = <13 0>;
  output-high;
  line-name = "EXP_MUX2";
 };
};

&main_cpsw {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&rgmii1_default_pins>;
};

&main_cpsw_mdio {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_cpsw_mdio_default_pins>;
 #address-cells = <1>;
 #size-cells = <0>;

 main_cpsw_phy0: ethernet-phy@0 {
  reg = <0>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
  ti,min-output-impedance;
 };
};

&main_cpsw_port1 {
 status = "okay";
 phy-mode = "rgmii-rxid";
 phy-handle = <&main_cpsw_phy0>;
};
