digraph "CFG for 'AVERAGE_DEPTH_1D' function" {
	label="CFG for 'AVERAGE_DEPTH_1D' function";

	Node0x59924f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp slt i32 %13, %0\l  %23 = icmp slt i32 %21, %1\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %185\l|{<s0>T|<s1>F}}"];
	Node0x59924f0:s0 -> Node0x5995f60;
	Node0x59924f0:s1 -> Node0x5995ff0;
	Node0x5995f60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%25:\l25:                                               \l  %26 = sub nsw i32 %13, %3\l  %27 = add nsw i32 %13, %3\l  %28 = icmp sgt i32 %26, %27\l  br i1 %28, label %37, label %29\l|{<s0>T|<s1>F}}"];
	Node0x5995f60:s0 -> Node0x59962e0;
	Node0x5995f60:s1 -> Node0x5996330;
	Node0x5996330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9abbff70",label="{%29:\l29:                                               \l  %30 = sub nsw i32 %21, %3\l  %31 = add nsw i32 %21, %3\l  %32 = icmp sgt i32 %30, %31\l  %33 = add i32 %20, %3\l  %34 = add i32 %33, %19\l  %35 = add i32 %12, %3\l  %36 = add i32 %35, %11\l  br label %41\l}"];
	Node0x5996330 -> Node0x59946c0;
	Node0x59962e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%37:\l37:                                               \l  %38 = phi float [ 0.000000e+00, %25 ], [ %174, %173 ]\l  %39 = phi i32 [ 0, %25 ], [ %175, %173 ]\l  %40 = icmp eq i32 %39, 0\l  br i1 %40, label %185, label %178\l|{<s0>T|<s1>F}}"];
	Node0x59962e0:s0 -> Node0x5995ff0;
	Node0x59962e0:s1 -> Node0x59977c0;
	Node0x59946c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%41:\l41:                                               \l  %42 = phi i32 [ %26, %29 ], [ %176, %173 ]\l  %43 = phi i32 [ 0, %29 ], [ %175, %173 ]\l  %44 = phi float [ 0.000000e+00, %29 ], [ %174, %173 ]\l  %45 = icmp slt i32 %42, 0\l  br i1 %45, label %46, label %88\l|{<s0>T|<s1>F}}"];
	Node0x59946c0:s0 -> Node0x5997bd0;
	Node0x59946c0:s1 -> Node0x5997c60;
	Node0x5997bd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%46:\l46:                                               \l  br i1 %32, label %173, label %47\l|{<s0>T|<s1>F}}"];
	Node0x5997bd0:s0 -> Node0x59974a0;
	Node0x5997bd0:s1 -> Node0x5997da0;
	Node0x5997da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%47:\l47:                                               \l  %48 = add nsw i32 %42, %0\l  %49 = mul nsw i32 %48, %0\l  %50 = sub i32 %49, %1\l  %51 = add i32 %49, %1\l  br label %52\l}"];
	Node0x5997da0 -> Node0x59980e0;
	Node0x59980e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  %53 = phi i32 [ %30, %47 ], [ %86, %80 ]\l  %54 = phi i32 [ %43, %47 ], [ %84, %80 ]\l  %55 = phi float [ %44, %47 ], [ %85, %80 ]\l  %56 = icmp slt i32 %53, 0\l  br i1 %56, label %57, label %64\l|{<s0>T|<s1>F}}"];
	Node0x59980e0:s0 -> Node0x59985e0;
	Node0x59980e0:s1 -> Node0x5998670;
	Node0x59985e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e1675170",label="{%57:\l57:                                               \l  %58 = add i32 %51, %53\l  %59 = sext i32 %58 to i64\l  %60 = getelementptr inbounds float, float addrspace(1)* %2, i64 %59\l  %61 = load float, float addrspace(1)* %60, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %62 = fcmp contract une float %61, -1.000000e+00\l  %63 = select i1 %62, float %61, float -0.000000e+00\l  br label %80\l}"];
	Node0x59985e0 -> Node0x59981d0;
	Node0x5998670 [shape=record,color="#b70d28ff", style=filled, fillcolor="#cc403a70",label="{%64:\l64:                                               \l  %65 = icmp slt i32 %53, %1\l  br i1 %65, label %73, label %66\l|{<s0>T|<s1>F}}"];
	Node0x5998670:s0 -> Node0x59966b0;
	Node0x5998670:s1 -> Node0x5996700;
	Node0x5996700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%66:\l66:                                               \l  %67 = add i32 %50, %53\l  %68 = sext i32 %67 to i64\l  %69 = getelementptr inbounds float, float addrspace(1)* %2, i64 %68\l  %70 = load float, float addrspace(1)* %69, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %71 = fcmp contract une float %70, -1.000000e+00\l  %72 = select i1 %71, float %70, float -0.000000e+00\l  br label %80\l}"];
	Node0x5996700 -> Node0x59981d0;
	Node0x59966b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%73:\l73:                                               \l  %74 = add nsw i32 %53, %49\l  %75 = sext i32 %74 to i64\l  %76 = getelementptr inbounds float, float addrspace(1)* %2, i64 %75\l  %77 = load float, float addrspace(1)* %76, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %78 = fcmp contract une float %77, -1.000000e+00\l  %79 = select i1 %78, float %77, float -0.000000e+00\l  br label %80\l}"];
	Node0x59966b0 -> Node0x59981d0;
	Node0x59981d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%80:\l80:                                               \l  %81 = phi float [ %63, %57 ], [ %72, %66 ], [ %79, %73 ]\l  %82 = phi i1 [ %62, %57 ], [ %71, %66 ], [ %78, %73 ]\l  %83 = zext i1 %82 to i32\l  %84 = add nsw i32 %54, %83\l  %85 = fadd contract float %55, %81\l  %86 = add i32 %53, 1\l  %87 = icmp eq i32 %53, %34\l  br i1 %87, label %173, label %52, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x59981d0:s0 -> Node0x59974a0;
	Node0x59981d0:s1 -> Node0x59980e0;
	Node0x5997c60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%88:\l88:                                               \l  %89 = icmp slt i32 %42, %0\l  br i1 %89, label %132, label %90\l|{<s0>T|<s1>F}}"];
	Node0x5997c60:s0 -> Node0x599a570;
	Node0x5997c60:s1 -> Node0x599a5c0;
	Node0x599a5c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%90:\l90:                                               \l  br i1 %32, label %173, label %91\l|{<s0>T|<s1>F}}"];
	Node0x599a5c0:s0 -> Node0x59974a0;
	Node0x599a5c0:s1 -> Node0x599a6c0;
	Node0x599a6c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%91:\l91:                                               \l  %92 = sub nsw i32 %42, %0\l  %93 = mul nsw i32 %92, %0\l  %94 = sub i32 %93, %1\l  %95 = add i32 %93, %1\l  br label %96\l}"];
	Node0x599a6c0 -> Node0x599aa00;
	Node0x599aa00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#be242e70",label="{%96:\l96:                                               \l  %97 = phi i32 [ %30, %91 ], [ %130, %124 ]\l  %98 = phi i32 [ %43, %91 ], [ %128, %124 ]\l  %99 = phi float [ %44, %91 ], [ %129, %124 ]\l  %100 = icmp slt i32 %97, 0\l  br i1 %100, label %101, label %108\l|{<s0>T|<s1>F}}"];
	Node0x599aa00:s0 -> Node0x599ae70;
	Node0x599aa00:s1 -> Node0x599af00;
	Node0x599ae70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%101:\l101:                                              \l  %102 = add i32 %95, %97\l  %103 = sext i32 %102 to i64\l  %104 = getelementptr inbounds float, float addrspace(1)* %2, i64 %103\l  %105 = load float, float addrspace(1)* %104, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %106 = fcmp contract une float %105, -1.000000e+00\l  %107 = select i1 %106, float %105, float -0.000000e+00\l  br label %124\l}"];
	Node0x599ae70 -> Node0x599aac0;
	Node0x599af00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d6524470",label="{%108:\l108:                                              \l  %109 = icmp slt i32 %97, %1\l  br i1 %109, label %117, label %110\l|{<s0>T|<s1>F}}"];
	Node0x599af00:s0 -> Node0x599b4c0;
	Node0x599af00:s1 -> Node0x599b510;
	Node0x599b510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%110:\l110:                                              \l  %111 = add i32 %94, %97\l  %112 = sext i32 %111 to i64\l  %113 = getelementptr inbounds float, float addrspace(1)* %2, i64 %112\l  %114 = load float, float addrspace(1)* %113, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %115 = fcmp contract une float %114, -1.000000e+00\l  %116 = select i1 %115, float %114, float -0.000000e+00\l  br label %124\l}"];
	Node0x599b510 -> Node0x599aac0;
	Node0x599b4c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%117:\l117:                                              \l  %118 = add nsw i32 %97, %93\l  %119 = sext i32 %118 to i64\l  %120 = getelementptr inbounds float, float addrspace(1)* %2, i64 %119\l  %121 = load float, float addrspace(1)* %120, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %122 = fcmp contract une float %121, -1.000000e+00\l  %123 = select i1 %122, float %121, float -0.000000e+00\l  br label %124\l}"];
	Node0x599b4c0 -> Node0x599aac0;
	Node0x599aac0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#be242e70",label="{%124:\l124:                                              \l  %125 = phi float [ %107, %101 ], [ %116, %110 ], [ %123, %117 ]\l  %126 = phi i1 [ %106, %101 ], [ %115, %110 ], [ %122, %117 ]\l  %127 = zext i1 %126 to i32\l  %128 = add nsw i32 %98, %127\l  %129 = fadd contract float %99, %125\l  %130 = add i32 %97, 1\l  %131 = icmp eq i32 %97, %34\l  br i1 %131, label %173, label %96, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x599aac0:s0 -> Node0x59974a0;
	Node0x599aac0:s1 -> Node0x599aa00;
	Node0x599a570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%132:\l132:                                              \l  br i1 %32, label %173, label %133\l|{<s0>T|<s1>F}}"];
	Node0x599a570:s0 -> Node0x59974a0;
	Node0x599a570:s1 -> Node0x5999080;
	Node0x5999080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%133:\l133:                                              \l  %134 = mul nsw i32 %42, %0\l  %135 = sub i32 %134, %1\l  %136 = add i32 %134, %1\l  br label %137\l}"];
	Node0x5999080 -> Node0x599ca30;
	Node0x599ca30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#be242e70",label="{%137:\l137:                                              \l  %138 = phi i32 [ %30, %133 ], [ %171, %165 ]\l  %139 = phi i32 [ %43, %133 ], [ %169, %165 ]\l  %140 = phi float [ %44, %133 ], [ %170, %165 ]\l  %141 = icmp slt i32 %138, 0\l  br i1 %141, label %142, label %149\l|{<s0>T|<s1>F}}"];
	Node0x599ca30:s0 -> Node0x599ce60;
	Node0x599ca30:s1 -> Node0x599cef0;
	Node0x599ce60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%142:\l142:                                              \l  %143 = add i32 %136, %138\l  %144 = sext i32 %143 to i64\l  %145 = getelementptr inbounds float, float addrspace(1)* %2, i64 %144\l  %146 = load float, float addrspace(1)* %145, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %147 = fcmp contract une float %146, -1.000000e+00\l  %148 = select i1 %147, float %146, float -0.000000e+00\l  br label %165\l}"];
	Node0x599ce60 -> Node0x599caf0;
	Node0x599cef0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d6524470",label="{%149:\l149:                                              \l  %150 = icmp slt i32 %138, %1\l  br i1 %150, label %158, label %151\l|{<s0>T|<s1>F}}"];
	Node0x599cef0:s0 -> Node0x599d480;
	Node0x599cef0:s1 -> Node0x599d4d0;
	Node0x599d4d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%151:\l151:                                              \l  %152 = add i32 %135, %138\l  %153 = sext i32 %152 to i64\l  %154 = getelementptr inbounds float, float addrspace(1)* %2, i64 %153\l  %155 = load float, float addrspace(1)* %154, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %156 = fcmp contract une float %155, -1.000000e+00\l  %157 = select i1 %156, float %155, float -0.000000e+00\l  br label %165\l}"];
	Node0x599d4d0 -> Node0x599caf0;
	Node0x599d480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%158:\l158:                                              \l  %159 = add nsw i32 %138, %134\l  %160 = sext i32 %159 to i64\l  %161 = getelementptr inbounds float, float addrspace(1)* %2, i64 %160\l  %162 = load float, float addrspace(1)* %161, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %163 = fcmp contract une float %162, -1.000000e+00\l  %164 = select i1 %163, float %162, float -0.000000e+00\l  br label %165\l}"];
	Node0x599d480 -> Node0x599caf0;
	Node0x599caf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#be242e70",label="{%165:\l165:                                              \l  %166 = phi float [ %148, %142 ], [ %157, %151 ], [ %164, %158 ]\l  %167 = phi i1 [ %147, %142 ], [ %156, %151 ], [ %163, %158 ]\l  %168 = zext i1 %167 to i32\l  %169 = add nsw i32 %139, %168\l  %170 = fadd contract float %140, %166\l  %171 = add i32 %138, 1\l  %172 = icmp eq i32 %138, %34\l  br i1 %172, label %173, label %137, !llvm.loop !14\l|{<s0>T|<s1>F}}"];
	Node0x599caf0:s0 -> Node0x59974a0;
	Node0x599caf0:s1 -> Node0x599ca30;
	Node0x59974a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%173:\l173:                                              \l  %174 = phi float [ %44, %46 ], [ %44, %132 ], [ %44, %90 ], [ %85, %80 ], [\l... %170, %165 ], [ %129, %124 ]\l  %175 = phi i32 [ %43, %46 ], [ %43, %132 ], [ %43, %90 ], [ %84, %80 ], [\l... %169, %165 ], [ %128, %124 ]\l  %176 = add i32 %42, 1\l  %177 = icmp eq i32 %42, %36\l  br i1 %177, label %37, label %41, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x59974a0:s0 -> Node0x59962e0;
	Node0x59974a0:s1 -> Node0x59946c0;
	Node0x59977c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%178:\l178:                                              \l  %179 = sitofp i32 %39 to float\l  %180 = fdiv contract float %38, %179\l  %181 = mul nsw i32 %13, %0\l  %182 = add nsw i32 %181, %21\l  %183 = sext i32 %182 to i64\l  %184 = getelementptr inbounds float, float addrspace(1)* %2, i64 %183\l  store float %180, float addrspace(1)* %184, align 4, !tbaa !7\l  br label %185\l}"];
	Node0x59977c0 -> Node0x5995ff0;
	Node0x5995ff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%185:\l185:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
