# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../Fixed_Prio.sv" \
"../../../../../router.sv" \
"../../../../../router_interface.sv" \
"../../../../../router_testbench.sv" \
"../../../../../test_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
