0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kayn/Documents/Facultate/SMP/lab01/core_logic.v,1603187233,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.ip_user_files/bd/design_1/ip/design_1_graphic_controller_0_0/sim/design_1_graphic_controller_0_0.v,,core_logic,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab01/graphic_controller.v,1603187228,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab01/core_logic.v,,graphic_controller,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.ip_user_files/bd/design_1/ip/design_1_core_logic_0_0/sim/design_1_core_logic_0_0.v,1603188200,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.ip_user_files/bd/design_1/sim/design_1.v,,design_1_core_logic_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.ip_user_files/bd/design_1/ip/design_1_graphic_controller_0_0/sim/design_1_graphic_controller_0_0.v,1603188200,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.ip_user_files/bd/design_1/ip/design_1_core_logic_0_0/sim/design_1_core_logic_0_0.v,,design_1_graphic_controller_0_0,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.ip_user_files/bd/design_1/sim/design_1.v,1603188200,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.srcs/sim_1/new/test_1.v,1603274306,verilog,,,,test_1,,,,,,,,
C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1603274318,verilog,,C:/Users/Kayn/Documents/Facultate/SMP/lab01/lab01/lab_01.srcs/sim_1/new/test_1.v,,design_1_wrapper,,,,,,,,
