{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644329331537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644329331537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  8 19:38:51 2022 " "Processing started: Tue Feb  8 19:38:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644329331537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329331537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FourbitALU -c FourbitALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FourbitALU -c FourbitALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329331537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644329331632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644329331632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourbitALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourbitALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitALU-fourbitalu_arc " "Found design unit 1: FourBitALU-fourbitalu_arc" {  } { { "FourbitALU.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337690 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbitALU " "Found entity 1: FourbitALU" {  } { { "FourbitALU.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder_Substracter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Adder_Substracter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_Substracter-add_sub_arc " "Found design unit 1: Adder_Substracter-add_sub_arc" {  } { { "Adder_Substracter.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/Adder_Substracter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337691 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_Substracter " "Found entity 1: Adder_Substracter" {  } { { "Adder_Substracter.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/Adder_Substracter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourBitNand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourBitNand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitNand-fourbitnand_arc " "Found design unit 1: FourBitNand-fourbitnand_arc" {  } { { "FourBitNand.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitNand.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337691 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitNand " "Found entity 1: FourBitNand" {  } { { "FourBitNand.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitNand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourBitNor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourBitNor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitNor-fourbitnor_arc " "Found design unit 1: FourBitNor-fourbitnor_arc" {  } { { "FourBitNor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitNor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337691 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitNor " "Found entity 1: FourBitNor" {  } { { "FourBitNor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitNor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourBitXor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourBitXor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitXor-fourbitxor_arc " "Found design unit 1: FourBitXor-fourbitxor_arc" {  } { { "FourBitXor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitXor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337692 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitXor " "Found entity 1: FourBitXor" {  } { { "FourBitXor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourBitXnor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourBitXnor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitXnor-fourbitxnor_arc " "Found design unit 1: FourBitXnor-fourbitxnor_arc" {  } { { "FourBitXnor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitXnor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337692 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitXnor " "Found entity 1: FourBitXnor" {  } { { "FourBitXnor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitXnor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourBitComparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourBitComparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitComparator-comparator_arc " "Found design unit 1: FourBitComparator-comparator_arc" {  } { { "FourBitComparator.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337692 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitComparator " "Found entity 1: FourBitComparator" {  } { { "FourBitComparator.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourInputAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourInputAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourInputAnd-fourinputand_arc " "Found design unit 1: FourInputAnd-fourinputand_arc" {  } { { "FourInputAnd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourInputAnd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337693 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourInputAnd " "Found entity 1: FourInputAnd" {  } { { "FourInputAnd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourInputAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FiveInputAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FiveInputAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FiveInputAnd-fiveinputand_arc " "Found design unit 1: FiveInputAnd-fiveinputand_arc" {  } { { "FiveInputAnd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FiveInputAnd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337693 ""} { "Info" "ISGN_ENTITY_NAME" "1 FiveInputAnd " "Found entity 1: FiveInputAnd" {  } { { "FiveInputAnd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FiveInputAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ThreeInputAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ThreeInputAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ThreeInputAnd-threeinputand_arc " "Found design unit 1: ThreeInputAnd-threeinputand_arc" {  } { { "ThreeInputAnd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/ThreeInputAnd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337693 ""} { "Info" "ISGN_ENTITY_NAME" "1 ThreeInputAnd " "Found entity 1: ThreeInputAnd" {  } { { "ThreeInputAnd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/ThreeInputAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourInputOr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourInputOr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourInputOr-fourinputor_arc " "Found design unit 1: FourInputOr-fourinputor_arc" {  } { { "FourInputOr.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourInputOr.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337694 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourInputOr " "Found entity 1: FourInputOr" {  } { { "FourInputOr.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourInputOr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourInputNot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourInputNot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourInputNot-fourinputnot_arc " "Found design unit 1: FourInputNot-fourinputnot_arc" {  } { { "FourInputNot.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourInputNot.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337694 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourInputNot " "Found entity 1: FourInputNot" {  } { { "FourInputNot.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourInputNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FourBitMultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FourBitMultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitMultiplier-fourbitmultiplier_arc " "Found design unit 1: FourBitMultiplier-fourbitmultiplier_arc" {  } { { "FourBitMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitMultiplier.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337694 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitMultiplier " "Found entity 1: FourBitMultiplier" {  } { { "FourBitMultiplier.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitMultiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitOr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EightBitOr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitOr-eightbit_arc " "Found design unit 1: EightBitOr-eightbit_arc" {  } { { "EightBitOr.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/EightBitOr.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337695 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitOr " "Found entity 1: EightBitOr" {  } { { "EightBitOr.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/EightBitOr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourbitALU " "Elaborating entity \"FourbitALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644329337726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "not_gate.vhd 2 1 " "Using design file not_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-notLogic " "Found design unit 1: not_gate-notLogic" {  } { { "not_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/not_gate.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337729 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/not_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate not_gate:NOTINST1 " "Elaborating entity \"not_gate\" for hierarchy \"not_gate:NOTINST1\"" {  } { { "FourbitALU.vhd" "NOTINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and_gate.vhd 2 1 " "Using design file and_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-andLogic " "Found design unit 1: and_gate-andLogic" {  } { { "and_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/and_gate.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337731 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/and_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:ANDINST1 " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:ANDINST1\"" {  } { { "FourbitALU.vhd" "ANDINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreeInputAnd ThreeInputAnd:THREEANDINST1 " "Elaborating entity \"ThreeInputAnd\" for hierarchy \"ThreeInputAnd:THREEANDINST1\"" {  } { { "FourbitALU.vhd" "THREEANDINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Substracter Adder_Substracter:ASINST " "Elaborating entity \"Adder_Substracter\" for hierarchy \"Adder_Substracter:ASINST\"" {  } { { "FourbitALU.vhd" "ASINST" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337733 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output\[7..5\] Adder_Substracter.vhd(8) " "Using initial value X (don't care) for net \"output\[7..5\]\" at Adder_Substracter.vhd(8)" {  } { { "Adder_Substracter.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/Adder_Substracter.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337734 "|Adder_Substracter"}
{ "Warning" "WSGN_SEARCH_FILE" "FourToOnexor.vhd 2 1 " "Using design file FourToOnexor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourToOnexor-fourtoonexor_arc " "Found design unit 1: FourToOnexor-fourtoonexor_arc" {  } { { "FourToOnexor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourToOnexor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337735 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourToOnexor " "Found entity 1: FourToOnexor" {  } { { "FourToOnexor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourToOnexor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337735 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourToOnexor Adder_Substracter:ASINST\|FourToOnexor:XORINST " "Elaborating entity \"FourToOnexor\" for hierarchy \"Adder_Substracter:ASINST\|FourToOnexor:XORINST\"" {  } { { "Adder_Substracter.vhd" "XORINST" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/Adder_Substracter.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337735 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xor_gate.vhd 2 1 " "Using design file xor_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-xor_arc " "Found design unit 1: xor_gate-xor_arc" {  } { { "xor_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/xor_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337737 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "xor_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate Adder_Substracter:ASINST\|FourToOnexor:XORINST\|xor_gate:XORINST1 " "Elaborating entity \"xor_gate\" for hierarchy \"Adder_Substracter:ASINST\|FourToOnexor:XORINST\|xor_gate:XORINST1\"" {  } { { "FourToOnexor.vhd" "XORINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourToOnexor.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or_gate.vhd 2 1 " "Using design file or_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate-orLogic " "Found design unit 1: or_gate-orLogic" {  } { { "or_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/or_gate.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337739 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/or_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate Adder_Substracter:ASINST\|FourToOnexor:XORINST\|xor_gate:XORINST1\|or_gate:ORINST1 " "Elaborating entity \"or_gate\" for hierarchy \"Adder_Substracter:ASINST\|FourToOnexor:XORINST\|xor_gate:XORINST1\|or_gate:ORINST1\"" {  } { { "xor_gate.vhd" "ORINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/xor_gate.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitMultiplier FourBitMultiplier:MINST " "Elaborating entity \"FourBitMultiplier\" for hierarchy \"FourBitMultiplier:MINST\"" {  } { { "FourbitALU.vhd" "MINST" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.vhd 2 1 " "Using design file half_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-half_adder_arc " "Found design unit 1: half_adder-half_adder_arc" {  } { { "half_adder.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/half_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337749 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder FourBitMultiplier:MINST\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"FourBitMultiplier:MINST\|half_adder:HA1\"" {  } { { "FourBitMultiplier.vhd" "HA1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitMultiplier.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337749 ""}
{ "Warning" "WSGN_SEARCH_FILE" "OnebitFullAdd.vhd 2 1 " "Using design file OnebitFullAdd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnebitFullAdd-onebitfulladd_arc " "Found design unit 1: OnebitFullAdd-onebitfulladd_arc" {  } { { "OnebitFullAdd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/OnebitFullAdd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337752 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnebitFullAdd " "Found entity 1: OnebitFullAdd" {  } { { "OnebitFullAdd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/OnebitFullAdd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnebitFullAdd FourBitMultiplier:MINST\|OnebitFullAdd:FA1 " "Elaborating entity \"OnebitFullAdd\" for hierarchy \"FourBitMultiplier:MINST\|OnebitFullAdd:FA1\"" {  } { { "FourBitMultiplier.vhd" "FA1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitMultiplier.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337752 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C3 OnebitFullAdd.vhd(14) " "Verilog HDL or VHDL warning at OnebitFullAdd.vhd(14): object \"C3\" assigned a value but never read" {  } { { "OnebitFullAdd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/OnebitFullAdd.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644329337752 "|FourBitMultiplier|OnebitFullAdd:FA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitComparator FourBitComparator:CINST " "Elaborating entity \"FourBitComparator\" for hierarchy \"FourBitComparator:CINST\"" {  } { { "FourbitALU.vhd" "CINST" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337776 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output\[7..3\] FourBitComparator.vhd(8) " "Using initial value X (don't care) for net \"output\[7..3\]\" at FourBitComparator.vhd(8)" {  } { { "FourBitComparator.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitComparator.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337777 "|FourbitALU|FourBitComparator:CINST"}
{ "Warning" "WSGN_SEARCH_FILE" "xnor_gate.vhd 2 1 " "Using design file xnor_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xnor_gate-xnor_arc " "Found design unit 1: xnor_gate-xnor_arc" {  } { { "xnor_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/xnor_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337779 ""} { "Info" "ISGN_ENTITY_NAME" "1 xnor_gate " "Found entity 1: xnor_gate" {  } { { "xnor_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/xnor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_gate FourBitComparator:CINST\|xnor_gate:XNORINST1 " "Elaborating entity \"xnor_gate\" for hierarchy \"FourBitComparator:CINST\|xnor_gate:XNORINST1\"" {  } { { "FourBitComparator.vhd" "XNORINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitComparator.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourInputAnd FourBitComparator:CINST\|FourInputAnd:FOURANDINST0 " "Elaborating entity \"FourInputAnd\" for hierarchy \"FourBitComparator:CINST\|FourInputAnd:FOURANDINST0\"" {  } { { "FourBitComparator.vhd" "FOURANDINST0" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitComparator.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourInputNot FourBitComparator:CINST\|FourInputNot:FOURNOTINST1 " "Elaborating entity \"FourInputNot\" for hierarchy \"FourBitComparator:CINST\|FourInputNot:FOURNOTINST1\"" {  } { { "FourBitComparator.vhd" "FOURNOTINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitComparator.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveInputAnd FourBitComparator:CINST\|FiveInputAnd:FIVEANDINST1 " "Elaborating entity \"FiveInputAnd\" for hierarchy \"FourBitComparator:CINST\|FiveInputAnd:FIVEANDINST1\"" {  } { { "FourBitComparator.vhd" "FIVEANDINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitComparator.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourInputOr FourBitComparator:CINST\|FourInputOr:FOURORINST1 " "Elaborating entity \"FourInputOr\" for hierarchy \"FourBitComparator:CINST\|FourInputOr:FOURORINST1\"" {  } { { "FourBitComparator.vhd" "FOURORINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitComparator.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitNand FourBitNand:NAINST " "Elaborating entity \"FourBitNand\" for hierarchy \"FourBitNand:NAINST\"" {  } { { "FourbitALU.vhd" "NAINST" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337793 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output\[7..4\] FourBitNand.vhd(5) " "Using initial value X (don't care) for net \"output\[7..4\]\" at FourBitNand.vhd(5)" {  } { { "FourBitNand.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitNand.vhd" 5 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337794 "|FourbitALU|FourBitNand:NAINST"}
{ "Warning" "WSGN_SEARCH_FILE" "nand_gate.vhd 2 1 " "Using design file nand_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_gate-nand_arc " "Found design unit 1: nand_gate-nand_arc" {  } { { "nand_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/nand_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337797 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_gate " "Found entity 1: nand_gate" {  } { { "nand_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/nand_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate FourBitNand:NAINST\|nand_gate:NANDINST1 " "Elaborating entity \"nand_gate\" for hierarchy \"FourBitNand:NAINST\|nand_gate:NANDINST1\"" {  } { { "FourBitNand.vhd" "NANDINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitNand.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitNor FourBitNor:NOINST " "Elaborating entity \"FourBitNor\" for hierarchy \"FourBitNor:NOINST\"" {  } { { "FourbitALU.vhd" "NOINST" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337799 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output\[7..4\] FourBitNor.vhd(5) " "Using initial value X (don't care) for net \"output\[7..4\]\" at FourBitNor.vhd(5)" {  } { { "FourBitNor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitNor.vhd" 5 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337800 "|FourBitNor"}
{ "Warning" "WSGN_SEARCH_FILE" "nor_gate.vhd 2 1 " "Using design file nor_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_gate-nor_arc " "Found design unit 1: nor_gate-nor_arc" {  } { { "nor_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/nor_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337802 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/nor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337802 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate FourBitNor:NOINST\|nor_gate:NORINST1 " "Elaborating entity \"nor_gate\" for hierarchy \"FourBitNor:NOINST\|nor_gate:NORINST1\"" {  } { { "FourBitNor.vhd" "NORINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitNor.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitXor FourBitXor:XOINST " "Elaborating entity \"FourBitXor\" for hierarchy \"FourBitXor:XOINST\"" {  } { { "FourbitALU.vhd" "XOINST" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337804 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output\[7..4\] FourBitXor.vhd(5) " "Using initial value X (don't care) for net \"output\[7..4\]\" at FourBitXor.vhd(5)" {  } { { "FourBitXor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitXor.vhd" 5 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337805 "|FourBitXor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitXnor FourBitXnor:AXNINST " "Elaborating entity \"FourBitXnor\" for hierarchy \"FourBitXnor:AXNINST\"" {  } { { "FourbitALU.vhd" "AXNINST" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337807 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output\[7..4\] FourBitXnor.vhd(5) " "Using initial value X (don't care) for net \"output\[7..4\]\" at FourBitXnor.vhd(5)" {  } { { "FourBitXnor.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourBitXnor.vhd" 5 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329337807 "|FourBitXnor"}
{ "Warning" "WSGN_SEARCH_FILE" "EightBitAnd.vhd 2 1 " "Using design file EightBitAnd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitAnd-eightbit_arc " "Found design unit 1: EightBitAnd-eightbit_arc" {  } { { "EightBitAnd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/EightBitAnd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337811 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitAnd " "Found entity 1: EightBitAnd" {  } { { "EightBitAnd.vhd" "" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/EightBitAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644329337811 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644329337811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAnd EightBitAnd:EAINST1 " "Elaborating entity \"EightBitAnd\" for hierarchy \"EightBitAnd:EAINST1\"" {  } { { "FourbitALU.vhd" "EAINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitOr EightBitOr:ORINST1 " "Elaborating entity \"EightBitOr\" for hierarchy \"EightBitOr:ORINST1\"" {  } { { "FourbitALU.vhd" "ORINST1" { Text "/home/chetan/Desktop/Semester4/CS232DLDCALab/lab4/q1/FourbitALU.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644329337816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644329339304 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644329339304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644329339304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644329339304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644329339330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  8 19:38:59 2022 " "Processing ended: Tue Feb  8 19:38:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644329339330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644329339330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644329339330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644329339330 ""}
