v 20140308 2
P 200 53500 500 53500 1 0 0
{
T 300 53500 5 16 0 0 0 0 1
pintype=io
T 300 53500 5 16 0 0 0 0 1
pinseq=3
T 400 53550 5 16 1 1 0 6 1
pinnumber=3
T 550 53500 9 16 1 1 0 0 1
pinlabel=PC14-OSC32_IN
T 550 53450 9 16 0 1 0 2 1
af=OSC32_IN
}
P 200 52500 500 52500 1 0 0
{
T 300 52500 5 16 0 0 0 0 1
pintype=io
T 300 52500 5 16 0 0 0 0 1
pinseq=4
T 400 52550 5 16 1 1 0 6 1
pinnumber=4
T 550 52500 9 16 1 1 0 0 1
pinlabel=PC15-OSC32_OUT
T 550 52450 9 16 0 1 0 2 1
af=OSC32_OUT
}
P 200 49500 500 49500 1 0 0
{
T 300 49500 5 16 0 0 0 0 1
pintype=io
T 300 49500 5 16 0 0 0 0 1
pinseq=5
T 400 49550 5 16 1 1 0 6 1
pinnumber=5
T 550 49500 9 16 1 1 0 0 1
pinlabel=PF0-OSC_IN
T 550 49450 9 16 0 1 0 2 1
af=CRS_SYNC
T 550 49450 9 16 0 1 0 2 1
af=OSC_IN
}
P 200 48500 500 48500 1 0 0
{
T 300 48500 5 16 0 0 0 0 1
pintype=io
T 300 48500 5 16 0 0 0 0 1
pinseq=6
T 400 48550 5 16 1 1 0 6 1
pinnumber=6
T 550 48500 9 16 1 1 0 0 1
pinlabel=PF1-OSC_OUT
T 550 48450 9 16 0 1 0 2 1
af=OSC_OUT
}
P 200 39500 500 39500 1 0 0
{
T 300 39500 5 16 0 0 0 0 1
pintype=io
T 300 39500 5 16 0 0 0 0 1
pinseq=37
T 400 39550 5 16 1 1 0 6 1
pinnumber=37
T 550 39500 9 16 1 1 0 0 1
pinlabel=PA14
T 550 39450 9 16 0 1 0 2 1
af=USART2_TX
T 550 39450 9 16 1 1 0 2 1
af=SWCLK
}
P 200 40500 500 40500 1 0 0
{
T 300 40500 5 16 0 0 0 0 1
pintype=io
T 300 40500 5 16 0 0 0 0 1
pinseq=34
T 400 40550 5 16 1 1 0 6 1
pinnumber=34
T 550 40500 9 16 1 1 0 0 1
pinlabel=PA13
T 550 40450 9 16 0 1 0 2 1
af=IR_OUT
T 550 40450 9 16 1 1 0 2 1
af=SWDIO
T 550 40450 9 16 0 1 0 2 1
af=USB_NOE
}
P 200 38500 500 38500 1 0 0
{
T 300 38500 5 16 0 0 0 0 1
pintype=io
T 300 38500 5 16 0 0 0 0 1
pinseq=7
T 400 38550 5 16 1 1 0 6 1
pinnumber=7
T 550 38500 9 16 1 1 0 0 1
pinlabel=NRST
}
P 200 45500 500 45500 1 0 0
{
T 300 45500 5 16 0 0 0 0 1
pintype=in
T 300 45500 5 16 0 0 0 0 1
pinseq=44
T 400 45550 5 16 1 1 0 6 1
pinnumber=44
T 550 45500 9 16 1 1 0 0 1
pinlabel=BOOT0
}
P 200 27500 500 27500 1 0 0
{
T 300 27500 5 16 0 0 0 0 1
pintype=io
T 300 27500 5 16 0 0 0 0 1
pinseq=32
T 400 27550 5 16 1 1 0 6 1
pinnumber=32
T 550 27500 9 16 1 1 0 0 1
pinlabel=PA11
T 550 27450 9 16 1 1 0 2 1
af=CAN_RX
T 550 27450 9 16 0 1 0 2 1
af=USART1_CTS
T 550 27450 9 16 0 1 0 2 1
af=TIM1_CH4
T 550 27450 9 16 0 1 0 2 1
af=COMP1_OUT
T 550 27450 9 16 0 1 0 2 1
af=TSC_G4_IO3
T 550 27450 9 16 0 1 0 2 1
af=EVENTOUT
T 550 27450 9 16 0 1 0 2 1
af=USB_DM
}
P 200 26500 500 26500 1 0 0
{
T 300 26500 5 16 0 0 0 0 1
pintype=io
T 300 26500 5 16 0 0 0 0 1
pinseq=33
T 400 26550 5 16 1 1 0 6 1
pinnumber=33
T 550 26500 9 16 1 1 0 0 1
pinlabel=PA12
T 550 26450 9 16 1 1 0 2 1
af=CAN_TX
T 550 26450 9 16 0 1 0 2 1
af=USART1_RTS
T 550 26450 9 16 0 1 0 2 1
af=TIM1_ETR
T 550 26450 9 16 0 1 0 2 1
af=COMP2_OUT
T 550 26450 9 16 0 1 0 2 1
af=TSC_G4_IO4
T 550 26450 9 16 0 1 0 2 1
af=EVENTOUT
T 550 26450 9 16 0 1 0 2 1
af=USB_DP
}
P 9800 70500 9500 70500 1 0 0
{
T 9700 70500 5 16 0 0 0 6 1
pintype=io
T 9700 70500 5 16 0 0 0 6 1
pinseq=14
T 9600 70550 5 16 1 1 0 0 1
pinnumber=14
T 9450 70500 9 16 1 1 0 6 1
pinlabel=PA4
T 9450 70450 9 16 0 1 0 8 1
af=SPI1_NSS
T 9450 70450 9 16 0 1 0 8 1
af=I2S1_WS
T 9450 70450 9 16 0 1 0 8 1
af=TIM14_CH1
T 9450 70450 9 16 0 1 0 8 1
af=TSC_G2_IO1
T 9450 70450 9 16 0 1 0 8 1
af=USART2_CK
T 9450 70450 9 16 0 1 0 8 1
af=COMP1_INM4
T 9450 70450 9 16 0 1 0 8 1
af=COMP2_INM4
T 9450 70450 9 16 0 1 0 8 1
af=ADC_IN4
T 9450 70450 9 16 1 1 0 8 1
af=DAC_OUT1
}
P 9800 69500 9500 69500 1 0 0
{
T 9700 69500 5 16 0 0 0 6 1
pintype=io
T 9700 69500 5 16 0 0 0 6 1
pinseq=15
T 9600 69550 5 16 1 1 0 0 1
pinnumber=15
T 9450 69500 9 16 1 1 0 6 1
pinlabel=PA5
T 9450 69450 9 16 0 1 0 8 1
af=SPI1_SCK
T 9450 69450 9 16 0 1 0 8 1
af=I2S1_CK
T 9450 69450 9 16 0 1 0 8 1
af=CEC
T 9450 69450 9 16 0 1 0 8 1
af=TIM2_CH1_ETR
T 9450 69450 9 16 0 1 0 8 1
af=TSC_G2_IO2
T 9450 69450 9 16 0 1 0 8 1
af=COMP1_INM5
T 9450 69450 9 16 0 1 0 8 1
af=COMP2_INM5
T 9450 69450 9 16 0 1 0 8 1
af=ADC_IN5
T 9450 69450 9 16 1 1 0 8 1
af=DAC_OUT2
}
P 9800 62500 9500 62500 1 0 0
{
T 9700 62500 5 16 0 0 0 6 1
pintype=io
T 9700 62500 5 16 0 0 0 6 1
pinseq=39
T 9600 62550 5 16 1 1 0 0 1
pinnumber=39
T 9450 62500 9 16 1 1 0 6 1
pinlabel=PB3
T 9450 62450 9 16 1 1 0 8 1
af=SPI1_SCK
T 9450 62450 9 16 0 1 0 8 1
af=I2S1_CK
T 9450 62450 9 16 0 1 0 8 1
af=TIM2_CH2
T 9450 62450 9 16 0 1 0 8 1
af=TSC_G5_IO1
T 9450 62450 9 16 0 1 0 8 1
af=EVENTOUT
}
P 9800 61500 9500 61500 1 0 0
{
T 9700 61500 5 16 0 0 0 6 1
pintype=io
T 9700 61500 5 16 0 0 0 6 1
pinseq=40
T 9600 61550 5 16 1 1 0 0 1
pinnumber=40
T 9450 61500 9 16 1 1 0 6 1
pinlabel=PB4
T 9450 61450 9 16 1 1 0 8 1
af=SPI1_MISO
T 9450 61450 9 16 0 1 0 8 1
af=I2S1_MCK
T 9450 61450 9 16 0 1 0 8 1
af=TIM17_BKIN
T 9450 61450 9 16 0 1 0 8 1
af=TIM3_CH1
T 9450 61450 9 16 0 1 0 8 1
af=TSC_G5_IO2
T 9450 61450 9 16 0 1 0 8 1
af=EVENTOUT
}
P 9800 60500 9500 60500 1 0 0
{
T 9700 60500 5 16 0 0 0 6 1
pintype=io
T 9700 60500 5 16 0 0 0 6 1
pinseq=41
T 9600 60550 5 16 1 1 0 0 1
pinnumber=41
T 9450 60500 9 16 1 1 0 6 1
pinlabel=PB5
T 9450 60450 9 16 1 1 0 8 1
af=SPI1_MOSI
T 9450 60450 9 16 0 1 0 8 1
af=I2S1_SD
T 9450 60450 9 16 0 1 0 8 1
af=I2C1_SMBA
T 9450 60450 9 16 0 1 0 8 1
af=TIM16_BKIN
T 9450 60450 9 16 0 1 0 8 1
af=TIM3_CH2
T 9450 60450 9 16 0 1 0 8 1
af=WKUP6
}
P 9800 58500 9500 58500 1 0 0
{
T 9700 58500 5 16 0 0 0 6 1
pintype=io
T 9700 58500 5 16 0 0 0 6 1
pinseq=42
T 9600 58550 5 16 1 1 0 0 1
pinnumber=42
T 9450 58500 9 16 1 1 0 6 1
pinlabel=PB6
T 9450 58450 9 16 0 1 0 8 1
af=I2C1_SCL
T 9450 58450 9 16 0 1 0 8 1
af=USART1_TX
T 9450 58450 9 16 0 1 0 8 1
af=TIM16_CH1N
T 9450 58450 9 16 0 1 0 8 1
af=TSC_G5_I03
}
P 9800 57500 9500 57500 1 0 0
{
T 9700 57500 5 16 0 0 0 6 1
pintype=io
T 9700 57500 5 16 0 0 0 6 1
pinseq=43
T 9600 57550 5 16 1 1 0 0 1
pinnumber=43
T 9450 57500 9 16 1 1 0 6 1
pinlabel=PB7
T 9450 57450 9 16 0 1 0 8 1
af=I2C1_SDA
T 9450 57450 9 16 0 1 0 8 1
af=USART1_RX
T 9450 57450 9 16 0 1 0 8 1
af=USART4_CTS
T 9450 57450 9 16 0 1 0 8 1
af=TIM17_CH1N
T 9450 57450 9 16 0 1 0 8 1
af=TSC_G5_IO4
}
P 9800 15000 9500 15000 1 0 0
{
T 9700 15000 5 16 0 0 0 6 1
pintype=io
T 9700 15000 5 16 0 0 0 6 1
pinseq=10
T 9600 15050 5 16 1 1 0 0 1
pinnumber=10
T 9450 15000 9 16 1 1 0 6 1
pinlabel=PA0
T 9450 14950 9 16 0 1 0 8 1
af=USART2_CTS
T 9450 14950 9 16 0 1 0 8 1
af=TIM2_CH1_ETR
T 9450 14950 9 16 0 1 0 8 1
af=TSC_G1_IO1
T 9450 14950 9 16 0 1 0 8 1
af=USART4_TX
T 9450 14950 9 16 0 1 0 8 1
af=RTC_TAMP2
T 9450 14950 9 16 0 1 0 8 1
af=WKUP1
T 9450 14950 9 16 0 1 0 8 1
af=COMP1_OUT
T 9450 14950 9 16 1 1 0 8 1
af=ADC_IN0
T 9450 14950 9 16 0 1 0 8 1
af=COMP1_INM6
}
P 9800 2500 9500 2500 1 0 0
{
T 9700 2500 5 16 0 0 0 6 1
pintype=io
T 9700 2500 5 16 0 0 0 6 1
pinseq=11
T 9600 2550 5 16 1 1 0 0 1
pinnumber=11
T 9450 2500 9 16 1 1 0 6 1
pinlabel=PA1
T 9450 2450 9 16 0 1 0 8 1
af=USART2_RTS
T 9450 2450 9 16 0 1 0 8 1
af=TIM2_CH2
T 9450 2450 9 16 0 1 0 8 1
af=TIM15_CH1N
T 9450 2450 9 16 0 1 0 8 1
af=TSC_G1_IO2
T 9450 2450 9 16 0 1 0 8 1
af=USART4_RX
T 9450 2450 9 16 0 1 0 8 1
af=EVENTOUT
T 9450 2450 9 16 1 1 0 8 1
af=ADC_IN1
T 9450 2450 9 16 0 1 0 8 1
af=COMP1_INP
}
P 9800 16000 9500 16000 1 0 0
{
T 9700 16000 5 16 0 0 0 6 1
pintype=io
T 9700 16000 5 16 0 0 0 6 1
pinseq=12
T 9600 16050 5 16 1 1 0 0 1
pinnumber=12
T 9450 16000 9 16 1 1 0 6 1
pinlabel=PA2
T 9450 15950 9 16 0 1 0 8 1
af=USART2_TX
T 9450 15950 9 16 0 1 0 8 1
af=TIM2_CH3
T 9450 15950 9 16 1 1 0 8 1
af=TIM15_CH1
T 9450 15950 9 16 0 1 0 8 1
af=TSC_G1_IO3
T 9450 15950 9 16 0 1 0 8 1
af=ADC_IN2
T 9450 15950 9 16 0 1 0 8 1
af=COMP2_OUT
T 9450 15950 9 16 0 1 0 8 1
af=COMP2_INM6
T 9450 15950 9 16 0 1 0 8 1
af=WKUP4
}
P 9800 3500 9500 3500 1 0 0
{
T 9700 3500 5 16 0 0 0 6 1
pintype=io
T 9700 3500 5 16 0 0 0 6 1
pinseq=13
T 9600 3550 5 16 1 1 0 0 1
pinnumber=13
T 9450 3500 9 16 1 1 0 6 1
pinlabel=PA3
T 9450 3450 9 16 0 1 0 8 1
af=USART2_RX
T 9450 3450 9 16 0 1 0 8 1
af=TIM2_CH4
T 9450 3450 9 16 1 1 0 8 1
af=TIM15_CH2
T 9450 3450 9 16 0 1 0 8 1
af=TSC_G1_IO4
T 9450 3450 9 16 0 1 0 8 1
af=ADC_IN3
T 9450 3450 9 16 0 1 0 8 1
af=COMP2_INP
}
P 9800 17000 9500 17000 1 0 0
{
T 9700 17000 5 16 0 0 0 6 1
pintype=io
T 9700 17000 5 16 0 0 0 6 1
pinseq=16
T 9600 17050 5 16 1 1 0 0 1
pinnumber=16
T 9450 17000 9 16 1 1 0 6 1
pinlabel=PA6
T 9450 16950 9 16 0 1 0 8 1
af=SPI1_MISO
T 9450 16950 9 16 0 1 0 8 1
af=I2S1_MCK
T 9450 16950 9 16 0 1 0 8 1
af=TIM3_CH1
T 9450 16950 9 16 0 1 0 8 1
af=TIM1_BKIN
T 9450 16950 9 16 1 1 0 8 1
af=TIM16_CH1
T 9450 16950 9 16 0 1 0 8 1
af=COMP1_OUT
T 9450 16950 9 16 0 1 0 8 1
af=TSC_G2_IO3
T 9450 16950 9 16 0 1 0 8 1
af=EVENTOUT
T 9450 16950 9 16 0 1 0 8 1
af=USART3_CTS
T 9450 16950 9 16 0 1 0 8 1
af=ADC_IN6
}
P 9800 4500 9500 4500 1 0 0
{
T 9700 4500 5 16 0 0 0 6 1
pintype=io
T 9700 4500 5 16 0 0 0 6 1
pinseq=17
T 9600 4550 5 16 1 1 0 0 1
pinnumber=17
T 9450 4500 9 16 1 1 0 6 1
pinlabel=PA7
T 9450 4450 9 16 0 1 0 8 1
af=SPI1_MOSI
T 9450 4450 9 16 0 1 0 8 1
af=I2S1_SD
T 9450 4450 9 16 0 1 0 8 1
af=TIM3_CH2
T 9450 4450 9 16 0 1 0 8 1
af=TIM14_CH1
T 9450 4450 9 16 0 1 0 8 1
af=TIM1_CH1N
T 9450 4450 9 16 1 1 0 8 1
af=TIM17_CH1
T 9450 4450 9 16 0 1 0 8 1
af=COMP2_OUT
T 9450 4450 9 16 0 1 0 8 1
af=TSC_G2_IO4
T 9450 4450 9 16 0 1 0 8 1
af=EVENTOUT
T 9450 4450 9 16 0 1 0 8 1
af=ADC_IN7
}
P 200 14000 500 14000 1 0 0
{
T 300 14000 5 16 0 0 0 0 1
pintype=io
T 300 14000 5 16 0 0 0 0 1
pinseq=29
T 400 14050 5 16 1 1 0 6 1
pinnumber=29
T 550 14000 9 16 1 1 0 0 1
pinlabel=PA8
T 550 13950 9 16 0 1 0 2 1
af=USART1_CK
T 550 13950 9 16 0 1 0 2 1
af=TIM1_CH1
T 550 13950 9 16 0 1 0 2 1
af=EVENTOUT
T 550 13950 9 16 0 1 0 2 1
af=MCO
T 550 13950 9 16 0 1 0 2 1
af=CRS_SYNC
}
P 200 13000 500 13000 1 0 0
{
T 300 13000 5 16 0 0 0 0 1
pintype=io
T 300 13000 5 16 0 0 0 0 1
pinseq=30
T 400 13050 5 16 1 1 0 6 1
pinnumber=30
T 550 13000 9 16 1 1 0 0 1
pinlabel=PA9
T 550 12950 9 16 0 1 0 2 1
af=USART1_TX
T 550 12950 9 16 0 1 0 2 1
af=TIM1_CH2
T 550 12950 9 16 0 1 0 2 1
af=TIM15_BKIN
T 550 12950 9 16 0 1 0 2 1
af=TSC_G4_IO1
}
P 200 12000 500 12000 1 0 0
{
T 300 12000 5 16 0 0 0 0 1
pintype=io
T 300 12000 5 16 0 0 0 0 1
pinseq=31
T 400 12050 5 16 1 1 0 6 1
pinnumber=31
T 550 12000 9 16 1 1 0 0 1
pinlabel=PA0
T 550 11950 9 16 0 1 0 2 1
af=USART1_RX
T 550 11950 9 16 0 1 0 2 1
af=TIM1_CH3
T 550 11950 9 16 0 1 0 2 1
af=TIM17_BKIN
T 550 11950 9 16 0 1 0 2 1
af=TSC_G4_IO2
}
P 200 11000 500 11000 1 0 0
{
T 300 11000 5 16 0 0 0 0 1
pintype=io
T 300 11000 5 16 0 0 0 0 1
pinseq=38
T 400 11050 5 16 1 1 0 6 1
pinnumber=38
T 550 11000 9 16 1 1 0 0 1
pinlabel=PA15
T 550 10950 9 16 0 1 0 2 1
af=SPI1_NSS
T 550 10950 9 16 0 1 0 2 1
af=I2S1_WS
T 550 10950 9 16 0 1 0 2 1
af=USART2_RX
T 550 10950 9 16 0 1 0 2 1
af=USART4_RTS
T 550 10950 9 16 0 1 0 2 1
af=TIM2_CH1_ETR
T 550 10950 9 16 0 1 0 2 1
af=EVENTOUT
}
P 200 25500 500 25500 1 0 0
{
T 300 25500 5 16 0 0 0 0 1
pintype=io
T 300 25500 5 16 0 0 0 0 1
pinseq=18
T 400 25550 5 16 1 1 0 6 1
pinnumber=18
T 550 25500 9 16 1 1 0 0 1
pinlabel=PB0
T 550 25450 9 16 0 1 0 2 1
af=TIM3_CH3
T 550 25450 9 16 0 1 0 2 1
af=TIM1_CH2N
T 550 25450 9 16 0 1 0 2 1
af=TSC_G3_IO2
T 550 25450 9 16 0 1 0 2 1
af=EVENTOUT
T 550 25450 9 16 0 1 0 2 1
af=USART3_CK
T 550 25450 9 16 0 1 0 2 1
af=ADC_IN8
}
P 200 9500 500 9500 1 0 0
{
T 300 9500 5 16 0 0 0 0 1
pintype=io
T 300 9500 5 16 0 0 0 0 1
pinseq=19
T 400 9550 5 16 1 1 0 6 1
pinnumber=19
T 550 9500 9 16 1 1 0 0 1
pinlabel=PB1
T 550 9450 9 16 0 1 0 2 1
af=TIM3_CH4
T 550 9450 9 16 0 1 0 2 1
af=USART3_RTS
T 550 9450 9 16 0 1 0 2 1
af=TIM14_CH1
T 550 9450 9 16 0 1 0 2 1
af=TIM1_CH3N
T 550 9450 9 16 0 1 0 2 1
af=TSC_G3_IO3
T 550 9450 9 16 0 1 0 2 1
af=ADC_IN9
}
P 200 8500 500 8500 1 0 0
{
T 300 8500 5 16 0 0 0 0 1
pintype=io
T 300 8500 5 16 0 0 0 0 1
pinseq=20
T 400 8550 5 16 1 1 0 6 1
pinnumber=20
T 550 8500 9 16 1 1 0 0 1
pinlabel=PB2
T 550 8450 9 16 0 1 0 2 1
af=TSC_G3_IO4
}
P 9800 56500 9500 56500 1 0 0
{
T 9700 56500 5 16 0 0 0 6 1
pintype=io
T 9700 56500 5 16 0 0 0 6 1
pinseq=45
T 9600 56550 5 16 1 1 0 0 1
pinnumber=45
T 9450 56500 9 16 1 1 0 6 1
pinlabel=PB8
T 9450 56450 9 16 0 1 0 8 1
af=I2C1_SCL
T 9450 56450 9 16 0 1 0 8 1
af=CEC
T 9450 56450 9 16 0 1 0 8 1
af=TIM16_CH1
T 9450 56450 9 16 0 1 0 8 1
af=TSC_SYNC
T 9450 56450 9 16 0 1 0 8 1
af=CAN_RX
}
P 9800 35000 9500 35000 1 0 0
{
T 9700 35000 5 16 0 0 0 6 1
pintype=io
T 9700 35000 5 16 0 0 0 6 1
pinseq=46
T 9600 35050 5 16 1 1 0 0 1
pinnumber=46
T 9450 35000 9 16 1 1 0 6 1
pinlabel=PB9
T 9450 34950 9 16 0 1 0 8 1
af=SPI2_NSS
T 9450 34950 9 16 0 1 0 8 1
af=I2S2_WS
T 9450 34950 9 16 0 1 0 8 1
af=I2C1_SDA
T 9450 34950 9 16 0 1 0 8 1
af=IR_OUT
T 9450 34950 9 16 0 1 0 8 1
af=TIM17_CH1
T 9450 34950 9 16 0 1 0 8 1
af=EVENTOUT
T 9450 34950 9 16 0 1 0 8 1
af=CAN_TX
}
P 9800 34000 9500 34000 1 0 0
{
T 9700 34000 5 16 0 0 0 6 1
pintype=io
T 9700 34000 5 16 0 0 0 6 1
pinseq=21
T 9600 34050 5 16 1 1 0 0 1
pinnumber=21
T 9450 34000 9 16 1 1 0 6 1
pinlabel=PB10
T 9450 33950 9 16 0 1 0 8 1
af=SPI2_SCK
T 9450 33950 9 16 0 1 0 8 1
af=I2C2_SCL
T 9450 33950 9 16 0 1 0 8 1
af=USART3_TX
T 9450 33950 9 16 0 1 0 8 1
af=CEC
T 9450 33950 9 16 0 1 0 8 1
af=TSC_SYNC
T 9450 33950 9 16 0 1 0 8 1
af=TIM2_CH3
}
P 200 7500 500 7500 1 0 0
{
T 300 7500 5 16 0 0 0 0 1
pintype=io
T 300 7500 5 16 0 0 0 0 1
pinseq=22
T 400 7550 5 16 1 1 0 6 1
pinnumber=22
T 550 7500 9 16 1 1 0 0 1
pinlabel=PB11
T 550 7450 9 16 0 1 0 2 1
af=USART3_RX
T 550 7450 9 16 0 1 0 2 1
af=TIM2_CH4
T 550 7450 9 16 0 1 0 2 1
af=EVENTOUT
T 550 7450 9 16 0 1 0 2 1
af=TSC_G6_IO1
T 550 7450 9 16 0 1 0 2 1
af=I2C2_SDA
}
P 200 6500 500 6500 1 0 0
{
T 300 6500 5 16 0 0 0 0 1
pintype=io
T 300 6500 5 16 0 0 0 0 1
pinseq=25
T 400 6550 5 16 1 1 0 6 1
pinnumber=25
T 550 6500 9 16 1 1 0 0 1
pinlabel=PB12
T 550 6450 9 16 0 1 0 2 1
af=TIM1_BKIN
T 550 6450 9 16 0 1 0 2 1
af=TIM15_BKIN
T 550 6450 9 16 0 1 0 2 1
af=SPI2_NSS
T 550 6450 9 16 0 1 0 2 1
af=I2S2_WS
T 550 6450 9 16 0 1 0 2 1
af=USART3_CK
T 550 6450 9 16 0 1 0 2 1
af=TSC_G6_IO2
T 550 6450 9 16 0 1 0 2 1
af=EVENTOUT
}
P 200 5500 500 5500 1 0 0
{
T 300 5500 5 16 0 0 0 0 1
pintype=io
T 300 5500 5 16 0 0 0 0 1
pinseq=26
T 400 5550 5 16 1 1 0 6 1
pinnumber=26
T 550 5500 9 16 1 1 0 0 1
pinlabel=PB13
T 550 5450 9 16 0 1 0 2 1
af=SPI2_SCK
T 550 5450 9 16 0 1 0 2 1
af=I2S2_CK
T 550 5450 9 16 0 1 0 2 1
af=I2C2_SCL
T 550 5450 9 16 0 1 0 2 1
af=USART3_CTS
T 550 5450 9 16 0 1 0 2 1
af=TIM1_CH1N
T 550 5450 9 16 0 1 0 2 1
af=TSC_G6_IO3
}
P 200 4500 500 4500 1 0 0
{
T 300 4500 5 16 0 0 0 0 1
pintype=io
T 300 4500 5 16 0 0 0 0 1
pinseq=27
T 400 4550 5 16 1 1 0 6 1
pinnumber=27
T 550 4500 9 16 1 1 0 0 1
pinlabel=PB14
T 550 4450 9 16 0 1 0 2 1
af=SPI2_MISO
T 550 4450 9 16 0 1 0 2 1
af=I2S2_MCK
T 550 4450 9 16 0 1 0 2 1
af=I2C2_SDA
T 550 4450 9 16 0 1 0 2 1
af=USART3_RTS
T 550 4450 9 16 0 1 0 2 1
af=TIM1_CH2N
T 550 4450 9 16 0 1 0 2 1
af=TIM15_CH1
T 550 4450 9 16 0 1 0 2 1
af=TSC_G6_IO4
}
P 200 3500 500 3500 1 0 0
{
T 300 3500 5 16 0 0 0 0 1
pintype=io
T 300 3500 5 16 0 0 0 0 1
pinseq=28
T 400 3550 5 16 1 1 0 6 1
pinnumber=28
T 550 3500 9 16 1 1 0 0 1
pinlabel=PB15
T 550 3450 9 16 0 1 0 2 1
af=SPI2_MOSI
T 550 3450 9 16 0 1 0 2 1
af=I2S2_SD
T 550 3450 9 16 0 1 0 2 1
af=TIM1_CH3N
T 550 3450 9 16 0 1 0 2 1
af=TIM15_CH1N
T 550 3450 9 16 0 1 0 2 1
af=TIM15_CH2
T 550 3450 9 16 0 1 0 2 1
af=WKUP7
T 550 3450 9 16 0 1 0 2 1
af=RTC_REFIN
}
P 200 2500 500 2500 1 0 0
{
T 300 2500 5 16 0 0 0 0 1
pintype=io
T 300 2500 5 16 0 0 0 0 1
pinseq=2
T 400 2550 5 16 1 1 0 6 1
pinnumber=2
T 550 2500 9 16 1 1 0 0 1
pinlabel=PC13
T 550 2450 9 16 0 1 0 2 1
af=WKUP2
T 550 2450 9 16 0 1 0 2 1
af=RTC_TAMP1
T 550 2450 9 16 0 1 0 2 1
af=RTC_TS
T 550 2450 9 16 0 1 0 2 1
af=RTC_OUT
}
T 5000 37000 8 32 1 1 0 4 1
device=DEVICE
T 5000 36000 8 32 1 1 0 4 1
refdes=U?
B 500 500 9000 72000 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 1500 72800 1500 72500 1 0 0
{
T 1500 72700 5 16 0 0 90 0 1
pintype=pwr
T 1500 72700 5 16 0 0 90 0 1
pinseq=24
T 1600 72550 5 16 1 1 0 0 1
pinnumber=24
T 1500 72450 9 16 1 1 90 6 1
pinlabel=VDD
}
P 2500 72800 2500 72500 1 0 0
{
T 2500 72700 5 16 0 0 90 0 1
pintype=pwr
T 2500 72700 5 16 0 0 90 0 1
pinseq=48
T 2600 72550 5 16 1 1 0 0 1
pinnumber=48
T 2500 72450 9 16 1 1 90 6 1
pinlabel=VDD
}
P 4500 72800 4500 72500 1 0 0
{
T 4500 72700 5 16 0 0 90 0 1
pintype=pwr
T 4500 72700 5 16 0 0 90 0 1
pinseq=36
T 4600 72550 5 16 1 1 0 0 1
pinnumber=36
T 4500 72450 9 16 1 1 90 6 1
pinlabel=VDDIO2
}
P 8500 72800 8500 72500 1 0 0
{
T 8500 72700 5 16 0 0 90 0 1
pintype=pwr
T 8500 72700 5 16 0 0 90 0 1
pinseq=9
T 8600 72550 5 16 1 1 0 0 1
pinnumber=9
T 8500 72450 9 16 1 1 90 6 1
pinlabel=VDDA
}
P 1500 200 1500 500 1 0 0
{
T 1500 300 5 16 0 0 90 0 1
pintype=pwr
T 1500 300 5 16 0 0 90 0 1
pinseq=23
T 1600 450 5 16 1 1 0 2 1
pinnumber=23
T 1500 550 9 16 1 1 90 0 1
pinlabel=VSS
}
P 2500 200 2500 500 1 0 0
{
T 2500 300 5 16 0 0 90 0 1
pintype=pwr
T 2500 300 5 16 0 0 90 0 1
pinseq=47
T 2600 450 5 16 1 1 0 2 1
pinnumber=47
T 2500 550 9 16 1 1 90 0 1
pinlabel=VSS
}
P 4500 200 4500 500 1 0 0
{
T 4500 300 5 16 0 0 90 0 1
pintype=pwr
T 4500 300 5 16 0 0 90 0 1
pinseq=35
T 4600 450 5 16 1 1 0 2 1
pinnumber=35
T 4500 550 9 16 1 1 90 0 1
pinlabel=VSS
}
P 8500 200 8500 500 1 0 0
{
T 8500 300 5 16 0 0 90 0 1
pintype=pwr
T 8500 300 5 16 0 0 90 0 1
pinseq=8
T 8600 450 5 16 1 1 0 2 1
pinnumber=8
T 8500 550 9 16 1 1 90 0 1
pinlabel=VSSA
}
P 6500 72800 6500 72500 1 0 0
{
T 6500 72700 5 16 0 0 90 0 1
pintype=pwr
T 6500 72700 5 16 0 0 90 0 1
pinseq=1
T 6600 72550 5 16 1 1 0 0 1
pinnumber=1
T 6500 72450 9 16 1 1 90 6 1
pinlabel=VBAT
}
