{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715571968967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715571968967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:46:08 2024 " "Processing started: Sun May 12 21:46:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715571968967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715571968967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715571968967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715571969174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715571969174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Found entity 1: SPI_slave" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietesegmentos.sv 1 1 " "Found 1 design units, including 1 entities, in source file sietesegmentos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sieteSegmentos " "Found entity 1: sieteSegmentos" {  } { { "sieteSegmentos.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/sieteSegmentos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_tb " "Found entity 1: pwm_tb" {  } { { "pwm_tb.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_sd.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_sd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_SD " "Found entity 1: flipflop_SD" {  } { { "flipflop_SD.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/flipflop_SD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave_tb " "Found entity 1: SPI_slave_tb" {  } { { "SPI_slave_tb.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietesegmentoshex.sv 1 1 " "Found 1 design units, including 1 entities, in source file sietesegmentoshex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sieteSegmentosHex " "Found entity 1: sieteSegmentosHex" {  } { { "sieteSegmentosHex.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/sieteSegmentosHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/Subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715571974463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715571974463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero Adder.sv(20) " "Verilog HDL Implicit Net warning at Adder.sv(20): created implicit net for \"zero\"" {  } { { "Adder.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/Adder.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715571974463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_slave " "Elaborating entity \"SPI_slave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715571974476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPI_slave.sv(19) " "Verilog HDL assignment warning at SPI_slave.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "SPI_slave.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715571974477 "|SPI_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteSegmentos sieteSegmentos:operando1 " "Elaborating entity \"sieteSegmentos\" for hierarchy \"sieteSegmentos:operando1\"" {  } { { "SPI_slave.sv" "operando1" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715571974477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:motor " "Elaborating entity \"pwm\" for hierarchy \"pwm:motor\"" {  } { { "SPI_slave.sv" "motor" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715571974478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pwm.sv(20) " "Verilog HDL assignment warning at pwm.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "pwm.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/pwm.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715571974478 "|SPI_slave|pwm:motor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:aluOp " "Elaborating entity \"ALU\" for hierarchy \"ALU:aluOp\"" {  } { { "SPI_slave.sv" "aluOp" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/SPI_slave.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715571974478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(29) " "Verilog HDL assignment warning at ALU.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "ALU.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715571974479 "|SPI_slave|ALU:aluOp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg1 ALU.sv(6) " "Output port \"seg1\" at ALU.sv(6) has no driver" {  } { { "ALU.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1715571974479 "|SPI_slave|ALU:aluOp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg2 ALU.sv(7) " "Output port \"seg2\" at ALU.sv(7) has no driver" {  } { { "ALU.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1715571974479 "|SPI_slave|ALU:aluOp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:aluOp\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ALU:aluOp\|Adder:adder\"" {  } { { "ALU.sv" "adder" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715571974479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero Adder.sv(20) " "Verilog HDL or VHDL warning at Adder.sv(20): object \"zero\" assigned a value but never read" {  } { { "Adder.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/Adder.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1715571974480 "|SPI_slave|ALU:aluOp|Adder:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor ALU:aluOp\|Subtractor:subtractor " "Elaborating entity \"Subtractor\" for hierarchy \"ALU:aluOp\|Subtractor:subtractor\"" {  } { { "ALU.sv" "subtractor" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/ALU.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715571974489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Subtractor.sv(12) " "Verilog HDL assignment warning at Subtractor.sv(12): truncated value with size 32 to match size of target (5)" {  } { { "Subtractor.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/Subtractor.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715571974489 "|SPI_slave|ALU:aluOp|Subtractor:subtractor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Subtractor.sv(21) " "Verilog HDL assignment warning at Subtractor.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "Subtractor.sv" "" { Text "F:/FPGA/ProyectoGrupal1/FPGA_Slave/Subtractor.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715571974489 "|SPI_slave|ALU:aluOp|Subtractor:subtractor"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1715571974514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715571974535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 21:46:14 2024 " "Processing ended: Sun May 12 21:46:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715571974535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715571974535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715571974535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715571974535 ""}
