Model {
  Name			  "sampleModel793"
  System {
    Name		    "sampleModel793"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "21"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
      SourceType	      "First Order Transfer Fcn"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ICPrevOutput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [2, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      InputPortMap	      "u0,p1"
      DelayLengthSource	      "Input port"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Sin
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      TimeSource	      "Use external signal"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [2, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Math\nOperations/MinMax\nRunning\nResettable"
      SourceType	      "MinMax Running Resettable"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Function		      "min"
      vinit		      "0.0"
    }
    Block {
      BlockType		      Sin
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      TimeSource	      "Use external signal"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sqrt
      Name		      "cfblk6"
      SID		      "6"
      Position		      [830, 30, 890, 90]
      ZOrder		      6
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk7"
      SID		      "7"
      Ports		      []
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      on
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk8"
      SID		      "8"
      Ports		      [0, 1]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Cov		      "[2448500510.484483]"
      Ts		      "0.1"
      seed		      "[5166504162.000000]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk9"
      SID		      "9"
      Ports		      [1, 2]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk9"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "10"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk10"
	  SID			  "19"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Value			  "[-620156904.434665]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk3"
	  SID			  "12"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "13"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk5"
	  SID			  "14"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Squeeze
	  Name			  "cfblk6"
	  SID			  "15"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	}
	Block {
	  BlockType		  DotProduct
	  Name			  "cfblk7"
	  SID			  "16"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Sqrt
	  Name			  "cfblk8"
	  SID			  "17"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "cfblk9"
	  SID			  "18"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "11"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk11"
	  SID			  "20"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 35; -400, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 325, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    6
	    Points		    [70, 0; 0, 35; 490, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [0, 115; -720, 0]
	    DstBlock		    "cfblk11"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, -45; 810, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    8
	    Points		    [0, -35; -400, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    Points		    [0, 35; -400, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 35; -560, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -880, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
      }
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [85, 0; 0, -35; 155, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [40, 0; 0, -15]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [85, 0; 0, -35; 155, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, 35; -880, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, -20; -560, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 485, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, 35; -400, 0]
      DstBlock		      "cfblk4"
      DstPort		      2
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk9"
      SrcPort		      2
      Points		      [0, 30; -1360, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 805, 0]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, 35; -1360, 0]
      DstBlock		      "cfblk2"
      DstPort		      2
    }
  }
}
