ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usb_core.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.USB_OTG_EnableCommonInt,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	USB_OTG_EnableCommonInt:
  26              	.LVL0:
  27              	.LFB126:
  28              		.file 1 "USB/core/usb_core.c"
   1:USB/core/usb_core.c **** /**
   2:USB/core/usb_core.c ****   ******************************************************************************
   3:USB/core/usb_core.c ****   * @file    usb_core.c
   4:USB/core/usb_core.c ****   * @author  MCD Application Team
   5:USB/core/usb_core.c ****   * @version V2.1.0
   6:USB/core/usb_core.c ****   * @date    19-March-2012
   7:USB/core/usb_core.c ****   * @brief   USB-OTG Core Layer
   8:USB/core/usb_core.c ****   ******************************************************************************
   9:USB/core/usb_core.c ****   * @attention
  10:USB/core/usb_core.c ****   *
  11:USB/core/usb_core.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  12:USB/core/usb_core.c ****   *
  13:USB/core/usb_core.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  14:USB/core/usb_core.c ****   * You may not use this file except in compliance with the License.
  15:USB/core/usb_core.c ****   * You may obtain a copy of the License at:
  16:USB/core/usb_core.c ****   *
  17:USB/core/usb_core.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  18:USB/core/usb_core.c ****   *
  19:USB/core/usb_core.c ****   * Unless required by applicable law or agreed to in writing, software 
  20:USB/core/usb_core.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  21:USB/core/usb_core.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22:USB/core/usb_core.c ****   * See the License for the specific language governing permissions and
  23:USB/core/usb_core.c ****   * limitations under the License.
  24:USB/core/usb_core.c ****   *
  25:USB/core/usb_core.c ****   ******************************************************************************
  26:USB/core/usb_core.c ****   */
  27:USB/core/usb_core.c **** 
  28:USB/core/usb_core.c **** /* Includes ------------------------------------------------------------------*/
  29:USB/core/usb_core.c **** #include "usb_core.h"
  30:USB/core/usb_core.c **** #include "usb_bsp.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 2


  31:USB/core/usb_core.c **** 
  32:USB/core/usb_core.c **** 
  33:USB/core/usb_core.c **** /** @addtogroup USB_OTG_DRIVER
  34:USB/core/usb_core.c **** * @{
  35:USB/core/usb_core.c **** */
  36:USB/core/usb_core.c **** 
  37:USB/core/usb_core.c **** /** @defgroup USB_CORE 
  38:USB/core/usb_core.c **** * @brief This file includes the USB-OTG Core Layer
  39:USB/core/usb_core.c **** * @{
  40:USB/core/usb_core.c **** */
  41:USB/core/usb_core.c **** 
  42:USB/core/usb_core.c **** 
  43:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Defines
  44:USB/core/usb_core.c **** * @{
  45:USB/core/usb_core.c **** */ 
  46:USB/core/usb_core.c **** 
  47:USB/core/usb_core.c **** /**
  48:USB/core/usb_core.c **** * @}
  49:USB/core/usb_core.c **** */ 
  50:USB/core/usb_core.c **** 
  51:USB/core/usb_core.c **** 
  52:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_TypesDefinitions
  53:USB/core/usb_core.c **** * @{
  54:USB/core/usb_core.c **** */ 
  55:USB/core/usb_core.c **** /**
  56:USB/core/usb_core.c **** * @}
  57:USB/core/usb_core.c **** */ 
  58:USB/core/usb_core.c **** 
  59:USB/core/usb_core.c **** 
  60:USB/core/usb_core.c **** 
  61:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Macros
  62:USB/core/usb_core.c **** * @{
  63:USB/core/usb_core.c **** */ 
  64:USB/core/usb_core.c **** /**
  65:USB/core/usb_core.c **** * @}
  66:USB/core/usb_core.c **** */ 
  67:USB/core/usb_core.c **** 
  68:USB/core/usb_core.c **** 
  69:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Variables
  70:USB/core/usb_core.c **** * @{
  71:USB/core/usb_core.c **** */ 
  72:USB/core/usb_core.c **** /**
  73:USB/core/usb_core.c **** * @}
  74:USB/core/usb_core.c **** */ 
  75:USB/core/usb_core.c **** 
  76:USB/core/usb_core.c **** 
  77:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_FunctionPrototypes
  78:USB/core/usb_core.c **** * @{
  79:USB/core/usb_core.c **** */ 
  80:USB/core/usb_core.c **** /**
  81:USB/core/usb_core.c **** * @}
  82:USB/core/usb_core.c **** */ 
  83:USB/core/usb_core.c **** 
  84:USB/core/usb_core.c **** 
  85:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Functions
  86:USB/core/usb_core.c **** * @{
  87:USB/core/usb_core.c **** */ 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 3


  88:USB/core/usb_core.c **** 
  89:USB/core/usb_core.c **** /**
  90:USB/core/usb_core.c **** * @brief  USB_OTG_EnableCommonInt
  91:USB/core/usb_core.c **** *         Initializes the commmon interrupts, used in both device and modes
  92:USB/core/usb_core.c **** * @param  pdev : Selected device
  93:USB/core/usb_core.c **** * @retval None
  94:USB/core/usb_core.c **** */
  95:USB/core/usb_core.c **** static void USB_OTG_EnableCommonInt(USB_OTG_CORE_HANDLE *pdev)
  96:USB/core/usb_core.c **** {
  29              		.loc 1 96 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  97:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  int_mask;
  34              		.loc 1 97 3 view .LVU1
  98:USB/core/usb_core.c ****   
  99:USB/core/usb_core.c ****   int_mask.d32 = 0;
  35              		.loc 1 99 3 view .LVU2
 100:USB/core/usb_core.c ****   /* Clear any pending USB_OTG Interrupts */
 101:USB/core/usb_core.c **** #ifndef USE_OTG_MODE
 102:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
  36              		.loc 1 102 3 view .LVU3
  37 0000 C368     		ldr	r3, [r0, #12]
  38 0002 4FF0FF32 		mov	r2, #-1
  39 0006 5A60     		str	r2, [r3, #4]
 103:USB/core/usb_core.c **** #endif
 104:USB/core/usb_core.c ****   /* Clear any pending interrupts */
 105:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
  40              		.loc 1 105 3 view .LVU4
  41 0008 C368     		ldr	r3, [r0, #12]
  42 000a 6FF08042 		mvn	r2, #1073741824
  43 000e 5A61     		str	r2, [r3, #20]
 106:USB/core/usb_core.c ****   /* Enable the interrupts in the INTMSK */
 107:USB/core/usb_core.c ****   int_mask.b.wkupintr = 1;
  44              		.loc 1 107 3 view .LVU5
 108:USB/core/usb_core.c ****   int_mask.b.usbsuspend = 1; 
  45              		.loc 1 108 3 view .LVU6
 109:USB/core/usb_core.c ****   
 110:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 111:USB/core/usb_core.c ****   int_mask.b.otgintr = 1;
 112:USB/core/usb_core.c ****   int_mask.b.sessreqintr = 1;
 113:USB/core/usb_core.c ****   int_mask.b.conidstschng = 1;
 114:USB/core/usb_core.c **** #endif
 115:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
  46              		.loc 1 115 3 view .LVU7
  47 0010 C368     		ldr	r3, [r0, #12]
  48 0012 014A     		ldr	r2, .L2
  49 0014 9A61     		str	r2, [r3, #24]
 116:USB/core/usb_core.c **** }
  50              		.loc 1 116 1 is_stmt 0 view .LVU8
  51 0016 7047     		bx	lr
  52              	.L3:
  53              		.align	2
  54              	.L2:
  55 0018 00080080 		.word	-2147481600
  56              		.cfi_endproc
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 4


  57              	.LFE126:
  59              		.section	.text.USB_OTG_CoreReset,"ax",%progbits
  60              		.align	1
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	USB_OTG_CoreReset:
  67              	.LVL1:
  68              	.LFB127:
 117:USB/core/usb_core.c **** 
 118:USB/core/usb_core.c **** /**
 119:USB/core/usb_core.c **** * @brief  USB_OTG_CoreReset : Soft reset of the core
 120:USB/core/usb_core.c **** * @param  pdev : Selected device
 121:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 122:USB/core/usb_core.c **** */
 123:USB/core/usb_core.c **** static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
 124:USB/core/usb_core.c **** {
  69              		.loc 1 124 1 is_stmt 1 view -0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 8
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		.loc 1 124 1 is_stmt 0 view .LVU10
  74 0000 30B5     		push	{r4, r5, lr}
  75              	.LCFI0:
  76              		.cfi_def_cfa_offset 12
  77              		.cfi_offset 4, -12
  78              		.cfi_offset 5, -8
  79              		.cfi_offset 14, -4
  80 0002 83B0     		sub	sp, sp, #12
  81              	.LCFI1:
  82              		.cfi_def_cfa_offset 24
  83 0004 0546     		mov	r5, r0
 125:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
  84              		.loc 1 125 3 is_stmt 1 view .LVU11
  85              	.LVL2:
 126:USB/core/usb_core.c ****   __IO USB_OTG_GRSTCTL_TypeDef  greset;
  86              		.loc 1 126 3 view .LVU12
 127:USB/core/usb_core.c ****   uint32_t count = 0;
  87              		.loc 1 127 3 view .LVU13
 128:USB/core/usb_core.c ****   
 129:USB/core/usb_core.c ****   greset.d32 = 0;
  88              		.loc 1 129 3 view .LVU14
  89              		.loc 1 129 14 is_stmt 0 view .LVU15
  90 0006 0024     		movs	r4, #0
  91 0008 0194     		str	r4, [sp, #4]
  92              	.LVL3:
  93              	.L6:
 130:USB/core/usb_core.c ****   /* Wait for AHB master IDLE state. */
 131:USB/core/usb_core.c ****   do
  94              		.loc 1 131 3 is_stmt 1 view .LVU16
 132:USB/core/usb_core.c ****   {
 133:USB/core/usb_core.c ****     USB_OTG_BSP_uDelay(3);
  95              		.loc 1 133 5 view .LVU17
  96 000a 0320     		movs	r0, #3
  97 000c FFF7FEFF 		bl	USB_OTG_BSP_uDelay
  98              	.LVL4:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 5


 134:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
  99              		.loc 1 134 5 view .LVU18
 100              		.loc 1 134 18 is_stmt 0 view .LVU19
 101 0010 EB68     		ldr	r3, [r5, #12]
 102 0012 1A69     		ldr	r2, [r3, #16]
 103              		.loc 1 134 16 view .LVU20
 104 0014 0192     		str	r2, [sp, #4]
 135:USB/core/usb_core.c ****     if (++count > 200000)
 105              		.loc 1 135 5 is_stmt 1 view .LVU21
 106              		.loc 1 135 8 is_stmt 0 view .LVU22
 107 0016 0134     		adds	r4, r4, #1
 108              	.LVL5:
 109              		.loc 1 135 8 view .LVU23
 110 0018 0E4A     		ldr	r2, .L10
 111 001a 9442     		cmp	r4, r2
 112 001c 17D8     		bhi	.L5
 136:USB/core/usb_core.c ****     {
 137:USB/core/usb_core.c ****       return USB_OTG_OK;
 138:USB/core/usb_core.c ****     }
 139:USB/core/usb_core.c ****   }
 140:USB/core/usb_core.c ****   while (greset.b.ahbidle == 0);
 113              		.loc 1 140 9 is_stmt 1 view .LVU24
 114              		.loc 1 140 18 is_stmt 0 view .LVU25
 115 001e 019A     		ldr	r2, [sp, #4]
 116              		.loc 1 140 3 view .LVU26
 117 0020 002A     		cmp	r2, #0
 118 0022 F2DA     		bge	.L6
 141:USB/core/usb_core.c ****   /* Core Soft Reset */
 142:USB/core/usb_core.c ****   count = 0;
 119              		.loc 1 142 3 is_stmt 1 view .LVU27
 120              	.LVL6:
 143:USB/core/usb_core.c ****   greset.b.csftrst = 1;
 121              		.loc 1 143 3 view .LVU28
 122              		.loc 1 143 20 is_stmt 0 view .LVU29
 123 0024 019A     		ldr	r2, [sp, #4]
 124 0026 42F00102 		orr	r2, r2, #1
 125 002a 0192     		str	r2, [sp, #4]
 144:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 126              		.loc 1 144 3 is_stmt 1 view .LVU30
 127 002c 019A     		ldr	r2, [sp, #4]
 128 002e 1A61     		str	r2, [r3, #16]
 142:USB/core/usb_core.c ****   greset.b.csftrst = 1;
 129              		.loc 1 142 9 is_stmt 0 view .LVU31
 130 0030 0023     		movs	r3, #0
 131              	.LVL7:
 132              	.L8:
 145:USB/core/usb_core.c ****   do
 133              		.loc 1 145 3 is_stmt 1 view .LVU32
 146:USB/core/usb_core.c ****   {
 147:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 134              		.loc 1 147 5 view .LVU33
 135              		.loc 1 147 18 is_stmt 0 view .LVU34
 136 0032 EA68     		ldr	r2, [r5, #12]
 137 0034 1269     		ldr	r2, [r2, #16]
 138              		.loc 1 147 16 view .LVU35
 139 0036 0192     		str	r2, [sp, #4]
 148:USB/core/usb_core.c ****     if (++count > 200000)
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 6


 140              		.loc 1 148 5 is_stmt 1 view .LVU36
 141              		.loc 1 148 8 is_stmt 0 view .LVU37
 142 0038 0133     		adds	r3, r3, #1
 143              	.LVL8:
 144              		.loc 1 148 8 view .LVU38
 145 003a 064A     		ldr	r2, .L10
 146 003c 9342     		cmp	r3, r2
 147 003e 03D8     		bhi	.L7
 149:USB/core/usb_core.c ****     {
 150:USB/core/usb_core.c ****       break;
 151:USB/core/usb_core.c ****     }
 152:USB/core/usb_core.c ****   }
 153:USB/core/usb_core.c ****   while (greset.b.csftrst == 1);
 148              		.loc 1 153 9 is_stmt 1 view .LVU39
 149              		.loc 1 153 18 is_stmt 0 view .LVU40
 150 0040 019A     		ldr	r2, [sp, #4]
 151              		.loc 1 153 3 view .LVU41
 152 0042 12F0010F 		tst	r2, #1
 153 0046 F4D1     		bne	.L8
 154              	.L7:
 154:USB/core/usb_core.c ****   /* Wait for 3 PHY Clocks*/
 155:USB/core/usb_core.c ****   USB_OTG_BSP_uDelay(3);
 155              		.loc 1 155 3 is_stmt 1 view .LVU42
 156 0048 0320     		movs	r0, #3
 157 004a FFF7FEFF 		bl	USB_OTG_BSP_uDelay
 158              	.LVL9:
 156:USB/core/usb_core.c ****   return status;
 159              		.loc 1 156 3 view .LVU43
 160              	.L5:
 157:USB/core/usb_core.c **** }
 161              		.loc 1 157 1 is_stmt 0 view .LVU44
 162 004e 0020     		movs	r0, #0
 163 0050 03B0     		add	sp, sp, #12
 164              	.LCFI2:
 165              		.cfi_def_cfa_offset 12
 166              		@ sp needed
 167 0052 30BD     		pop	{r4, r5, pc}
 168              	.LVL10:
 169              	.L11:
 170              		.loc 1 157 1 view .LVU45
 171              		.align	2
 172              	.L10:
 173 0054 400D0300 		.word	200000
 174              		.cfi_endproc
 175              	.LFE127:
 177              		.section	.text.USB_OTG_WritePacket,"ax",%progbits
 178              		.align	1
 179              		.global	USB_OTG_WritePacket
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 183              		.fpu fpv4-sp-d16
 185              	USB_OTG_WritePacket:
 186              	.LVL11:
 187              	.LFB128:
 158:USB/core/usb_core.c **** 
 159:USB/core/usb_core.c **** /**
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 7


 160:USB/core/usb_core.c **** * @brief  USB_OTG_WritePacket : Writes a packet into the Tx FIFO associated 
 161:USB/core/usb_core.c **** *         with the EP
 162:USB/core/usb_core.c **** * @param  pdev : Selected device
 163:USB/core/usb_core.c **** * @param  src : source pointer
 164:USB/core/usb_core.c **** * @param  ch_ep_num : end point number
 165:USB/core/usb_core.c **** * @param  bytes : No. of bytes
 166:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 167:USB/core/usb_core.c **** */
 168:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
 169:USB/core/usb_core.c ****                                 uint8_t             *src, 
 170:USB/core/usb_core.c ****                                 uint8_t             ch_ep_num, 
 171:USB/core/usb_core.c ****                                 uint16_t            len)
 172:USB/core/usb_core.c **** {
 188              		.loc 1 172 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 193              		.loc 1 172 1 is_stmt 0 view .LVU47
 194 0000 10B4     		push	{r4}
 195              	.LCFI3:
 196              		.cfi_def_cfa_offset 4
 197              		.cfi_offset 4, -4
 173:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 198              		.loc 1 173 3 is_stmt 1 view .LVU48
 199              	.LVL12:
 174:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0)
 200              		.loc 1 174 3 view .LVU49
 201              		.loc 1 174 16 is_stmt 0 view .LVU50
 202 0002 C478     		ldrb	r4, [r0, #3]	@ zero_extendqisi2
 203              		.loc 1 174 6 view .LVU51
 204 0004 74B9     		cbnz	r4, .L13
 205              	.LBB2:
 175:USB/core/usb_core.c ****   {
 176:USB/core/usb_core.c ****     uint32_t count32b= 0 , i= 0;
 206              		.loc 1 176 5 is_stmt 1 view .LVU52
 207              	.LVL13:
 177:USB/core/usb_core.c ****     __IO uint32_t *fifo;
 208              		.loc 1 177 5 view .LVU53
 178:USB/core/usb_core.c ****     
 179:USB/core/usb_core.c ****     count32b =  (len + 3) / 4;
 209              		.loc 1 179 5 view .LVU54
 210              		.loc 1 179 27 is_stmt 0 view .LVU55
 211 0006 0333     		adds	r3, r3, #3
 212              	.LVL14:
 213              		.loc 1 179 27 view .LVU56
 214 0008 4FEAA30C 		asr	ip, r3, #2
 215              	.LVL15:
 180:USB/core/usb_core.c ****     fifo = pdev->regs.DFIFO[ch_ep_num];
 216              		.loc 1 180 5 is_stmt 1 view .LVU57
 217              		.loc 1 180 10 is_stmt 0 view .LVU58
 218 000c 3232     		adds	r2, r2, #50
 219              	.LVL16:
 220              		.loc 1 180 10 view .LVU59
 221 000e 00EB8200 		add	r0, r0, r2, lsl #2
 222              	.LVL17:
 223              		.loc 1 180 10 view .LVU60
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 8


 224 0012 8068     		ldr	r0, [r0, #8]
 225              	.LVL18:
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 226              		.loc 1 181 5 is_stmt 1 view .LVU61
 227              		.loc 1 181 12 is_stmt 0 view .LVU62
 228 0014 0023     		movs	r3, #0
 229              		.loc 1 181 5 view .LVU63
 230 0016 03E0     		b	.L15
 231              	.LVL19:
 232              	.L16:
 182:USB/core/usb_core.c ****     {
 183:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 233              		.loc 1 183 7 is_stmt 1 discriminator 3 view .LVU64
 234 0018 51F8042B 		ldr	r2, [r1], #4
 235              	.LVL20:
 236              		.loc 1 183 7 is_stmt 0 discriminator 3 view .LVU65
 237 001c 0260     		str	r2, [r0]
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 238              		.loc 1 181 31 is_stmt 1 discriminator 3 view .LVU66
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 239              		.loc 1 181 32 is_stmt 0 discriminator 3 view .LVU67
 240 001e 0133     		adds	r3, r3, #1
 241              	.LVL21:
 242              	.L15:
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 243              		.loc 1 181 17 is_stmt 1 discriminator 1 view .LVU68
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 244              		.loc 1 181 5 is_stmt 0 discriminator 1 view .LVU69
 245 0020 6345     		cmp	r3, ip
 246 0022 F9D3     		bcc	.L16
 247              	.LVL22:
 248              	.L13:
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 249              		.loc 1 181 5 discriminator 1 view .LVU70
 250              	.LBE2:
 184:USB/core/usb_core.c ****     }
 185:USB/core/usb_core.c ****   }
 186:USB/core/usb_core.c ****   return status;
 251              		.loc 1 186 3 is_stmt 1 view .LVU71
 187:USB/core/usb_core.c **** }
 252              		.loc 1 187 1 is_stmt 0 view .LVU72
 253 0024 0020     		movs	r0, #0
 254 0026 5DF8044B 		ldr	r4, [sp], #4
 255              	.LCFI4:
 256              		.cfi_restore 4
 257              		.cfi_def_cfa_offset 0
 258 002a 7047     		bx	lr
 259              		.cfi_endproc
 260              	.LFE128:
 262              		.section	.text.USB_OTG_ReadPacket,"ax",%progbits
 263              		.align	1
 264              		.global	USB_OTG_ReadPacket
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu fpv4-sp-d16
 270              	USB_OTG_ReadPacket:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 9


 271              	.LVL23:
 272              	.LFB129:
 188:USB/core/usb_core.c **** 
 189:USB/core/usb_core.c **** 
 190:USB/core/usb_core.c **** /**
 191:USB/core/usb_core.c **** * @brief  USB_OTG_ReadPacket : Reads a packet from the Rx FIFO
 192:USB/core/usb_core.c **** * @param  pdev : Selected device
 193:USB/core/usb_core.c **** * @param  dest : Destination Pointer
 194:USB/core/usb_core.c **** * @param  bytes : No. of bytes
 195:USB/core/usb_core.c **** * @retval None
 196:USB/core/usb_core.c **** */
 197:USB/core/usb_core.c **** void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
 198:USB/core/usb_core.c ****                          uint8_t *dest, 
 199:USB/core/usb_core.c ****                          uint16_t len)
 200:USB/core/usb_core.c **** {
 273              		.loc 1 200 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 278              		.loc 1 200 1 is_stmt 0 view .LVU74
 279 0000 10B4     		push	{r4}
 280              	.LCFI5:
 281              		.cfi_def_cfa_offset 4
 282              		.cfi_offset 4, -4
 283 0002 0346     		mov	r3, r0
 284 0004 0846     		mov	r0, r1
 285              	.LVL24:
 201:USB/core/usb_core.c ****   uint32_t i=0;
 286              		.loc 1 201 3 is_stmt 1 view .LVU75
 202:USB/core/usb_core.c ****   uint32_t count32b = (len + 3) / 4;
 287              		.loc 1 202 3 view .LVU76
 288              		.loc 1 202 33 is_stmt 0 view .LVU77
 289 0006 D11C     		adds	r1, r2, #3
 290              	.LVL25:
 291              		.loc 1 202 33 view .LVU78
 292 0008 8910     		asrs	r1, r1, #2
 293              	.LVL26:
 203:USB/core/usb_core.c ****   
 204:USB/core/usb_core.c ****   __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 294              		.loc 1 204 3 is_stmt 1 view .LVU79
 295              		.loc 1 204 18 is_stmt 0 view .LVU80
 296 000a D3F8D040 		ldr	r4, [r3, #208]
 297              	.LVL27:
 205:USB/core/usb_core.c ****   
 206:USB/core/usb_core.c ****   for ( i = 0; i < count32b; i++, dest += 4 )
 298              		.loc 1 206 3 is_stmt 1 view .LVU81
 299              		.loc 1 206 11 is_stmt 0 view .LVU82
 300 000e 0023     		movs	r3, #0
 301              	.LVL28:
 302              		.loc 1 206 3 view .LVU83
 303 0010 03E0     		b	.L20
 304              	.LVL29:
 305              	.L21:
 207:USB/core/usb_core.c ****   {
 208:USB/core/usb_core.c ****     *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 306              		.loc 1 208 5 is_stmt 1 discriminator 3 view .LVU84
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 10


 307              		.loc 1 208 34 is_stmt 0 discriminator 3 view .LVU85
 308 0012 2268     		ldr	r2, [r4]
 309              		.loc 1 208 32 discriminator 3 view .LVU86
 310 0014 40F8042B 		str	r2, [r0], #4
 311              	.LVL30:
 206:USB/core/usb_core.c ****   {
 312              		.loc 1 206 30 is_stmt 1 discriminator 3 view .LVU87
 206:USB/core/usb_core.c ****   {
 313              		.loc 1 206 31 is_stmt 0 discriminator 3 view .LVU88
 314 0018 0133     		adds	r3, r3, #1
 315              	.LVL31:
 316              	.L20:
 206:USB/core/usb_core.c ****   {
 317              		.loc 1 206 16 is_stmt 1 discriminator 1 view .LVU89
 206:USB/core/usb_core.c ****   {
 318              		.loc 1 206 3 is_stmt 0 discriminator 1 view .LVU90
 319 001a 8B42     		cmp	r3, r1
 320 001c F9D3     		bcc	.L21
 209:USB/core/usb_core.c ****     
 210:USB/core/usb_core.c ****   }
 211:USB/core/usb_core.c ****   return ((void *)dest);
 321              		.loc 1 211 3 is_stmt 1 view .LVU91
 212:USB/core/usb_core.c **** }
 322              		.loc 1 212 1 is_stmt 0 view .LVU92
 323 001e 5DF8044B 		ldr	r4, [sp], #4
 324              	.LCFI6:
 325              		.cfi_restore 4
 326              		.cfi_def_cfa_offset 0
 327              	.LVL32:
 328              		.loc 1 212 1 view .LVU93
 329 0022 7047     		bx	lr
 330              		.cfi_endproc
 331              	.LFE129:
 333              		.section	.text.USB_OTG_SelectCore,"ax",%progbits
 334              		.align	1
 335              		.global	USB_OTG_SelectCore
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 339              		.fpu fpv4-sp-d16
 341              	USB_OTG_SelectCore:
 342              	.LVL33:
 343              	.LFB130:
 213:USB/core/usb_core.c **** 
 214:USB/core/usb_core.c **** /**
 215:USB/core/usb_core.c **** * @brief  USB_OTG_SelectCore 
 216:USB/core/usb_core.c **** *         Initialize core registers address.
 217:USB/core/usb_core.c **** * @param  pdev : Selected device
 218:USB/core/usb_core.c **** * @param  coreID : USB OTG Core ID
 219:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 220:USB/core/usb_core.c **** */
 221:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
 222:USB/core/usb_core.c ****                                USB_OTG_CORE_ID_TypeDef coreID)
 223:USB/core/usb_core.c **** {
 344              		.loc 1 223 1 is_stmt 1 view -0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 11


 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348              		@ link register save eliminated.
 349              		.loc 1 223 1 is_stmt 0 view .LVU95
 350 0000 30B4     		push	{r4, r5}
 351              	.LCFI7:
 352              		.cfi_def_cfa_offset 8
 353              		.cfi_offset 4, -8
 354              		.cfi_offset 5, -4
 224:USB/core/usb_core.c ****   uint32_t i , baseAddress = 0;
 355              		.loc 1 224 3 is_stmt 1 view .LVU96
 356              	.LVL34:
 225:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 357              		.loc 1 225 3 view .LVU97
 226:USB/core/usb_core.c ****   
 227:USB/core/usb_core.c ****   pdev->cfg.dma_enable       = 0;
 358              		.loc 1 227 3 view .LVU98
 359              		.loc 1 227 30 is_stmt 0 view .LVU99
 360 0002 0023     		movs	r3, #0
 361 0004 C370     		strb	r3, [r0, #3]
 228:USB/core/usb_core.c ****   
 229:USB/core/usb_core.c ****   /* at startup the core is in FS mode */
 230:USB/core/usb_core.c ****   pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 362              		.loc 1 230 3 is_stmt 1 view .LVU100
 363              		.loc 1 230 30 is_stmt 0 view .LVU101
 364 0006 0123     		movs	r3, #1
 365 0008 8370     		strb	r3, [r0, #2]
 231:USB/core/usb_core.c ****   pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 366              		.loc 1 231 3 is_stmt 1 view .LVU102
 367              		.loc 1 231 30 is_stmt 0 view .LVU103
 368 000a 4023     		movs	r3, #64
 369 000c 8380     		strh	r3, [r0, #4]	@ movhi
 232:USB/core/usb_core.c ****   
 233:USB/core/usb_core.c ****   /* initialize device cfg following its address */
 234:USB/core/usb_core.c ****   if (coreID == USB_OTG_FS_CORE_ID)
 370              		.loc 1 234 3 is_stmt 1 view .LVU104
 371              		.loc 1 234 6 is_stmt 0 view .LVU105
 372 000e 0129     		cmp	r1, #1
 373 0010 0BD0     		beq	.L34
 235:USB/core/usb_core.c ****   {
 236:USB/core/usb_core.c ****     baseAddress                = USB_OTG_FS_BASE_ADDR;
 237:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 238:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 8 ;
 239:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 4 ;
 240:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 241:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 242:USB/core/usb_core.c ****     
 243:USB/core/usb_core.c **** #ifdef USB_OTG_FS_SOF_OUTPUT_ENABLED    
 244:USB/core/usb_core.c ****     pdev->cfg.Sof_output       = 1;    
 245:USB/core/usb_core.c **** #endif 
 246:USB/core/usb_core.c ****     
 247:USB/core/usb_core.c **** #ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
 248:USB/core/usb_core.c ****     pdev->cfg.low_power        = 1;    
 249:USB/core/usb_core.c **** #endif     
 250:USB/core/usb_core.c ****   }
 251:USB/core/usb_core.c ****   else if (coreID == USB_OTG_HS_CORE_ID)
 374              		.loc 1 251 8 is_stmt 1 view .LVU106
 375              		.loc 1 251 11 is_stmt 0 view .LVU107
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 12


 376 0012 E9B9     		cbnz	r1, .L32
 252:USB/core/usb_core.c ****   {
 253:USB/core/usb_core.c ****     baseAddress                = USB_OTG_HS_BASE_ADDR;
 377              		.loc 1 253 5 is_stmt 1 view .LVU108
 378              	.LVL35:
 254:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 379              		.loc 1 254 5 view .LVU109
 380              		.loc 1 254 32 is_stmt 0 view .LVU110
 381 0014 0023     		movs	r3, #0
 382 0016 C372     		strb	r3, [r0, #11]
 255:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 12 ;
 383              		.loc 1 255 5 is_stmt 1 view .LVU111
 384              		.loc 1 255 32 is_stmt 0 view .LVU112
 385 0018 0C23     		movs	r3, #12
 386 001a 0370     		strb	r3, [r0]
 256:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 6 ;
 387              		.loc 1 256 5 is_stmt 1 view .LVU113
 388              		.loc 1 256 32 is_stmt 0 view .LVU114
 389 001c 0623     		movs	r3, #6
 390 001e 4370     		strb	r3, [r0, #1]
 257:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 391              		.loc 1 257 5 is_stmt 1 view .LVU115
 392              		.loc 1 257 32 is_stmt 0 view .LVU116
 393 0020 4FF4A063 		mov	r3, #1280
 394 0024 C380     		strh	r3, [r0, #6]	@ movhi
 253:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 395              		.loc 1 253 32 view .LVU117
 396 0026 2B4C     		ldr	r4, .L35
 397 0028 0CE0     		b	.L25
 398              	.LVL36:
 399              	.L34:
 236:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 400              		.loc 1 236 5 is_stmt 1 view .LVU118
 237:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 8 ;
 401              		.loc 1 237 5 view .LVU119
 237:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 8 ;
 402              		.loc 1 237 32 is_stmt 0 view .LVU120
 403 002a 0123     		movs	r3, #1
 404 002c C372     		strb	r3, [r0, #11]
 238:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 4 ;
 405              		.loc 1 238 5 is_stmt 1 view .LVU121
 238:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 4 ;
 406              		.loc 1 238 32 is_stmt 0 view .LVU122
 407 002e 0823     		movs	r3, #8
 408 0030 0370     		strb	r3, [r0]
 239:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 409              		.loc 1 239 5 is_stmt 1 view .LVU123
 239:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 410              		.loc 1 239 32 is_stmt 0 view .LVU124
 411 0032 0423     		movs	r3, #4
 412 0034 4370     		strb	r3, [r0, #1]
 240:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 413              		.loc 1 240 5 is_stmt 1 view .LVU125
 240:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 414              		.loc 1 240 32 is_stmt 0 view .LVU126
 415 0036 4FF4A073 		mov	r3, #320
 416 003a C380     		strh	r3, [r0, #6]	@ movhi
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 13


 241:USB/core/usb_core.c ****     
 417              		.loc 1 241 5 is_stmt 1 view .LVU127
 241:USB/core/usb_core.c ****     
 418              		.loc 1 241 32 is_stmt 0 view .LVU128
 419 003c 0223     		movs	r3, #2
 420 003e 0372     		strb	r3, [r0, #8]
 236:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 421              		.loc 1 236 32 view .LVU129
 422 0040 4FF0A044 		mov	r4, #1342177280
 423              	.LVL37:
 424              	.L25:
 258:USB/core/usb_core.c ****     
 259:USB/core/usb_core.c **** #ifdef USB_OTG_ULPI_PHY_ENABLED
 260:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_ULPI_PHY;
 261:USB/core/usb_core.c **** #else    
 262:USB/core/usb_core.c **** #ifdef USB_OTG_EMBEDDED_PHY_ENABLED
 263:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;
 264:USB/core/usb_core.c **** #endif  
 265:USB/core/usb_core.c **** #endif      
 266:USB/core/usb_core.c ****     
 267:USB/core/usb_core.c **** #ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED    
 268:USB/core/usb_core.c ****     pdev->cfg.dma_enable       = 1;    
 269:USB/core/usb_core.c **** #endif
 270:USB/core/usb_core.c ****     
 271:USB/core/usb_core.c **** #ifdef USB_OTG_HS_SOF_OUTPUT_ENABLED    
 272:USB/core/usb_core.c ****     pdev->cfg.Sof_output       = 1;    
 273:USB/core/usb_core.c **** #endif 
 274:USB/core/usb_core.c ****     
 275:USB/core/usb_core.c **** #ifdef USB_OTG_HS_LOW_PWR_MGMT_SUPPORT    
 276:USB/core/usb_core.c ****     pdev->cfg.low_power        = 1;    
 277:USB/core/usb_core.c **** #endif 
 278:USB/core/usb_core.c ****     
 279:USB/core/usb_core.c ****   }
 280:USB/core/usb_core.c ****   
 281:USB/core/usb_core.c ****   pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 425              		.loc 1 281 3 is_stmt 1 view .LVU130
 426              		.loc 1 281 20 is_stmt 0 view .LVU131
 427 0044 C460     		str	r4, [r0, #12]
 282:USB/core/usb_core.c ****     USB_OTG_CORE_GLOBAL_REGS_OFFSET);
 283:USB/core/usb_core.c ****   pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 428              		.loc 1 283 3 is_stmt 1 view .LVU132
 429              		.loc 1 283 56 is_stmt 0 view .LVU133
 430 0046 04F50063 		add	r3, r4, #2048
 431              		.loc 1 283 20 view .LVU134
 432 004a 0361     		str	r3, [r0, #16]
 284:USB/core/usb_core.c ****     USB_OTG_DEV_GLOBAL_REG_OFFSET);
 285:USB/core/usb_core.c ****   
 286:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 433              		.loc 1 286 3 is_stmt 1 view .LVU135
 434              	.LVL38:
 435              		.loc 1 286 10 is_stmt 0 view .LVU136
 436 004c 0023     		movs	r3, #0
 437              		.loc 1 286 3 view .LVU137
 438 004e 11E0     		b	.L26
 439              	.LVL39:
 440              	.L32:
 224:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 14


 441              		.loc 1 224 16 view .LVU138
 442 0050 0024     		movs	r4, #0
 443 0052 F7E7     		b	.L25
 444              	.LVL40:
 445              	.L27:
 287:USB/core/usb_core.c ****   {
 288:USB/core/usb_core.c ****     pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 446              		.loc 1 288 5 is_stmt 1 discriminator 3 view .LVU139
 289:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 447              		.loc 1 289 51 is_stmt 0 discriminator 3 view .LVU140
 448 0054 04EB4312 		add	r2, r4, r3, lsl #5
 449 0058 02F51065 		add	r5, r2, #2304
 288:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 450              		.loc 1 288 30 discriminator 3 view .LVU141
 451 005c 191D     		adds	r1, r3, #4
 452 005e 00EB8101 		add	r1, r0, r1, lsl #2
 453 0062 8D60     		str	r5, [r1, #8]
 290:USB/core/usb_core.c ****         (i * USB_OTG_EP_REG_OFFSET));
 291:USB/core/usb_core.c ****     pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 454              		.loc 1 291 5 is_stmt 1 discriminator 3 view .LVU142
 292:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 455              		.loc 1 292 52 is_stmt 0 discriminator 3 view .LVU143
 456 0064 02F53062 		add	r2, r2, #2816
 291:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 457              		.loc 1 291 30 discriminator 3 view .LVU144
 458 0068 03F11401 		add	r1, r3, #20
 459 006c 00EB8101 		add	r1, r0, r1, lsl #2
 460 0070 4A60     		str	r2, [r1, #4]
 286:USB/core/usb_core.c ****   {
 461              		.loc 1 286 44 is_stmt 1 discriminator 3 view .LVU145
 286:USB/core/usb_core.c ****   {
 462              		.loc 1 286 45 is_stmt 0 discriminator 3 view .LVU146
 463 0072 0133     		adds	r3, r3, #1
 464              	.LVL41:
 465              	.L26:
 286:USB/core/usb_core.c ****   {
 466              		.loc 1 286 15 is_stmt 1 discriminator 1 view .LVU147
 286:USB/core/usb_core.c ****   {
 467              		.loc 1 286 28 is_stmt 0 discriminator 1 view .LVU148
 468 0074 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 286:USB/core/usb_core.c ****   {
 469              		.loc 1 286 3 discriminator 1 view .LVU149
 470 0076 9A42     		cmp	r2, r3
 471 0078 ECD8     		bhi	.L27
 293:USB/core/usb_core.c ****         (i * USB_OTG_EP_REG_OFFSET));
 294:USB/core/usb_core.c ****   }
 295:USB/core/usb_core.c ****   pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 472              		.loc 1 295 3 is_stmt 1 view .LVU150
 473              		.loc 1 295 52 is_stmt 0 view .LVU151
 474 007a 04F58063 		add	r3, r4, #1024
 475              	.LVL42:
 476              		.loc 1 295 20 view .LVU152
 477 007e 4361     		str	r3, [r0, #20]
 296:USB/core/usb_core.c ****     USB_OTG_HOST_GLOBAL_REG_OFFSET);
 297:USB/core/usb_core.c ****   pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 478              		.loc 1 297 3 is_stmt 1 view .LVU153
 479              		.loc 1 297 47 is_stmt 0 view .LVU154
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 15


 480 0080 04F58863 		add	r3, r4, #1088
 481              		.loc 1 297 20 view .LVU155
 482 0084 C0F8CC30 		str	r3, [r0, #204]
 298:USB/core/usb_core.c ****   
 299:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
 483              		.loc 1 299 3 is_stmt 1 view .LVU156
 484              	.LVL43:
 485              		.loc 1 299 10 is_stmt 0 view .LVU157
 486 0088 0023     		movs	r3, #0
 487              		.loc 1 299 3 view .LVU158
 488 008a 09E0     		b	.L28
 489              	.LVL44:
 490              	.L29:
 300:USB/core/usb_core.c ****   {
 301:USB/core/usb_core.c ****     pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 491              		.loc 1 301 5 is_stmt 1 discriminator 3 view .LVU159
 302:USB/core/usb_core.c ****       USB_OTG_HOST_CHAN_REGS_OFFSET + \
 492              		.loc 1 302 37 is_stmt 0 discriminator 3 view .LVU160
 493 008c 04EB4311 		add	r1, r4, r3, lsl #5
 494 0090 01F5A061 		add	r1, r1, #1280
 301:USB/core/usb_core.c ****       USB_OTG_HOST_CHAN_REGS_OFFSET + \
 495              		.loc 1 301 27 discriminator 3 view .LVU161
 496 0094 03F12202 		add	r2, r3, #34
 497 0098 00EB8202 		add	r2, r0, r2, lsl #2
 498 009c 9160     		str	r1, [r2, #8]
 299:USB/core/usb_core.c ****   {
 499              		.loc 1 299 44 is_stmt 1 discriminator 3 view .LVU162
 299:USB/core/usb_core.c ****   {
 500              		.loc 1 299 45 is_stmt 0 discriminator 3 view .LVU163
 501 009e 0133     		adds	r3, r3, #1
 502              	.LVL45:
 503              	.L28:
 299:USB/core/usb_core.c ****   {
 504              		.loc 1 299 15 is_stmt 1 discriminator 1 view .LVU164
 299:USB/core/usb_core.c ****   {
 505              		.loc 1 299 28 is_stmt 0 discriminator 1 view .LVU165
 506 00a0 90F800C0 		ldrb	ip, [r0]	@ zero_extendqisi2
 299:USB/core/usb_core.c ****   {
 507              		.loc 1 299 3 discriminator 1 view .LVU166
 508 00a4 9C45     		cmp	ip, r3
 509 00a6 F1D8     		bhi	.L29
 303:USB/core/usb_core.c ****         (i * USB_OTG_CHAN_REGS_OFFSET));
 304:USB/core/usb_core.c ****   }
 305:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
 510              		.loc 1 305 10 view .LVU167
 511 00a8 0023     		movs	r3, #0
 512              	.LVL46:
 513              		.loc 1 305 10 view .LVU168
 514 00aa 09E0     		b	.L30
 515              	.LVL47:
 516              	.L31:
 306:USB/core/usb_core.c ****   {
 307:USB/core/usb_core.c ****     pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 517              		.loc 1 307 5 is_stmt 1 discriminator 3 view .LVU169
 518              		.loc 1 307 79 is_stmt 0 discriminator 3 view .LVU170
 519 00ac 04EB0331 		add	r1, r4, r3, lsl #12
 520 00b0 01F58051 		add	r1, r1, #4096
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 16


 521              		.loc 1 307 25 discriminator 3 view .LVU171
 522 00b4 03F13202 		add	r2, r3, #50
 523 00b8 00EB8202 		add	r2, r0, r2, lsl #2
 524 00bc 9160     		str	r1, [r2, #8]
 305:USB/core/usb_core.c ****   {
 525              		.loc 1 305 44 is_stmt 1 discriminator 3 view .LVU172
 305:USB/core/usb_core.c ****   {
 526              		.loc 1 305 45 is_stmt 0 discriminator 3 view .LVU173
 527 00be 0133     		adds	r3, r3, #1
 528              	.LVL48:
 529              	.L30:
 305:USB/core/usb_core.c ****   {
 530              		.loc 1 305 15 is_stmt 1 discriminator 1 view .LVU174
 305:USB/core/usb_core.c ****   {
 531              		.loc 1 305 3 is_stmt 0 discriminator 1 view .LVU175
 532 00c0 9C45     		cmp	ip, r3
 533 00c2 F3D8     		bhi	.L31
 308:USB/core/usb_core.c ****       (i * USB_OTG_DATA_FIFO_SIZE));
 309:USB/core/usb_core.c ****   }
 310:USB/core/usb_core.c ****   pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 534              		.loc 1 310 3 is_stmt 1 view .LVU176
 535              		.loc 1 310 49 is_stmt 0 view .LVU177
 536 00c4 04F56064 		add	r4, r4, #3584
 537              	.LVL49:
 538              		.loc 1 310 22 view .LVU178
 539 00c8 C0F80C41 		str	r4, [r0, #268]
 311:USB/core/usb_core.c ****   
 312:USB/core/usb_core.c ****   return status;
 540              		.loc 1 312 3 is_stmt 1 view .LVU179
 313:USB/core/usb_core.c **** }
 541              		.loc 1 313 1 is_stmt 0 view .LVU180
 542 00cc 0020     		movs	r0, #0
 543              	.LVL50:
 544              		.loc 1 313 1 view .LVU181
 545 00ce 30BC     		pop	{r4, r5}
 546              	.LCFI8:
 547              		.cfi_restore 5
 548              		.cfi_restore 4
 549              		.cfi_def_cfa_offset 0
 550              	.LVL51:
 551              		.loc 1 313 1 view .LVU182
 552 00d0 7047     		bx	lr
 553              	.L36:
 554 00d2 00BF     		.align	2
 555              	.L35:
 556 00d4 00000440 		.word	1074003968
 557              		.cfi_endproc
 558              	.LFE130:
 560              		.section	.text.USB_OTG_CoreInit,"ax",%progbits
 561              		.align	1
 562              		.global	USB_OTG_CoreInit
 563              		.syntax unified
 564              		.thumb
 565              		.thumb_func
 566              		.fpu fpv4-sp-d16
 568              	USB_OTG_CoreInit:
 569              	.LVL52:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 17


 570              	.LFB131:
 314:USB/core/usb_core.c **** 
 315:USB/core/usb_core.c **** 
 316:USB/core/usb_core.c **** /**
 317:USB/core/usb_core.c **** * @brief  USB_OTG_CoreInit
 318:USB/core/usb_core.c **** *         Initializes the USB_OTG controller registers and prepares the core
 319:USB/core/usb_core.c **** *         device mode or host mode operation.
 320:USB/core/usb_core.c **** * @param  pdev : Selected device
 321:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 322:USB/core/usb_core.c **** */
 323:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
 324:USB/core/usb_core.c **** {
 571              		.loc 1 324 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		.loc 1 324 1 is_stmt 0 view .LVU184
 576 0000 10B5     		push	{r4, lr}
 577              	.LCFI9:
 578              		.cfi_def_cfa_offset 8
 579              		.cfi_offset 4, -8
 580              		.cfi_offset 14, -4
 581 0002 0446     		mov	r4, r0
 325:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 582              		.loc 1 325 3 is_stmt 1 view .LVU185
 583              	.LVL53:
 326:USB/core/usb_core.c ****   USB_OTG_GUSBCFG_TypeDef  usbcfg;
 584              		.loc 1 326 3 view .LVU186
 327:USB/core/usb_core.c ****   USB_OTG_GCCFG_TypeDef    gccfg;
 585              		.loc 1 327 3 view .LVU187
 328:USB/core/usb_core.c ****   USB_OTG_GAHBCFG_TypeDef  ahbcfg;
 586              		.loc 1 328 3 view .LVU188
 329:USB/core/usb_core.c ****   
 330:USB/core/usb_core.c ****   usbcfg.d32 = 0;
 587              		.loc 1 330 3 view .LVU189
 331:USB/core/usb_core.c ****   gccfg.d32 = 0;
 588              		.loc 1 331 3 view .LVU190
 332:USB/core/usb_core.c ****   ahbcfg.d32 = 0;
 589              		.loc 1 332 3 view .LVU191
 333:USB/core/usb_core.c ****   
 334:USB/core/usb_core.c ****   
 335:USB/core/usb_core.c ****   
 336:USB/core/usb_core.c ****   if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 590              		.loc 1 336 3 view .LVU192
 591              		.loc 1 336 16 is_stmt 0 view .LVU193
 592 0004 037A     		ldrb	r3, [r0, #8]	@ zero_extendqisi2
 593              		.loc 1 336 6 view .LVU194
 594 0006 012B     		cmp	r3, #1
 595 0008 1DD1     		bne	.L38
 337:USB/core/usb_core.c ****   {
 338:USB/core/usb_core.c ****     gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 596              		.loc 1 338 5 is_stmt 1 view .LVU195
 597              		.loc 1 338 17 is_stmt 0 view .LVU196
 598 000a C268     		ldr	r2, [r0, #12]
 599 000c 936B     		ldr	r3, [r2, #56]
 600              	.LVL54:
 339:USB/core/usb_core.c ****     gccfg.b.pwdn = 0;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 18


 601              		.loc 1 339 5 is_stmt 1 view .LVU197
 602              		.loc 1 339 18 is_stmt 0 view .LVU198
 603 000e 6FF31043 		bfc	r3, #16, #1
 340:USB/core/usb_core.c ****     
 341:USB/core/usb_core.c ****     if (pdev->cfg.Sof_output)
 604              		.loc 1 341 5 is_stmt 1 view .LVU199
 605              		.loc 1 341 18 is_stmt 0 view .LVU200
 606 0012 417A     		ldrb	r1, [r0, #9]	@ zero_extendqisi2
 607              		.loc 1 341 8 view .LVU201
 608 0014 09B1     		cbz	r1, .L39
 342:USB/core/usb_core.c ****     {
 343:USB/core/usb_core.c ****       gccfg.b.sofouten = 1;   
 609              		.loc 1 343 7 is_stmt 1 view .LVU202
 610              		.loc 1 343 24 is_stmt 0 view .LVU203
 611 0016 43F48013 		orr	r3, r3, #1048576
 612              	.LVL55:
 613              	.L39:
 344:USB/core/usb_core.c ****     }
 345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 614              		.loc 1 345 5 is_stmt 1 view .LVU204
 615 001a 9363     		str	r3, [r2, #56]
 346:USB/core/usb_core.c ****     
 347:USB/core/usb_core.c ****     /* Init The ULPI Interface */
 348:USB/core/usb_core.c ****     usbcfg.d32 = 0;
 616              		.loc 1 348 5 view .LVU205
 349:USB/core/usb_core.c ****     usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 617              		.loc 1 349 5 view .LVU206
 618              		.loc 1 349 18 is_stmt 0 view .LVU207
 619 001c E268     		ldr	r2, [r4, #12]
 620 001e D368     		ldr	r3, [r2, #12]
 621              	.LVL56:
 350:USB/core/usb_core.c ****     
 351:USB/core/usb_core.c ****     usbcfg.b.physel            = 0; /* HS Interface */
 622              		.loc 1 351 5 is_stmt 1 view .LVU208
 623              		.loc 1 351 32 is_stmt 0 view .LVU209
 624 0020 6FF38613 		bfc	r3, #6, #1
 625              	.LVL57:
 352:USB/core/usb_core.c **** #ifdef USB_OTG_INTERNAL_VBUS_ENABLED
 353:USB/core/usb_core.c ****     usbcfg.b.ulpi_ext_vbus_drv = 0; /* Use internal VBUS */
 354:USB/core/usb_core.c **** #else
 355:USB/core/usb_core.c **** #ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
 356:USB/core/usb_core.c ****     usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
 357:USB/core/usb_core.c **** #endif
 358:USB/core/usb_core.c **** #endif 
 359:USB/core/usb_core.c ****     usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 626              		.loc 1 359 5 is_stmt 1 view .LVU210
 627              		.loc 1 359 32 is_stmt 0 view .LVU211
 628 0024 6FF39653 		bfc	r3, #22, #1
 360:USB/core/usb_core.c ****     
 361:USB/core/usb_core.c ****     usbcfg.b.ulpi_fsls = 0;
 629              		.loc 1 361 5 is_stmt 1 view .LVU212
 630              		.loc 1 361 24 is_stmt 0 view .LVU213
 631 0028 6FF35143 		bfc	r3, #17, #1
 362:USB/core/usb_core.c ****     usbcfg.b.ulpi_clk_sus_m = 0;
 632              		.loc 1 362 5 is_stmt 1 view .LVU214
 633              		.loc 1 362 29 is_stmt 0 view .LVU215
 634 002c 6FF3D343 		bfc	r3, #19, #1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 19


 363:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 635              		.loc 1 363 5 is_stmt 1 view .LVU216
 636 0030 D360     		str	r3, [r2, #12]
 364:USB/core/usb_core.c ****     
 365:USB/core/usb_core.c ****     /* Reset after a PHY select  */
 366:USB/core/usb_core.c ****     USB_OTG_CoreReset(pdev);
 637              		.loc 1 366 5 view .LVU217
 638 0032 2046     		mov	r0, r4
 639              	.LVL58:
 640              		.loc 1 366 5 is_stmt 0 view .LVU218
 641 0034 FFF7FEFF 		bl	USB_OTG_CoreReset
 642              	.LVL59:
 367:USB/core/usb_core.c ****     
 368:USB/core/usb_core.c ****     if(pdev->cfg.dma_enable == 1)
 643              		.loc 1 368 5 is_stmt 1 view .LVU219
 644              		.loc 1 368 17 is_stmt 0 view .LVU220
 645 0038 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 646              		.loc 1 368 7 view .LVU221
 647 003a 012B     		cmp	r3, #1
 648 003c 15D1     		bne	.L40
 369:USB/core/usb_core.c ****     {
 370:USB/core/usb_core.c ****       
 371:USB/core/usb_core.c ****       ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 649              		.loc 1 371 7 is_stmt 1 view .LVU222
 372:USB/core/usb_core.c ****       ahbcfg.b.dmaenable = 1;
 650              		.loc 1 372 7 view .LVU223
 373:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 651              		.loc 1 373 7 view .LVU224
 652 003e E368     		ldr	r3, [r4, #12]
 653 0040 2A22     		movs	r2, #42
 654 0042 9A60     		str	r2, [r3, #8]
 655 0044 11E0     		b	.L40
 656              	.LVL60:
 657              	.L38:
 374:USB/core/usb_core.c ****       
 375:USB/core/usb_core.c ****     }    
 376:USB/core/usb_core.c ****   }
 377:USB/core/usb_core.c ****   else /* FS interface (embedded Phy) */
 378:USB/core/usb_core.c ****   {
 379:USB/core/usb_core.c ****     
 380:USB/core/usb_core.c ****     usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 658              		.loc 1 380 5 view .LVU225
 659              		.loc 1 380 18 is_stmt 0 view .LVU226
 660 0046 C268     		ldr	r2, [r0, #12]
 661 0048 D368     		ldr	r3, [r2, #12]
 662              		.loc 1 380 65 is_stmt 1 view .LVU227
 381:USB/core/usb_core.c ****     usbcfg.b.physel  = 1; /* FS Interface */
 663              		.loc 1 381 5 view .LVU228
 664              		.loc 1 381 22 is_stmt 0 view .LVU229
 665 004a 43F04003 		orr	r3, r3, #64
 382:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 666              		.loc 1 382 5 is_stmt 1 view .LVU230
 667              	.LVL61:
 668              		.loc 1 382 5 is_stmt 0 view .LVU231
 669 004e D360     		str	r3, [r2, #12]
 383:USB/core/usb_core.c ****     /* Reset after a PHY select and set Host mode */
 384:USB/core/usb_core.c ****     USB_OTG_CoreReset(pdev);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 20


 670              		.loc 1 384 5 is_stmt 1 view .LVU232
 671 0050 FFF7FEFF 		bl	USB_OTG_CoreReset
 672              	.LVL62:
 385:USB/core/usb_core.c ****     /* Deactivate the power down*/
 386:USB/core/usb_core.c ****     gccfg.d32 = 0;
 673              		.loc 1 386 5 view .LVU233
 387:USB/core/usb_core.c ****     gccfg.b.pwdn = 1;
 674              		.loc 1 387 5 view .LVU234
 388:USB/core/usb_core.c ****     
 389:USB/core/usb_core.c ****     gccfg.b.vbussensingA = 1 ;
 675              		.loc 1 389 5 view .LVU235
 390:USB/core/usb_core.c ****     gccfg.b.vbussensingB = 1 ;     
 676              		.loc 1 390 5 view .LVU236
 391:USB/core/usb_core.c **** #ifndef VBUS_SENSING_ENABLED
 392:USB/core/usb_core.c ****     gccfg.b.disablevbussensing = 1; 
 677              		.loc 1 392 5 view .LVU237
 678              		.loc 1 392 32 is_stmt 0 view .LVU238
 679 0054 4FF43413 		mov	r3, #2949120
 393:USB/core/usb_core.c **** #endif    
 394:USB/core/usb_core.c ****     
 395:USB/core/usb_core.c ****     if(pdev->cfg.Sof_output)
 680              		.loc 1 395 5 is_stmt 1 view .LVU239
 681              		.loc 1 395 17 is_stmt 0 view .LVU240
 682 0058 627A     		ldrb	r2, [r4, #9]	@ zero_extendqisi2
 683              		.loc 1 395 7 view .LVU241
 684 005a 0AB1     		cbz	r2, .L41
 396:USB/core/usb_core.c ****     {
 397:USB/core/usb_core.c ****       gccfg.b.sofouten = 1;  
 685              		.loc 1 397 7 is_stmt 1 view .LVU242
 686              		.loc 1 397 24 is_stmt 0 view .LVU243
 687 005c 4FF47413 		mov	r3, #3997696
 688              	.L41:
 398:USB/core/usb_core.c ****     }
 399:USB/core/usb_core.c ****     
 400:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 689              		.loc 1 400 5 is_stmt 1 view .LVU244
 690 0060 E268     		ldr	r2, [r4, #12]
 691              	.LVL63:
 692              		.loc 1 400 5 is_stmt 0 view .LVU245
 693 0062 9363     		str	r3, [r2, #56]
 401:USB/core/usb_core.c ****     USB_OTG_BSP_mDelay(20);
 694              		.loc 1 401 5 is_stmt 1 view .LVU246
 695 0064 1420     		movs	r0, #20
 696 0066 FFF7FEFF 		bl	USB_OTG_BSP_mDelay
 697              	.LVL64:
 698              	.L40:
 402:USB/core/usb_core.c ****   }
 403:USB/core/usb_core.c ****   /* case the HS core is working in FS mode */
 404:USB/core/usb_core.c ****   if(pdev->cfg.dma_enable == 1)
 699              		.loc 1 404 3 view .LVU247
 700              		.loc 1 404 15 is_stmt 0 view .LVU248
 701 006a E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 702              		.loc 1 404 5 view .LVU249
 703 006c 012B     		cmp	r3, #1
 704 006e 01D0     		beq	.L44
 705              	.LVL65:
 706              	.L42:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 21


 405:USB/core/usb_core.c ****   {
 406:USB/core/usb_core.c ****     
 407:USB/core/usb_core.c ****     ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 408:USB/core/usb_core.c ****     ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 409:USB/core/usb_core.c ****     ahbcfg.b.dmaenable = 1;
 410:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 411:USB/core/usb_core.c ****     
 412:USB/core/usb_core.c ****   }
 413:USB/core/usb_core.c ****   /* initialize OTG features */
 414:USB/core/usb_core.c **** #ifdef  USE_OTG_MODE
 415:USB/core/usb_core.c ****   usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 416:USB/core/usb_core.c ****   usbcfg.b.hnpcap = 1;
 417:USB/core/usb_core.c ****   usbcfg.b.srpcap = 1;
 418:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 419:USB/core/usb_core.c ****   USB_OTG_EnableCommonInt(pdev);
 420:USB/core/usb_core.c **** #endif
 421:USB/core/usb_core.c ****   return status;
 707              		.loc 1 421 3 is_stmt 1 view .LVU250
 422:USB/core/usb_core.c **** }
 708              		.loc 1 422 1 is_stmt 0 view .LVU251
 709 0070 0020     		movs	r0, #0
 710 0072 10BD     		pop	{r4, pc}
 711              	.LVL66:
 712              	.L44:
 407:USB/core/usb_core.c ****     ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 713              		.loc 1 407 5 is_stmt 1 view .LVU252
 407:USB/core/usb_core.c ****     ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 714              		.loc 1 407 18 is_stmt 0 view .LVU253
 715 0074 E268     		ldr	r2, [r4, #12]
 716 0076 9368     		ldr	r3, [r2, #8]
 408:USB/core/usb_core.c ****     ahbcfg.b.dmaenable = 1;
 717              		.loc 1 408 5 is_stmt 1 view .LVU254
 408:USB/core/usb_core.c ****     ahbcfg.b.dmaenable = 1;
 718              		.loc 1 408 24 is_stmt 0 view .LVU255
 719 0078 0521     		movs	r1, #5
 720 007a 61F34403 		bfi	r3, r1, #1, #4
 721              	.LVL67:
 409:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 722              		.loc 1 409 5 is_stmt 1 view .LVU256
 409:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 723              		.loc 1 409 24 is_stmt 0 view .LVU257
 724 007e 43F02003 		orr	r3, r3, #32
 725              	.LVL68:
 410:USB/core/usb_core.c ****     
 726              		.loc 1 410 5 is_stmt 1 view .LVU258
 410:USB/core/usb_core.c ****     
 727              		.loc 1 410 5 is_stmt 0 view .LVU259
 728 0082 9360     		str	r3, [r2, #8]
 729 0084 F4E7     		b	.L42
 730              		.cfi_endproc
 731              	.LFE131:
 733              		.section	.text.USB_OTG_EnableGlobalInt,"ax",%progbits
 734              		.align	1
 735              		.global	USB_OTG_EnableGlobalInt
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 22


 739              		.fpu fpv4-sp-d16
 741              	USB_OTG_EnableGlobalInt:
 742              	.LVL69:
 743              	.LFB132:
 423:USB/core/usb_core.c **** /**
 424:USB/core/usb_core.c **** * @brief  USB_OTG_EnableGlobalInt
 425:USB/core/usb_core.c **** *         Enables the controller's Global Int in the AHB Config reg
 426:USB/core/usb_core.c **** * @param  pdev : Selected device
 427:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 428:USB/core/usb_core.c **** */
 429:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EnableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
 430:USB/core/usb_core.c **** {
 744              		.loc 1 430 1 is_stmt 1 view -0
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 0
 747              		@ frame_needed = 0, uses_anonymous_args = 0
 748              		@ link register save eliminated.
 431:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 749              		.loc 1 431 3 view .LVU261
 432:USB/core/usb_core.c ****   USB_OTG_GAHBCFG_TypeDef  ahbcfg;
 750              		.loc 1 432 3 view .LVU262
 433:USB/core/usb_core.c ****   
 434:USB/core/usb_core.c ****   ahbcfg.d32 = 0;
 751              		.loc 1 434 3 view .LVU263
 435:USB/core/usb_core.c ****   ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 752              		.loc 1 435 3 view .LVU264
 436:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 753              		.loc 1 436 3 view .LVU265
 754 0000 C268     		ldr	r2, [r0, #12]
 755 0002 9368     		ldr	r3, [r2, #8]
 756 0004 43F00103 		orr	r3, r3, #1
 757 0008 9360     		str	r3, [r2, #8]
 437:USB/core/usb_core.c ****   return status;
 758              		.loc 1 437 3 view .LVU266
 438:USB/core/usb_core.c **** }
 759              		.loc 1 438 1 is_stmt 0 view .LVU267
 760 000a 0020     		movs	r0, #0
 761              	.LVL70:
 762              		.loc 1 438 1 view .LVU268
 763 000c 7047     		bx	lr
 764              		.cfi_endproc
 765              	.LFE132:
 767              		.section	.text.USB_OTG_DisableGlobalInt,"ax",%progbits
 768              		.align	1
 769              		.global	USB_OTG_DisableGlobalInt
 770              		.syntax unified
 771              		.thumb
 772              		.thumb_func
 773              		.fpu fpv4-sp-d16
 775              	USB_OTG_DisableGlobalInt:
 776              	.LVL71:
 777              	.LFB133:
 439:USB/core/usb_core.c **** 
 440:USB/core/usb_core.c **** 
 441:USB/core/usb_core.c **** /**
 442:USB/core/usb_core.c **** * @brief  USB_OTG_DisableGlobalInt
 443:USB/core/usb_core.c **** *         Enables the controller's Global Int in the AHB Config reg
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 23


 444:USB/core/usb_core.c **** * @param  pdev : Selected device
 445:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 446:USB/core/usb_core.c **** */
 447:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_DisableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
 448:USB/core/usb_core.c **** {
 778              		.loc 1 448 1 is_stmt 1 view -0
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 0
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 782              		@ link register save eliminated.
 449:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 783              		.loc 1 449 3 view .LVU270
 450:USB/core/usb_core.c ****   USB_OTG_GAHBCFG_TypeDef  ahbcfg;
 784              		.loc 1 450 3 view .LVU271
 451:USB/core/usb_core.c ****   ahbcfg.d32 = 0;
 785              		.loc 1 451 3 view .LVU272
 452:USB/core/usb_core.c ****   ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 786              		.loc 1 452 3 view .LVU273
 453:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 787              		.loc 1 453 3 view .LVU274
 788 0000 C268     		ldr	r2, [r0, #12]
 789 0002 9368     		ldr	r3, [r2, #8]
 790 0004 23F00103 		bic	r3, r3, #1
 791 0008 9360     		str	r3, [r2, #8]
 454:USB/core/usb_core.c ****   return status;
 792              		.loc 1 454 3 view .LVU275
 455:USB/core/usb_core.c **** }
 793              		.loc 1 455 1 is_stmt 0 view .LVU276
 794 000a 0020     		movs	r0, #0
 795              	.LVL72:
 796              		.loc 1 455 1 view .LVU277
 797 000c 7047     		bx	lr
 798              		.cfi_endproc
 799              	.LFE133:
 801              		.section	.text.USB_OTG_FlushTxFifo,"ax",%progbits
 802              		.align	1
 803              		.global	USB_OTG_FlushTxFifo
 804              		.syntax unified
 805              		.thumb
 806              		.thumb_func
 807              		.fpu fpv4-sp-d16
 809              	USB_OTG_FlushTxFifo:
 810              	.LVL73:
 811              	.LFB134:
 456:USB/core/usb_core.c **** 
 457:USB/core/usb_core.c **** 
 458:USB/core/usb_core.c **** /**
 459:USB/core/usb_core.c **** * @brief  USB_OTG_FlushTxFifo : Flush a Tx FIFO
 460:USB/core/usb_core.c **** * @param  pdev : Selected device
 461:USB/core/usb_core.c **** * @param  num : FO num
 462:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 463:USB/core/usb_core.c **** */
 464:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
 465:USB/core/usb_core.c **** {
 812              		.loc 1 465 1 is_stmt 1 view -0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 24


 815              		@ frame_needed = 0, uses_anonymous_args = 0
 816              		.loc 1 465 1 is_stmt 0 view .LVU279
 817 0000 00B5     		push	{lr}
 818              	.LCFI10:
 819              		.cfi_def_cfa_offset 4
 820              		.cfi_offset 14, -4
 821 0002 83B0     		sub	sp, sp, #12
 822              	.LCFI11:
 823              		.cfi_def_cfa_offset 16
 466:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 824              		.loc 1 466 3 is_stmt 1 view .LVU280
 825              	.LVL74:
 467:USB/core/usb_core.c ****   __IO USB_OTG_GRSTCTL_TypeDef  greset;
 826              		.loc 1 467 3 view .LVU281
 468:USB/core/usb_core.c ****   
 469:USB/core/usb_core.c ****   uint32_t count = 0;
 827              		.loc 1 469 3 view .LVU282
 470:USB/core/usb_core.c ****   greset.d32 = 0;
 828              		.loc 1 470 3 view .LVU283
 829              		.loc 1 470 14 is_stmt 0 view .LVU284
 830 0004 0023     		movs	r3, #0
 831 0006 0193     		str	r3, [sp, #4]
 471:USB/core/usb_core.c ****   greset.b.txfflsh = 1;
 832              		.loc 1 471 3 is_stmt 1 view .LVU285
 833              		.loc 1 471 20 is_stmt 0 view .LVU286
 834 0008 019A     		ldr	r2, [sp, #4]
 835 000a 42F02002 		orr	r2, r2, #32
 836 000e 0192     		str	r2, [sp, #4]
 472:USB/core/usb_core.c ****   greset.b.txfnum  = num;
 837              		.loc 1 472 3 is_stmt 1 view .LVU287
 838              		.loc 1 472 20 is_stmt 0 view .LVU288
 839 0010 019A     		ldr	r2, [sp, #4]
 840 0012 61F38A12 		bfi	r2, r1, #6, #5
 841 0016 0192     		str	r2, [sp, #4]
 473:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 842              		.loc 1 473 3 is_stmt 1 view .LVU289
 843 0018 C268     		ldr	r2, [r0, #12]
 844 001a 0199     		ldr	r1, [sp, #4]
 845              	.LVL75:
 846              		.loc 1 473 3 is_stmt 0 view .LVU290
 847 001c 1161     		str	r1, [r2, #16]
 848              	.LVL76:
 849              	.L49:
 474:USB/core/usb_core.c ****   do
 850              		.loc 1 474 3 is_stmt 1 view .LVU291
 475:USB/core/usb_core.c ****   {
 476:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 851              		.loc 1 476 5 view .LVU292
 852              		.loc 1 476 18 is_stmt 0 view .LVU293
 853 001e C268     		ldr	r2, [r0, #12]
 854 0020 1269     		ldr	r2, [r2, #16]
 855              		.loc 1 476 16 view .LVU294
 856 0022 0192     		str	r2, [sp, #4]
 477:USB/core/usb_core.c ****     if (++count > 200000)
 857              		.loc 1 477 5 is_stmt 1 view .LVU295
 858              		.loc 1 477 8 is_stmt 0 view .LVU296
 859 0024 0133     		adds	r3, r3, #1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 25


 860              	.LVL77:
 861              		.loc 1 477 8 view .LVU297
 862 0026 074A     		ldr	r2, .L51
 863 0028 9342     		cmp	r3, r2
 864 002a 03D8     		bhi	.L48
 478:USB/core/usb_core.c ****     {
 479:USB/core/usb_core.c ****       break;
 480:USB/core/usb_core.c ****     }
 481:USB/core/usb_core.c ****   }
 482:USB/core/usb_core.c ****   while (greset.b.txfflsh == 1);
 865              		.loc 1 482 9 is_stmt 1 view .LVU298
 866              		.loc 1 482 18 is_stmt 0 view .LVU299
 867 002c 019A     		ldr	r2, [sp, #4]
 868              		.loc 1 482 3 view .LVU300
 869 002e 12F0200F 		tst	r2, #32
 870 0032 F4D1     		bne	.L49
 871              	.L48:
 483:USB/core/usb_core.c ****   /* Wait for 3 PHY Clocks*/
 484:USB/core/usb_core.c ****   USB_OTG_BSP_uDelay(3);
 872              		.loc 1 484 3 is_stmt 1 view .LVU301
 873 0034 0320     		movs	r0, #3
 874              	.LVL78:
 875              		.loc 1 484 3 is_stmt 0 view .LVU302
 876 0036 FFF7FEFF 		bl	USB_OTG_BSP_uDelay
 877              	.LVL79:
 485:USB/core/usb_core.c ****   return status;
 878              		.loc 1 485 3 is_stmt 1 view .LVU303
 486:USB/core/usb_core.c **** }
 879              		.loc 1 486 1 is_stmt 0 view .LVU304
 880 003a 0020     		movs	r0, #0
 881 003c 03B0     		add	sp, sp, #12
 882              	.LCFI12:
 883              		.cfi_def_cfa_offset 4
 884              		@ sp needed
 885 003e 5DF804FB 		ldr	pc, [sp], #4
 886              	.L52:
 887 0042 00BF     		.align	2
 888              	.L51:
 889 0044 400D0300 		.word	200000
 890              		.cfi_endproc
 891              	.LFE134:
 893              		.section	.text.USB_OTG_FlushRxFifo,"ax",%progbits
 894              		.align	1
 895              		.global	USB_OTG_FlushRxFifo
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 899              		.fpu fpv4-sp-d16
 901              	USB_OTG_FlushRxFifo:
 902              	.LVL80:
 903              	.LFB135:
 487:USB/core/usb_core.c **** 
 488:USB/core/usb_core.c **** 
 489:USB/core/usb_core.c **** /**
 490:USB/core/usb_core.c **** * @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
 491:USB/core/usb_core.c **** * @param  pdev : Selected device
 492:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 26


 493:USB/core/usb_core.c **** */
 494:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
 495:USB/core/usb_core.c **** {
 904              		.loc 1 495 1 is_stmt 1 view -0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 8
 907              		@ frame_needed = 0, uses_anonymous_args = 0
 908              		.loc 1 495 1 is_stmt 0 view .LVU306
 909 0000 00B5     		push	{lr}
 910              	.LCFI13:
 911              		.cfi_def_cfa_offset 4
 912              		.cfi_offset 14, -4
 913 0002 83B0     		sub	sp, sp, #12
 914              	.LCFI14:
 915              		.cfi_def_cfa_offset 16
 496:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 916              		.loc 1 496 3 is_stmt 1 view .LVU307
 917              	.LVL81:
 497:USB/core/usb_core.c ****   __IO USB_OTG_GRSTCTL_TypeDef  greset;
 918              		.loc 1 497 3 view .LVU308
 498:USB/core/usb_core.c ****   uint32_t count = 0;
 919              		.loc 1 498 3 view .LVU309
 499:USB/core/usb_core.c ****   
 500:USB/core/usb_core.c ****   greset.d32 = 0;
 920              		.loc 1 500 3 view .LVU310
 921              		.loc 1 500 14 is_stmt 0 view .LVU311
 922 0004 0023     		movs	r3, #0
 923 0006 0193     		str	r3, [sp, #4]
 501:USB/core/usb_core.c ****   greset.b.rxfflsh = 1;
 924              		.loc 1 501 3 is_stmt 1 view .LVU312
 925              		.loc 1 501 20 is_stmt 0 view .LVU313
 926 0008 019A     		ldr	r2, [sp, #4]
 927 000a 42F01002 		orr	r2, r2, #16
 928 000e 0192     		str	r2, [sp, #4]
 502:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 929              		.loc 1 502 3 is_stmt 1 view .LVU314
 930 0010 C268     		ldr	r2, [r0, #12]
 931 0012 0199     		ldr	r1, [sp, #4]
 932 0014 1161     		str	r1, [r2, #16]
 933              	.LVL82:
 934              	.L55:
 503:USB/core/usb_core.c ****   do
 935              		.loc 1 503 3 view .LVU315
 504:USB/core/usb_core.c ****   {
 505:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 936              		.loc 1 505 5 view .LVU316
 937              		.loc 1 505 18 is_stmt 0 view .LVU317
 938 0016 C268     		ldr	r2, [r0, #12]
 939 0018 1269     		ldr	r2, [r2, #16]
 940              		.loc 1 505 16 view .LVU318
 941 001a 0192     		str	r2, [sp, #4]
 506:USB/core/usb_core.c ****     if (++count > 200000)
 942              		.loc 1 506 5 is_stmt 1 view .LVU319
 943              		.loc 1 506 8 is_stmt 0 view .LVU320
 944 001c 0133     		adds	r3, r3, #1
 945              	.LVL83:
 946              		.loc 1 506 8 view .LVU321
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 27


 947 001e 074A     		ldr	r2, .L57
 948 0020 9342     		cmp	r3, r2
 949 0022 03D8     		bhi	.L54
 507:USB/core/usb_core.c ****     {
 508:USB/core/usb_core.c ****       break;
 509:USB/core/usb_core.c ****     }
 510:USB/core/usb_core.c ****   }
 511:USB/core/usb_core.c ****   while (greset.b.rxfflsh == 1);
 950              		.loc 1 511 9 is_stmt 1 view .LVU322
 951              		.loc 1 511 18 is_stmt 0 view .LVU323
 952 0024 019A     		ldr	r2, [sp, #4]
 953              		.loc 1 511 3 view .LVU324
 954 0026 12F0100F 		tst	r2, #16
 955 002a F4D1     		bne	.L55
 956              	.L54:
 512:USB/core/usb_core.c ****   /* Wait for 3 PHY Clocks*/
 513:USB/core/usb_core.c ****   USB_OTG_BSP_uDelay(3);
 957              		.loc 1 513 3 is_stmt 1 view .LVU325
 958 002c 0320     		movs	r0, #3
 959              	.LVL84:
 960              		.loc 1 513 3 is_stmt 0 view .LVU326
 961 002e FFF7FEFF 		bl	USB_OTG_BSP_uDelay
 962              	.LVL85:
 514:USB/core/usb_core.c ****   return status;
 963              		.loc 1 514 3 is_stmt 1 view .LVU327
 515:USB/core/usb_core.c **** }
 964              		.loc 1 515 1 is_stmt 0 view .LVU328
 965 0032 0020     		movs	r0, #0
 966 0034 03B0     		add	sp, sp, #12
 967              	.LCFI15:
 968              		.cfi_def_cfa_offset 4
 969              		@ sp needed
 970 0036 5DF804FB 		ldr	pc, [sp], #4
 971              	.L58:
 972 003a 00BF     		.align	2
 973              	.L57:
 974 003c 400D0300 		.word	200000
 975              		.cfi_endproc
 976              	.LFE135:
 978              		.section	.text.USB_OTG_SetCurrentMode,"ax",%progbits
 979              		.align	1
 980              		.global	USB_OTG_SetCurrentMode
 981              		.syntax unified
 982              		.thumb
 983              		.thumb_func
 984              		.fpu fpv4-sp-d16
 986              	USB_OTG_SetCurrentMode:
 987              	.LVL86:
 988              	.LFB136:
 516:USB/core/usb_core.c **** 
 517:USB/core/usb_core.c **** 
 518:USB/core/usb_core.c **** /**
 519:USB/core/usb_core.c **** * @brief  USB_OTG_SetCurrentMode : Set ID line
 520:USB/core/usb_core.c **** * @param  pdev : Selected device
 521:USB/core/usb_core.c **** * @param  mode :  (Host/device)
 522:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 523:USB/core/usb_core.c **** */
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 28


 524:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
 525:USB/core/usb_core.c **** {
 989              		.loc 1 525 1 is_stmt 1 view -0
 990              		.cfi_startproc
 991              		@ args = 0, pretend = 0, frame = 0
 992              		@ frame_needed = 0, uses_anonymous_args = 0
 993              		.loc 1 525 1 is_stmt 0 view .LVU330
 994 0000 08B5     		push	{r3, lr}
 995              	.LCFI16:
 996              		.cfi_def_cfa_offset 8
 997              		.cfi_offset 3, -8
 998              		.cfi_offset 14, -4
 526:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 999              		.loc 1 526 3 is_stmt 1 view .LVU331
 1000              	.LVL87:
 527:USB/core/usb_core.c ****   USB_OTG_GUSBCFG_TypeDef  usbcfg;
 1001              		.loc 1 527 3 view .LVU332
 528:USB/core/usb_core.c ****   
 529:USB/core/usb_core.c ****   usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 1002              		.loc 1 529 3 view .LVU333
 1003              		.loc 1 529 16 is_stmt 0 view .LVU334
 1004 0002 C268     		ldr	r2, [r0, #12]
 1005 0004 D368     		ldr	r3, [r2, #12]
 1006              	.LVL88:
 530:USB/core/usb_core.c ****   
 531:USB/core/usb_core.c ****   usbcfg.b.force_host = 0;
 1007              		.loc 1 531 3 is_stmt 1 view .LVU335
 1008              		.loc 1 531 23 is_stmt 0 view .LVU336
 1009 0006 6FF35D73 		bfc	r3, #29, #1
 532:USB/core/usb_core.c ****   usbcfg.b.force_dev = 0;
 1010              		.loc 1 532 3 is_stmt 1 view .LVU337
 1011              		.loc 1 532 22 is_stmt 0 view .LVU338
 1012 000a 6FF39E73 		bfc	r3, #30, #1
 533:USB/core/usb_core.c ****   
 534:USB/core/usb_core.c ****   if ( mode == HOST_MODE)
 1013              		.loc 1 534 3 is_stmt 1 view .LVU339
 1014              		.loc 1 534 6 is_stmt 0 view .LVU340
 1015 000e 0129     		cmp	r1, #1
 1016 0010 03D0     		beq	.L63
 535:USB/core/usb_core.c ****   {
 536:USB/core/usb_core.c ****     usbcfg.b.force_host = 1;
 537:USB/core/usb_core.c ****   }
 538:USB/core/usb_core.c ****   else if ( mode == DEVICE_MODE)
 1017              		.loc 1 538 8 is_stmt 1 view .LVU341
 1018              		.loc 1 538 11 is_stmt 0 view .LVU342
 1019 0012 21B9     		cbnz	r1, .L61
 539:USB/core/usb_core.c ****   {
 540:USB/core/usb_core.c ****     usbcfg.b.force_dev = 1;
 1020              		.loc 1 540 5 is_stmt 1 view .LVU343
 1021              		.loc 1 540 24 is_stmt 0 view .LVU344
 1022 0014 43F08043 		orr	r3, r3, #1073741824
 1023              	.LVL89:
 1024              		.loc 1 540 24 view .LVU345
 1025 0018 01E0     		b	.L61
 1026              	.LVL90:
 1027              	.L63:
 536:USB/core/usb_core.c ****   }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 29


 1028              		.loc 1 536 5 is_stmt 1 view .LVU346
 536:USB/core/usb_core.c ****   }
 1029              		.loc 1 536 25 is_stmt 0 view .LVU347
 1030 001a 43F00053 		orr	r3, r3, #536870912
 1031              	.LVL91:
 1032              	.L61:
 541:USB/core/usb_core.c ****   }
 542:USB/core/usb_core.c ****   
 543:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 1033              		.loc 1 543 3 is_stmt 1 view .LVU348
 1034 001e D360     		str	r3, [r2, #12]
 544:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay(50);
 1035              		.loc 1 544 3 view .LVU349
 1036 0020 3220     		movs	r0, #50
 1037              	.LVL92:
 1038              		.loc 1 544 3 is_stmt 0 view .LVU350
 1039 0022 FFF7FEFF 		bl	USB_OTG_BSP_mDelay
 1040              	.LVL93:
 545:USB/core/usb_core.c ****   return status;
 1041              		.loc 1 545 3 is_stmt 1 view .LVU351
 546:USB/core/usb_core.c **** }
 1042              		.loc 1 546 1 is_stmt 0 view .LVU352
 1043 0026 0020     		movs	r0, #0
 1044 0028 08BD     		pop	{r3, pc}
 1045              		.cfi_endproc
 1046              	.LFE136:
 1048              		.section	.text.USB_OTG_GetMode,"ax",%progbits
 1049              		.align	1
 1050              		.global	USB_OTG_GetMode
 1051              		.syntax unified
 1052              		.thumb
 1053              		.thumb_func
 1054              		.fpu fpv4-sp-d16
 1056              	USB_OTG_GetMode:
 1057              	.LVL94:
 1058              	.LFB137:
 547:USB/core/usb_core.c **** 
 548:USB/core/usb_core.c **** 
 549:USB/core/usb_core.c **** /**
 550:USB/core/usb_core.c **** * @brief  USB_OTG_GetMode : Get current mode
 551:USB/core/usb_core.c **** * @param  pdev : Selected device
 552:USB/core/usb_core.c **** * @retval current mode
 553:USB/core/usb_core.c **** */
 554:USB/core/usb_core.c **** uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
 555:USB/core/usb_core.c **** {
 1059              		.loc 1 555 1 is_stmt 1 view -0
 1060              		.cfi_startproc
 1061              		@ args = 0, pretend = 0, frame = 0
 1062              		@ frame_needed = 0, uses_anonymous_args = 0
 1063              		@ link register save eliminated.
 556:USB/core/usb_core.c ****   return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 1064              		.loc 1 556 3 view .LVU354
 1065              		.loc 1 556 11 is_stmt 0 view .LVU355
 1066 0000 C368     		ldr	r3, [r0, #12]
 1067 0002 5869     		ldr	r0, [r3, #20]
 1068              	.LVL95:
 557:USB/core/usb_core.c **** }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 30


 1069              		.loc 1 557 1 view .LVU356
 1070 0004 00F00100 		and	r0, r0, #1
 1071 0008 7047     		bx	lr
 1072              		.cfi_endproc
 1073              	.LFE137:
 1075              		.section	.text.USB_OTG_IsDeviceMode,"ax",%progbits
 1076              		.align	1
 1077              		.global	USB_OTG_IsDeviceMode
 1078              		.syntax unified
 1079              		.thumb
 1080              		.thumb_func
 1081              		.fpu fpv4-sp-d16
 1083              	USB_OTG_IsDeviceMode:
 1084              	.LVL96:
 1085              	.LFB138:
 558:USB/core/usb_core.c **** 
 559:USB/core/usb_core.c **** 
 560:USB/core/usb_core.c **** /**
 561:USB/core/usb_core.c **** * @brief  USB_OTG_IsDeviceMode : Check if it is device mode
 562:USB/core/usb_core.c **** * @param  pdev : Selected device
 563:USB/core/usb_core.c **** * @retval num_in_ep
 564:USB/core/usb_core.c **** */
 565:USB/core/usb_core.c **** uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
 566:USB/core/usb_core.c **** {
 1086              		.loc 1 566 1 is_stmt 1 view -0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 0
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 1090              		.loc 1 566 1 is_stmt 0 view .LVU358
 1091 0000 08B5     		push	{r3, lr}
 1092              	.LCFI17:
 1093              		.cfi_def_cfa_offset 8
 1094              		.cfi_offset 3, -8
 1095              		.cfi_offset 14, -4
 567:USB/core/usb_core.c ****   return (USB_OTG_GetMode(pdev) != HOST_MODE);
 1096              		.loc 1 567 3 is_stmt 1 view .LVU359
 1097              		.loc 1 567 11 is_stmt 0 view .LVU360
 1098 0002 FFF7FEFF 		bl	USB_OTG_GetMode
 1099              	.LVL97:
 568:USB/core/usb_core.c **** }
 1100              		.loc 1 568 1 view .LVU361
 1101 0006 0138     		subs	r0, r0, #1
 1102 0008 18BF     		it	ne
 1103 000a 0120     		movne	r0, #1
 1104 000c 08BD     		pop	{r3, pc}
 1105              		.cfi_endproc
 1106              	.LFE138:
 1108              		.section	.text.USB_OTG_IsHostMode,"ax",%progbits
 1109              		.align	1
 1110              		.global	USB_OTG_IsHostMode
 1111              		.syntax unified
 1112              		.thumb
 1113              		.thumb_func
 1114              		.fpu fpv4-sp-d16
 1116              	USB_OTG_IsHostMode:
 1117              	.LVL98:
 1118              	.LFB139:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 31


 569:USB/core/usb_core.c **** 
 570:USB/core/usb_core.c **** 
 571:USB/core/usb_core.c **** /**
 572:USB/core/usb_core.c **** * @brief  USB_OTG_IsHostMode : Check if it is host mode
 573:USB/core/usb_core.c **** * @param  pdev : Selected device
 574:USB/core/usb_core.c **** * @retval num_in_ep
 575:USB/core/usb_core.c **** */
 576:USB/core/usb_core.c **** uint8_t USB_OTG_IsHostMode(USB_OTG_CORE_HANDLE *pdev)
 577:USB/core/usb_core.c **** {
 1119              		.loc 1 577 1 is_stmt 1 view -0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123              		.loc 1 577 1 is_stmt 0 view .LVU363
 1124 0000 08B5     		push	{r3, lr}
 1125              	.LCFI18:
 1126              		.cfi_def_cfa_offset 8
 1127              		.cfi_offset 3, -8
 1128              		.cfi_offset 14, -4
 578:USB/core/usb_core.c ****   return (USB_OTG_GetMode(pdev) == HOST_MODE);
 1129              		.loc 1 578 3 is_stmt 1 view .LVU364
 1130              		.loc 1 578 11 is_stmt 0 view .LVU365
 1131 0002 FFF7FEFF 		bl	USB_OTG_GetMode
 1132              	.LVL99:
 579:USB/core/usb_core.c **** }
 1133              		.loc 1 579 1 view .LVU366
 1134 0006 0128     		cmp	r0, #1
 1135 0008 14BF     		ite	ne
 1136 000a 0020     		movne	r0, #0
 1137 000c 0120     		moveq	r0, #1
 1138 000e 08BD     		pop	{r3, pc}
 1139              		.cfi_endproc
 1140              	.LFE139:
 1142              		.section	.text.USB_OTG_ReadCoreItr,"ax",%progbits
 1143              		.align	1
 1144              		.global	USB_OTG_ReadCoreItr
 1145              		.syntax unified
 1146              		.thumb
 1147              		.thumb_func
 1148              		.fpu fpv4-sp-d16
 1150              	USB_OTG_ReadCoreItr:
 1151              	.LVL100:
 1152              	.LFB140:
 580:USB/core/usb_core.c **** 
 581:USB/core/usb_core.c **** 
 582:USB/core/usb_core.c **** /**
 583:USB/core/usb_core.c **** * @brief  USB_OTG_ReadCoreItr : returns the Core Interrupt register
 584:USB/core/usb_core.c **** * @param  pdev : Selected device
 585:USB/core/usb_core.c **** * @retval Status
 586:USB/core/usb_core.c **** */
 587:USB/core/usb_core.c **** uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
 588:USB/core/usb_core.c **** {
 1153              		.loc 1 588 1 is_stmt 1 view -0
 1154              		.cfi_startproc
 1155              		@ args = 0, pretend = 0, frame = 0
 1156              		@ frame_needed = 0, uses_anonymous_args = 0
 1157              		@ link register save eliminated.
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 32


 589:USB/core/usb_core.c ****   uint32_t v = 0;
 1158              		.loc 1 589 3 view .LVU368
 590:USB/core/usb_core.c ****   v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 1159              		.loc 1 590 3 view .LVU369
 1160              		.loc 1 590 7 is_stmt 0 view .LVU370
 1161 0000 C368     		ldr	r3, [r0, #12]
 1162              		.loc 1 590 5 view .LVU371
 1163 0002 5869     		ldr	r0, [r3, #20]
 1164              	.LVL101:
 591:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 1165              		.loc 1 591 3 is_stmt 1 view .LVU372
 1166              		.loc 1 591 8 is_stmt 0 view .LVU373
 1167 0004 9B69     		ldr	r3, [r3, #24]
 1168              	.LVL102:
 592:USB/core/usb_core.c ****   return v;
 1169              		.loc 1 592 3 is_stmt 1 view .LVU374
 593:USB/core/usb_core.c **** }
 1170              		.loc 1 593 1 is_stmt 0 view .LVU375
 1171 0006 1840     		ands	r0, r0, r3
 1172              	.LVL103:
 1173              		.loc 1 593 1 view .LVU376
 1174 0008 7047     		bx	lr
 1175              		.cfi_endproc
 1176              	.LFE140:
 1178              		.section	.text.USB_OTG_ReadOtgItr,"ax",%progbits
 1179              		.align	1
 1180              		.global	USB_OTG_ReadOtgItr
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1184              		.fpu fpv4-sp-d16
 1186              	USB_OTG_ReadOtgItr:
 1187              	.LVL104:
 1188              	.LFB141:
 594:USB/core/usb_core.c **** 
 595:USB/core/usb_core.c **** 
 596:USB/core/usb_core.c **** /**
 597:USB/core/usb_core.c **** * @brief  USB_OTG_ReadOtgItr : returns the USB_OTG Interrupt register
 598:USB/core/usb_core.c **** * @param  pdev : Selected device
 599:USB/core/usb_core.c **** * @retval Status
 600:USB/core/usb_core.c **** */
 601:USB/core/usb_core.c **** uint32_t USB_OTG_ReadOtgItr (USB_OTG_CORE_HANDLE *pdev)
 602:USB/core/usb_core.c **** {
 1189              		.loc 1 602 1 is_stmt 1 view -0
 1190              		.cfi_startproc
 1191              		@ args = 0, pretend = 0, frame = 0
 1192              		@ frame_needed = 0, uses_anonymous_args = 0
 1193              		@ link register save eliminated.
 603:USB/core/usb_core.c ****   return (USB_OTG_READ_REG32 (&pdev->regs.GREGS->GOTGINT));
 1194              		.loc 1 603 3 view .LVU378
 1195              		.loc 1 603 11 is_stmt 0 view .LVU379
 1196 0000 C368     		ldr	r3, [r0, #12]
 1197 0002 5868     		ldr	r0, [r3, #4]
 1198              	.LVL105:
 604:USB/core/usb_core.c **** }
 1199              		.loc 1 604 1 view .LVU380
 1200 0004 7047     		bx	lr
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 33


 1201              		.cfi_endproc
 1202              	.LFE141:
 1204              		.section	.text.USB_OTG_InitDevSpeed,"ax",%progbits
 1205              		.align	1
 1206              		.global	USB_OTG_InitDevSpeed
 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1210              		.fpu fpv4-sp-d16
 1212              	USB_OTG_InitDevSpeed:
 1213              	.LVL106:
 1214              	.LFB142:
 605:USB/core/usb_core.c **** 
 606:USB/core/usb_core.c **** #ifdef USE_HOST_MODE
 607:USB/core/usb_core.c **** /**
 608:USB/core/usb_core.c **** * @brief  USB_OTG_CoreInitHost : Initializes USB_OTG controller for host mode
 609:USB/core/usb_core.c **** * @param  pdev : Selected device
 610:USB/core/usb_core.c **** * @retval status
 611:USB/core/usb_core.c **** */
 612:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_CoreInitHost(USB_OTG_CORE_HANDLE *pdev)
 613:USB/core/usb_core.c **** {
 614:USB/core/usb_core.c ****   USB_OTG_STS                     status = USB_OTG_OK;
 615:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef            nptxfifosize;
 616:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef            ptxfifosize;  
 617:USB/core/usb_core.c ****   USB_OTG_HCFG_TypeDef            hcfg;
 618:USB/core/usb_core.c ****   
 619:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 620:USB/core/usb_core.c ****   USB_OTG_OTGCTL_TypeDef          gotgctl;
 621:USB/core/usb_core.c **** #endif
 622:USB/core/usb_core.c ****   
 623:USB/core/usb_core.c ****   uint32_t                        i = 0;
 624:USB/core/usb_core.c ****   
 625:USB/core/usb_core.c ****   nptxfifosize.d32 = 0;  
 626:USB/core/usb_core.c ****   ptxfifosize.d32 = 0;
 627:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 628:USB/core/usb_core.c ****   gotgctl.d32 = 0;
 629:USB/core/usb_core.c **** #endif
 630:USB/core/usb_core.c ****   hcfg.d32 = 0;
 631:USB/core/usb_core.c ****   
 632:USB/core/usb_core.c ****   
 633:USB/core/usb_core.c ****   /* configure charge pump IO */
 634:USB/core/usb_core.c ****   USB_OTG_BSP_ConfigVBUS(pdev);
 635:USB/core/usb_core.c ****   
 636:USB/core/usb_core.c ****   /* Restart the Phy Clock */
 637:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 638:USB/core/usb_core.c ****   
 639:USB/core/usb_core.c ****   /* Initialize Host Configuration Register */
 640:USB/core/usb_core.c ****   if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 641:USB/core/usb_core.c ****   {
 642:USB/core/usb_core.c ****     USB_OTG_InitFSLSPClkSel(pdev , HCFG_30_60_MHZ); 
 643:USB/core/usb_core.c ****   }
 644:USB/core/usb_core.c ****   else
 645:USB/core/usb_core.c ****   {
 646:USB/core/usb_core.c ****     USB_OTG_InitFSLSPClkSel(pdev , HCFG_48_MHZ); 
 647:USB/core/usb_core.c ****   }
 648:USB/core/usb_core.c ****   USB_OTG_ResetPort(pdev);
 649:USB/core/usb_core.c ****   
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 34


 650:USB/core/usb_core.c ****   hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 651:USB/core/usb_core.c ****   hcfg.b.fslssupp = 0;
 652:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
 653:USB/core/usb_core.c ****   
 654:USB/core/usb_core.c ****   /* Configure data FIFO sizes */
 655:USB/core/usb_core.c ****   /* Rx FIFO */
 656:USB/core/usb_core.c **** #ifdef USB_OTG_FS_CORE
 657:USB/core/usb_core.c ****   if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
 658:USB/core/usb_core.c ****   {
 659:USB/core/usb_core.c ****     /* set Rx FIFO size */
 660:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 661:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
 662:USB/core/usb_core.c ****     nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
 663:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
 664:USB/core/usb_core.c ****     
 665:USB/core/usb_core.c ****     ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
 666:USB/core/usb_core.c ****     ptxfifosize.b.depth     = TXH_P_FS_FIFOSIZ;
 667:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->HPTXFSIZ, ptxfifosize.d32);      
 668:USB/core/usb_core.c ****   }
 669:USB/core/usb_core.c **** #endif
 670:USB/core/usb_core.c **** #ifdef USB_OTG_HS_CORE  
 671:USB/core/usb_core.c ****   if (pdev->cfg.coreID == USB_OTG_HS_CORE_ID)
 672:USB/core/usb_core.c ****   {
 673:USB/core/usb_core.c ****     /* set Rx FIFO size */
 674:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_HS_SIZE);
 675:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_HS_SIZE;   
 676:USB/core/usb_core.c ****     nptxfifosize.b.depth = TXH_NP_HS_FIFOSIZ;  
 677:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
 678:USB/core/usb_core.c ****     
 679:USB/core/usb_core.c ****     ptxfifosize.b.startaddr = RX_FIFO_HS_SIZE + TXH_NP_HS_FIFOSIZ;
 680:USB/core/usb_core.c ****     ptxfifosize.b.depth     = TXH_P_HS_FIFOSIZ;
 681:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->HPTXFSIZ, ptxfifosize.d32);      
 682:USB/core/usb_core.c ****   }
 683:USB/core/usb_core.c **** #endif  
 684:USB/core/usb_core.c ****   
 685:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 686:USB/core/usb_core.c ****   /* Clear Host Set HNP Enable in the USB_OTG Control Register */
 687:USB/core/usb_core.c ****   gotgctl.b.hstsethnpen = 1;
 688:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GOTGCTL, gotgctl.d32, 0);
 689:USB/core/usb_core.c **** #endif
 690:USB/core/usb_core.c ****   
 691:USB/core/usb_core.c ****   /* Make sure the FIFOs are flushed. */
 692:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev, 0x10 );         /* all Tx FIFOs */
 693:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
 694:USB/core/usb_core.c ****   
 695:USB/core/usb_core.c ****   
 696:USB/core/usb_core.c ****   /* Clear all pending HC Interrupts */
 697:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
 698:USB/core/usb_core.c ****   {
 699:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINT, 0xFFFFFFFF );
 700:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINTMSK, 0 );
 701:USB/core/usb_core.c ****   }
 702:USB/core/usb_core.c **** #ifndef USE_OTG_MODE
 703:USB/core/usb_core.c ****   USB_OTG_DriveVbus(pdev, 1);
 704:USB/core/usb_core.c **** #endif
 705:USB/core/usb_core.c ****   
 706:USB/core/usb_core.c ****   USB_OTG_EnableHostInt(pdev);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 35


 707:USB/core/usb_core.c ****   return status;
 708:USB/core/usb_core.c **** }
 709:USB/core/usb_core.c **** 
 710:USB/core/usb_core.c **** /**
 711:USB/core/usb_core.c **** * @brief  USB_OTG_IsEvenFrame 
 712:USB/core/usb_core.c **** *         This function returns the frame number for sof packet
 713:USB/core/usb_core.c **** * @param  pdev : Selected device
 714:USB/core/usb_core.c **** * @retval Frame number
 715:USB/core/usb_core.c **** */
 716:USB/core/usb_core.c **** uint8_t USB_OTG_IsEvenFrame (USB_OTG_CORE_HANDLE *pdev) 
 717:USB/core/usb_core.c **** {
 718:USB/core/usb_core.c ****   return !(USB_OTG_READ_REG32(&pdev->regs.HREGS->HFNUM) & 0x1);
 719:USB/core/usb_core.c **** }
 720:USB/core/usb_core.c **** 
 721:USB/core/usb_core.c **** /**
 722:USB/core/usb_core.c **** * @brief  USB_OTG_DriveVbus : set/reset vbus
 723:USB/core/usb_core.c **** * @param  pdev : Selected device
 724:USB/core/usb_core.c **** * @param  state : VBUS state
 725:USB/core/usb_core.c **** * @retval None
 726:USB/core/usb_core.c **** */
 727:USB/core/usb_core.c **** void USB_OTG_DriveVbus (USB_OTG_CORE_HANDLE *pdev, uint8_t state)
 728:USB/core/usb_core.c **** {
 729:USB/core/usb_core.c ****   USB_OTG_HPRT0_TypeDef     hprt0;
 730:USB/core/usb_core.c ****   
 731:USB/core/usb_core.c ****   hprt0.d32 = 0;
 732:USB/core/usb_core.c ****   
 733:USB/core/usb_core.c ****   /* enable disable the external charge pump */
 734:USB/core/usb_core.c ****   USB_OTG_BSP_DriveVBUS(pdev, state);
 735:USB/core/usb_core.c ****   
 736:USB/core/usb_core.c ****   /* Turn on the Host port power. */
 737:USB/core/usb_core.c ****   hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
 738:USB/core/usb_core.c ****   if ((hprt0.b.prtpwr == 0 ) && (state == 1 ))
 739:USB/core/usb_core.c ****   {
 740:USB/core/usb_core.c ****     hprt0.b.prtpwr = 1;
 741:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 742:USB/core/usb_core.c ****   }
 743:USB/core/usb_core.c ****   if ((hprt0.b.prtpwr == 1 ) && (state == 0 ))
 744:USB/core/usb_core.c ****   {
 745:USB/core/usb_core.c ****     hprt0.b.prtpwr = 0;
 746:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 747:USB/core/usb_core.c ****   }
 748:USB/core/usb_core.c ****   
 749:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay(200);
 750:USB/core/usb_core.c **** }
 751:USB/core/usb_core.c **** /**
 752:USB/core/usb_core.c **** * @brief  USB_OTG_EnableHostInt: Enables the Host mode interrupts
 753:USB/core/usb_core.c **** * @param  pdev : Selected device
 754:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 755:USB/core/usb_core.c **** */
 756:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EnableHostInt(USB_OTG_CORE_HANDLE *pdev)
 757:USB/core/usb_core.c **** {
 758:USB/core/usb_core.c ****   USB_OTG_STS       status = USB_OTG_OK;
 759:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  intmsk;
 760:USB/core/usb_core.c ****   intmsk.d32 = 0;
 761:USB/core/usb_core.c ****   /* Disable all interrupts. */
 762:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTMSK, 0);
 763:USB/core/usb_core.c ****   
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 36


 764:USB/core/usb_core.c ****   /* Clear any pending interrupts. */
 765:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 766:USB/core/usb_core.c ****   
 767:USB/core/usb_core.c ****   /* Enable the common interrupts */
 768:USB/core/usb_core.c ****   USB_OTG_EnableCommonInt(pdev);
 769:USB/core/usb_core.c ****   
 770:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0)
 771:USB/core/usb_core.c ****   {  
 772:USB/core/usb_core.c ****     intmsk.b.rxstsqlvl  = 1;
 773:USB/core/usb_core.c ****   }  
 774:USB/core/usb_core.c ****   intmsk.b.portintr   = 1;
 775:USB/core/usb_core.c ****   intmsk.b.hcintr     = 1;
 776:USB/core/usb_core.c ****   intmsk.b.disconnect = 1;  
 777:USB/core/usb_core.c ****   intmsk.b.sofintr    = 1;  
 778:USB/core/usb_core.c ****   intmsk.b.incomplisoout  = 1; 
 779:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 780:USB/core/usb_core.c ****   return status;
 781:USB/core/usb_core.c **** }
 782:USB/core/usb_core.c **** 
 783:USB/core/usb_core.c **** /**
 784:USB/core/usb_core.c **** * @brief  USB_OTG_InitFSLSPClkSel : Initializes the FSLSPClkSel field of the 
 785:USB/core/usb_core.c **** *         HCFG register on the PHY type
 786:USB/core/usb_core.c **** * @param  pdev : Selected device
 787:USB/core/usb_core.c **** * @param  freq : clock frequency
 788:USB/core/usb_core.c **** * @retval None
 789:USB/core/usb_core.c **** */
 790:USB/core/usb_core.c **** void USB_OTG_InitFSLSPClkSel(USB_OTG_CORE_HANDLE *pdev , uint8_t freq)
 791:USB/core/usb_core.c **** {
 792:USB/core/usb_core.c ****   USB_OTG_HCFG_TypeDef   hcfg;
 793:USB/core/usb_core.c ****   
 794:USB/core/usb_core.c ****   hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 795:USB/core/usb_core.c ****   hcfg.b.fslspclksel = freq;
 796:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
 797:USB/core/usb_core.c **** }
 798:USB/core/usb_core.c **** 
 799:USB/core/usb_core.c **** 
 800:USB/core/usb_core.c **** /**
 801:USB/core/usb_core.c **** * @brief  USB_OTG_ReadHPRT0 : Reads HPRT0 to modify later
 802:USB/core/usb_core.c **** * @param  pdev : Selected device
 803:USB/core/usb_core.c **** * @retval HPRT0 value
 804:USB/core/usb_core.c **** */
 805:USB/core/usb_core.c **** uint32_t USB_OTG_ReadHPRT0(USB_OTG_CORE_HANDLE *pdev)
 806:USB/core/usb_core.c **** {
 807:USB/core/usb_core.c ****   USB_OTG_HPRT0_TypeDef  hprt0;
 808:USB/core/usb_core.c ****   
 809:USB/core/usb_core.c ****   hprt0.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 810:USB/core/usb_core.c ****   hprt0.b.prtena = 0;
 811:USB/core/usb_core.c ****   hprt0.b.prtconndet = 0;
 812:USB/core/usb_core.c ****   hprt0.b.prtenchng = 0;
 813:USB/core/usb_core.c ****   hprt0.b.prtovrcurrchng = 0;
 814:USB/core/usb_core.c ****   return hprt0.d32;
 815:USB/core/usb_core.c **** }
 816:USB/core/usb_core.c **** 
 817:USB/core/usb_core.c **** 
 818:USB/core/usb_core.c **** /**
 819:USB/core/usb_core.c **** * @brief  USB_OTG_ReadHostAllChannels_intr : Register PCD Callbacks
 820:USB/core/usb_core.c **** * @param  pdev : Selected device
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 37


 821:USB/core/usb_core.c **** * @retval Status
 822:USB/core/usb_core.c **** */
 823:USB/core/usb_core.c **** uint32_t USB_OTG_ReadHostAllChannels_intr (USB_OTG_CORE_HANDLE *pdev)
 824:USB/core/usb_core.c **** {
 825:USB/core/usb_core.c ****   return (USB_OTG_READ_REG32 (&pdev->regs.HREGS->HAINT));
 826:USB/core/usb_core.c **** }
 827:USB/core/usb_core.c **** 
 828:USB/core/usb_core.c **** 
 829:USB/core/usb_core.c **** /**
 830:USB/core/usb_core.c **** * @brief  USB_OTG_ResetPort : Reset Host Port
 831:USB/core/usb_core.c **** * @param  pdev : Selected device
 832:USB/core/usb_core.c **** * @retval status
 833:USB/core/usb_core.c **** * @note : (1)The application must wait at least 10 ms (+ 10 ms security)
 834:USB/core/usb_core.c **** *   before clearing the reset bit.
 835:USB/core/usb_core.c **** */
 836:USB/core/usb_core.c **** uint32_t USB_OTG_ResetPort(USB_OTG_CORE_HANDLE *pdev)
 837:USB/core/usb_core.c **** {
 838:USB/core/usb_core.c ****   USB_OTG_HPRT0_TypeDef  hprt0;
 839:USB/core/usb_core.c ****   
 840:USB/core/usb_core.c ****   hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
 841:USB/core/usb_core.c ****   hprt0.b.prtrst = 1;
 842:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 843:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay (10);                                /* See Note #1 */
 844:USB/core/usb_core.c ****   hprt0.b.prtrst = 0;
 845:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 846:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay (20);   
 847:USB/core/usb_core.c ****   return 1;
 848:USB/core/usb_core.c **** }
 849:USB/core/usb_core.c **** 
 850:USB/core/usb_core.c **** 
 851:USB/core/usb_core.c **** /**
 852:USB/core/usb_core.c **** * @brief  USB_OTG_HC_Init : Prepares a host channel for transferring packets
 853:USB/core/usb_core.c **** * @param  pdev : Selected device
 854:USB/core/usb_core.c **** * @param  hc_num : channel number
 855:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 856:USB/core/usb_core.c **** */
 857:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_Init(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
 858:USB/core/usb_core.c **** {
 859:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 860:USB/core/usb_core.c ****   uint32_t intr_enable = 0;
 861:USB/core/usb_core.c ****   USB_OTG_HCINTMSK_TypeDef  hcintmsk;
 862:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef    gintmsk;
 863:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef     hcchar;
 864:USB/core/usb_core.c ****   USB_OTG_HCINTn_TypeDef     hcint;
 865:USB/core/usb_core.c ****   
 866:USB/core/usb_core.c ****   
 867:USB/core/usb_core.c ****   gintmsk.d32 = 0;
 868:USB/core/usb_core.c ****   hcintmsk.d32 = 0;
 869:USB/core/usb_core.c ****   hcchar.d32 = 0;
 870:USB/core/usb_core.c ****   
 871:USB/core/usb_core.c ****   /* Clear old interrupt conditions for this host channel. */
 872:USB/core/usb_core.c ****   hcint.d32 = 0xFFFFFFFF;
 873:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINT, hcint.d32);
 874:USB/core/usb_core.c ****   
 875:USB/core/usb_core.c ****   /* Enable channel interrupts required for this transfer. */
 876:USB/core/usb_core.c ****   hcintmsk.d32 = 0;
 877:USB/core/usb_core.c ****   
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 38


 878:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
 879:USB/core/usb_core.c ****   {
 880:USB/core/usb_core.c ****     hcintmsk.b.ahberr = 1;
 881:USB/core/usb_core.c ****   }
 882:USB/core/usb_core.c ****   
 883:USB/core/usb_core.c ****   switch (pdev->host.hc[hc_num].ep_type) 
 884:USB/core/usb_core.c ****   {
 885:USB/core/usb_core.c ****   case EP_TYPE_CTRL:
 886:USB/core/usb_core.c ****   case EP_TYPE_BULK:
 887:USB/core/usb_core.c ****     hcintmsk.b.xfercompl = 1;
 888:USB/core/usb_core.c ****     hcintmsk.b.stall = 1;
 889:USB/core/usb_core.c ****     hcintmsk.b.xacterr = 1;
 890:USB/core/usb_core.c ****     hcintmsk.b.datatglerr = 1;
 891:USB/core/usb_core.c ****     hcintmsk.b.nak = 1;  
 892:USB/core/usb_core.c ****     if (pdev->host.hc[hc_num].ep_is_in) 
 893:USB/core/usb_core.c ****     {
 894:USB/core/usb_core.c ****       hcintmsk.b.bblerr = 1;
 895:USB/core/usb_core.c ****     } 
 896:USB/core/usb_core.c ****     else 
 897:USB/core/usb_core.c ****     {
 898:USB/core/usb_core.c ****       hcintmsk.b.nyet = 1;
 899:USB/core/usb_core.c ****       if (pdev->host.hc[hc_num].do_ping) 
 900:USB/core/usb_core.c ****       {
 901:USB/core/usb_core.c ****         hcintmsk.b.ack = 1;
 902:USB/core/usb_core.c ****       }
 903:USB/core/usb_core.c ****     }
 904:USB/core/usb_core.c ****     break;
 905:USB/core/usb_core.c ****   case EP_TYPE_INTR:
 906:USB/core/usb_core.c ****     hcintmsk.b.xfercompl = 1;
 907:USB/core/usb_core.c ****     hcintmsk.b.nak = 1;
 908:USB/core/usb_core.c ****     hcintmsk.b.stall = 1;
 909:USB/core/usb_core.c ****     hcintmsk.b.xacterr = 1;
 910:USB/core/usb_core.c ****     hcintmsk.b.datatglerr = 1;
 911:USB/core/usb_core.c ****     hcintmsk.b.frmovrun = 1;
 912:USB/core/usb_core.c ****     
 913:USB/core/usb_core.c ****     if (pdev->host.hc[hc_num].ep_is_in) 
 914:USB/core/usb_core.c ****     {
 915:USB/core/usb_core.c ****       hcintmsk.b.bblerr = 1;
 916:USB/core/usb_core.c ****     }
 917:USB/core/usb_core.c ****     
 918:USB/core/usb_core.c ****     break;
 919:USB/core/usb_core.c ****   case EP_TYPE_ISOC:
 920:USB/core/usb_core.c ****     hcintmsk.b.xfercompl = 1;
 921:USB/core/usb_core.c ****     hcintmsk.b.frmovrun = 1;
 922:USB/core/usb_core.c ****     hcintmsk.b.ack = 1;
 923:USB/core/usb_core.c ****     
 924:USB/core/usb_core.c ****     if (pdev->host.hc[hc_num].ep_is_in) 
 925:USB/core/usb_core.c ****     {
 926:USB/core/usb_core.c ****       hcintmsk.b.xacterr = 1;
 927:USB/core/usb_core.c ****       hcintmsk.b.bblerr = 1;
 928:USB/core/usb_core.c ****     }
 929:USB/core/usb_core.c ****     break;
 930:USB/core/usb_core.c ****   }
 931:USB/core/usb_core.c ****   
 932:USB/core/usb_core.c ****   
 933:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINTMSK, hcintmsk.d32);
 934:USB/core/usb_core.c ****   
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 39


 935:USB/core/usb_core.c ****   
 936:USB/core/usb_core.c ****   /* Enable the top level host channel interrupt. */
 937:USB/core/usb_core.c ****   intr_enable = (1 << hc_num);
 938:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
 939:USB/core/usb_core.c ****   
 940:USB/core/usb_core.c ****   /* Make sure host channel interrupts are enabled. */
 941:USB/core/usb_core.c ****   gintmsk.b.hcintr = 1;
 942:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
 943:USB/core/usb_core.c ****   
 944:USB/core/usb_core.c ****   /* Program the HCCHAR register */
 945:USB/core/usb_core.c ****   hcchar.d32 = 0;
 946:USB/core/usb_core.c ****   hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
 947:USB/core/usb_core.c ****   hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
 948:USB/core/usb_core.c ****   hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
 949:USB/core/usb_core.c ****   hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 950:USB/core/usb_core.c ****   hcchar.b.eptype  = pdev->host.hc[hc_num].ep_type;
 951:USB/core/usb_core.c ****   hcchar.b.mps     = pdev->host.hc[hc_num].max_packet;
 952:USB/core/usb_core.c ****   if (pdev->host.hc[hc_num].ep_type == HCCHAR_INTR)
 953:USB/core/usb_core.c ****   {
 954:USB/core/usb_core.c ****     hcchar.b.oddfrm  = 1;
 955:USB/core/usb_core.c ****   }
 956:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 957:USB/core/usb_core.c ****   return status;
 958:USB/core/usb_core.c **** }
 959:USB/core/usb_core.c **** 
 960:USB/core/usb_core.c **** 
 961:USB/core/usb_core.c **** /**
 962:USB/core/usb_core.c **** * @brief  USB_OTG_HC_StartXfer : Start transfer
 963:USB/core/usb_core.c **** * @param  pdev : Selected device
 964:USB/core/usb_core.c **** * @param  hc_num : channel number
 965:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 966:USB/core/usb_core.c **** */
 967:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_StartXfer(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
 968:USB/core/usb_core.c **** {
 969:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 970:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef   hcchar;
 971:USB/core/usb_core.c ****   USB_OTG_HCTSIZn_TypeDef  hctsiz;
 972:USB/core/usb_core.c ****   USB_OTG_HNPTXSTS_TypeDef hnptxsts; 
 973:USB/core/usb_core.c ****   USB_OTG_HPTXSTS_TypeDef  hptxsts; 
 974:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  intmsk;
 975:USB/core/usb_core.c ****   uint16_t                 len_words = 0;   
 976:USB/core/usb_core.c ****   
 977:USB/core/usb_core.c ****   uint16_t num_packets;
 978:USB/core/usb_core.c ****   uint16_t max_hc_pkt_count;
 979:USB/core/usb_core.c ****   
 980:USB/core/usb_core.c ****   max_hc_pkt_count = 256;
 981:USB/core/usb_core.c ****   hctsiz.d32 = 0;
 982:USB/core/usb_core.c ****   hcchar.d32 = 0;
 983:USB/core/usb_core.c ****   intmsk.d32 = 0;
 984:USB/core/usb_core.c ****   
 985:USB/core/usb_core.c ****   /* Compute the expected number of packets associated to the transfer */
 986:USB/core/usb_core.c ****   if (pdev->host.hc[hc_num].xfer_len > 0)
 987:USB/core/usb_core.c ****   {
 988:USB/core/usb_core.c ****     num_packets = (pdev->host.hc[hc_num].xfer_len + \
 989:USB/core/usb_core.c ****       pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
 990:USB/core/usb_core.c ****     
 991:USB/core/usb_core.c ****     if (num_packets > max_hc_pkt_count)
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 40


 992:USB/core/usb_core.c ****     {
 993:USB/core/usb_core.c ****       num_packets = max_hc_pkt_count;
 994:USB/core/usb_core.c ****       pdev->host.hc[hc_num].xfer_len = num_packets * \
 995:USB/core/usb_core.c ****         pdev->host.hc[hc_num].max_packet;
 996:USB/core/usb_core.c ****     }
 997:USB/core/usb_core.c ****   }
 998:USB/core/usb_core.c ****   else
 999:USB/core/usb_core.c ****   {
1000:USB/core/usb_core.c ****     num_packets = 1;
1001:USB/core/usb_core.c ****   }
1002:USB/core/usb_core.c ****   if (pdev->host.hc[hc_num].ep_is_in)
1003:USB/core/usb_core.c ****   {
1004:USB/core/usb_core.c ****     pdev->host.hc[hc_num].xfer_len = num_packets * \
1005:USB/core/usb_core.c ****       pdev->host.hc[hc_num].max_packet;
1006:USB/core/usb_core.c ****   }
1007:USB/core/usb_core.c ****   /* Initialize the HCTSIZn register */
1008:USB/core/usb_core.c ****   hctsiz.b.xfersize = pdev->host.hc[hc_num].xfer_len;
1009:USB/core/usb_core.c ****   hctsiz.b.pktcnt = num_packets;
1010:USB/core/usb_core.c ****   hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
1011:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
1012:USB/core/usb_core.c ****   
1013:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
1014:USB/core/usb_core.c ****   {
1015:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCDMA, (unsigned int)pdev->host.hc[hc_num].xfe
1016:USB/core/usb_core.c ****   }
1017:USB/core/usb_core.c ****   
1018:USB/core/usb_core.c ****   
1019:USB/core/usb_core.c ****   hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
1020:USB/core/usb_core.c ****   hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
1021:USB/core/usb_core.c ****   
1022:USB/core/usb_core.c ****   /* Set host channel enable */
1023:USB/core/usb_core.c ****   hcchar.b.chen = 1;
1024:USB/core/usb_core.c ****   hcchar.b.chdis = 0;
1025:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
1026:USB/core/usb_core.c ****   
1027:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0) /* Slave mode */
1028:USB/core/usb_core.c ****   {  
1029:USB/core/usb_core.c ****     if((pdev->host.hc[hc_num].ep_is_in == 0) && 
1030:USB/core/usb_core.c ****        (pdev->host.hc[hc_num].xfer_len > 0))
1031:USB/core/usb_core.c ****     {
1032:USB/core/usb_core.c ****       switch(pdev->host.hc[hc_num].ep_type) 
1033:USB/core/usb_core.c ****       {
1034:USB/core/usb_core.c ****         /* Non periodic transfer */
1035:USB/core/usb_core.c ****       case EP_TYPE_CTRL:
1036:USB/core/usb_core.c ****       case EP_TYPE_BULK:
1037:USB/core/usb_core.c ****         
1038:USB/core/usb_core.c ****         hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
1039:USB/core/usb_core.c ****         len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
1040:USB/core/usb_core.c ****         
1041:USB/core/usb_core.c ****         /* check if there is enough space in FIFO space */
1042:USB/core/usb_core.c ****         if(len_words > hnptxsts.b.nptxfspcavail)
1043:USB/core/usb_core.c ****         {
1044:USB/core/usb_core.c ****           /* need to process data in nptxfempty interrupt */
1045:USB/core/usb_core.c ****           intmsk.b.nptxfempty = 1;
1046:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);  
1047:USB/core/usb_core.c ****         }
1048:USB/core/usb_core.c ****         
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 41


1049:USB/core/usb_core.c ****         break;
1050:USB/core/usb_core.c ****         /* Periodic transfer */
1051:USB/core/usb_core.c ****       case EP_TYPE_INTR:
1052:USB/core/usb_core.c ****       case EP_TYPE_ISOC:
1053:USB/core/usb_core.c ****         hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
1054:USB/core/usb_core.c ****         len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
1055:USB/core/usb_core.c ****         /* check if there is enough space in FIFO space */
1056:USB/core/usb_core.c ****         if(len_words > hptxsts.b.ptxfspcavail) /* split the transfer */
1057:USB/core/usb_core.c ****         {
1058:USB/core/usb_core.c ****           /* need to process data in ptxfempty interrupt */
1059:USB/core/usb_core.c ****           intmsk.b.ptxfempty = 1;
1060:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);  
1061:USB/core/usb_core.c ****         }
1062:USB/core/usb_core.c ****         break;
1063:USB/core/usb_core.c ****         
1064:USB/core/usb_core.c ****       default:
1065:USB/core/usb_core.c ****         break;
1066:USB/core/usb_core.c ****       }
1067:USB/core/usb_core.c ****       
1068:USB/core/usb_core.c ****       /* Write packet into the Tx FIFO. */
1069:USB/core/usb_core.c ****       USB_OTG_WritePacket(pdev, 
1070:USB/core/usb_core.c ****                           pdev->host.hc[hc_num].xfer_buff , 
1071:USB/core/usb_core.c ****                           hc_num, pdev->host.hc[hc_num].xfer_len);
1072:USB/core/usb_core.c ****     }
1073:USB/core/usb_core.c ****   }
1074:USB/core/usb_core.c ****   return status;
1075:USB/core/usb_core.c **** }
1076:USB/core/usb_core.c **** 
1077:USB/core/usb_core.c **** 
1078:USB/core/usb_core.c **** /**
1079:USB/core/usb_core.c **** * @brief  USB_OTG_HC_Halt : Halt channel
1080:USB/core/usb_core.c **** * @param  pdev : Selected device
1081:USB/core/usb_core.c **** * @param  hc_num : channel number
1082:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1083:USB/core/usb_core.c **** */
1084:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_Halt(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
1085:USB/core/usb_core.c **** {
1086:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
1087:USB/core/usb_core.c ****   USB_OTG_HNPTXSTS_TypeDef            nptxsts;
1088:USB/core/usb_core.c ****   USB_OTG_HPTXSTS_TypeDef             hptxsts;
1089:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef              hcchar;
1090:USB/core/usb_core.c ****   
1091:USB/core/usb_core.c ****   nptxsts.d32 = 0;
1092:USB/core/usb_core.c ****   hptxsts.d32 = 0;
1093:USB/core/usb_core.c ****   hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
1094:USB/core/usb_core.c ****   hcchar.b.chen = 1;
1095:USB/core/usb_core.c ****   hcchar.b.chdis = 1;
1096:USB/core/usb_core.c ****   
1097:USB/core/usb_core.c ****   /* Check for space in the request queue to issue the halt. */
1098:USB/core/usb_core.c ****   if (hcchar.b.eptype == HCCHAR_CTRL || hcchar.b.eptype == HCCHAR_BULK)
1099:USB/core/usb_core.c ****   {
1100:USB/core/usb_core.c ****     nptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
1101:USB/core/usb_core.c ****     if (nptxsts.b.nptxqspcavail == 0)
1102:USB/core/usb_core.c ****     {
1103:USB/core/usb_core.c ****       hcchar.b.chen = 0;
1104:USB/core/usb_core.c ****     }
1105:USB/core/usb_core.c ****   }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 42


1106:USB/core/usb_core.c ****   else
1107:USB/core/usb_core.c ****   {
1108:USB/core/usb_core.c ****     hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
1109:USB/core/usb_core.c ****     if (hptxsts.b.ptxqspcavail == 0)
1110:USB/core/usb_core.c ****     {
1111:USB/core/usb_core.c ****       hcchar.b.chen = 0;
1112:USB/core/usb_core.c ****     }
1113:USB/core/usb_core.c ****   }
1114:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
1115:USB/core/usb_core.c ****   return status;
1116:USB/core/usb_core.c **** }
1117:USB/core/usb_core.c **** 
1118:USB/core/usb_core.c **** /**
1119:USB/core/usb_core.c **** * @brief  Issue a ping token
1120:USB/core/usb_core.c **** * @param  None
1121:USB/core/usb_core.c **** * @retval : None
1122:USB/core/usb_core.c **** */
1123:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_DoPing(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
1124:USB/core/usb_core.c **** {
1125:USB/core/usb_core.c ****   USB_OTG_STS               status = USB_OTG_OK;
1126:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef    hcchar;
1127:USB/core/usb_core.c ****   USB_OTG_HCTSIZn_TypeDef   hctsiz;  
1128:USB/core/usb_core.c ****   
1129:USB/core/usb_core.c ****   hctsiz.d32 = 0;
1130:USB/core/usb_core.c ****   hctsiz.b.dopng = 1;
1131:USB/core/usb_core.c ****   hctsiz.b.pktcnt = 1;
1132:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
1133:USB/core/usb_core.c ****   
1134:USB/core/usb_core.c ****   hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
1135:USB/core/usb_core.c ****   hcchar.b.chen = 1;
1136:USB/core/usb_core.c ****   hcchar.b.chdis = 0;
1137:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
1138:USB/core/usb_core.c ****   return status;  
1139:USB/core/usb_core.c **** }
1140:USB/core/usb_core.c **** 
1141:USB/core/usb_core.c **** /**
1142:USB/core/usb_core.c **** * @brief  Stop the device and clean up fifo's
1143:USB/core/usb_core.c **** * @param  None
1144:USB/core/usb_core.c **** * @retval : None
1145:USB/core/usb_core.c **** */
1146:USB/core/usb_core.c **** void USB_OTG_StopHost(USB_OTG_CORE_HANDLE *pdev)
1147:USB/core/usb_core.c **** {
1148:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef  hcchar;
1149:USB/core/usb_core.c ****   uint32_t                i;
1150:USB/core/usb_core.c ****   
1151:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HAINTMSK , 0);
1152:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HAINT,      0xFFFFFFFF);
1153:USB/core/usb_core.c ****   /* Flush out any leftover queued requests. */
1154:USB/core/usb_core.c ****   
1155:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
1156:USB/core/usb_core.c ****   {
1157:USB/core/usb_core.c ****     hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[i]->HCCHAR);
1158:USB/core/usb_core.c ****     hcchar.b.chen = 0;
1159:USB/core/usb_core.c ****     hcchar.b.chdis = 1;
1160:USB/core/usb_core.c ****     hcchar.b.epdir = 0;
1161:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[i]->HCCHAR, hcchar.d32);
1162:USB/core/usb_core.c ****   }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 43


1163:USB/core/usb_core.c ****   
1164:USB/core/usb_core.c ****   /* Flush the FIFO */
1165:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
1166:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev ,  0x10 );  
1167:USB/core/usb_core.c **** }
1168:USB/core/usb_core.c **** #endif
1169:USB/core/usb_core.c **** #ifdef USE_DEVICE_MODE
1170:USB/core/usb_core.c **** /*         PCD Core Layer       */
1171:USB/core/usb_core.c **** 
1172:USB/core/usb_core.c **** /**
1173:USB/core/usb_core.c **** * @brief  USB_OTG_InitDevSpeed :Initializes the DevSpd field of DCFG register 
1174:USB/core/usb_core.c **** *         depending the PHY type and the enumeration speed of the device.
1175:USB/core/usb_core.c **** * @param  pdev : Selected device
1176:USB/core/usb_core.c **** * @retval : None
1177:USB/core/usb_core.c **** */
1178:USB/core/usb_core.c **** void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
1179:USB/core/usb_core.c **** {
 1215              		.loc 1 1179 1 is_stmt 1 view -0
 1216              		.cfi_startproc
 1217              		@ args = 0, pretend = 0, frame = 0
 1218              		@ frame_needed = 0, uses_anonymous_args = 0
 1219              		@ link register save eliminated.
1180:USB/core/usb_core.c ****   USB_OTG_DCFG_TypeDef   dcfg;
 1220              		.loc 1 1180 3 view .LVU382
1181:USB/core/usb_core.c ****   
1182:USB/core/usb_core.c ****   dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 1221              		.loc 1 1182 3 view .LVU383
 1222              		.loc 1 1182 14 is_stmt 0 view .LVU384
 1223 0000 0269     		ldr	r2, [r0, #16]
 1224 0002 1368     		ldr	r3, [r2]
1183:USB/core/usb_core.c ****   dcfg.b.devspd = speed;
 1225              		.loc 1 1183 3 is_stmt 1 view .LVU385
 1226              		.loc 1 1183 17 is_stmt 0 view .LVU386
 1227 0004 61F30103 		bfi	r3, r1, #0, #2
 1228              	.LVL107:
1184:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 1229              		.loc 1 1184 3 is_stmt 1 view .LVU387
 1230 0008 1360     		str	r3, [r2]
1185:USB/core/usb_core.c **** }
 1231              		.loc 1 1185 1 is_stmt 0 view .LVU388
 1232 000a 7047     		bx	lr
 1233              		.cfi_endproc
 1234              	.LFE142:
 1236              		.section	.text.USB_OTG_EnableDevInt,"ax",%progbits
 1237              		.align	1
 1238              		.global	USB_OTG_EnableDevInt
 1239              		.syntax unified
 1240              		.thumb
 1241              		.thumb_func
 1242              		.fpu fpv4-sp-d16
 1244              	USB_OTG_EnableDevInt:
 1245              	.LVL108:
 1246              	.LFB144:
1186:USB/core/usb_core.c **** 
1187:USB/core/usb_core.c **** 
1188:USB/core/usb_core.c **** /**
1189:USB/core/usb_core.c **** * @brief  USB_OTG_CoreInitDev : Initializes the USB_OTG controller registers 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 44


1190:USB/core/usb_core.c **** *         for device mode
1191:USB/core/usb_core.c **** * @param  pdev : Selected device
1192:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1193:USB/core/usb_core.c **** */
1194:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
1195:USB/core/usb_core.c **** {
1196:USB/core/usb_core.c ****   USB_OTG_STS             status       = USB_OTG_OK;
1197:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
1198:USB/core/usb_core.c ****   uint32_t i;
1199:USB/core/usb_core.c ****   USB_OTG_DCFG_TypeDef    dcfg;
1200:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef    nptxfifosize;
1201:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef    txfifosize;
1202:USB/core/usb_core.c ****   USB_OTG_DIEPMSK_TypeDef msk;
1203:USB/core/usb_core.c ****   USB_OTG_DTHRCTL_TypeDef dthrctl;  
1204:USB/core/usb_core.c ****   
1205:USB/core/usb_core.c ****   depctl.d32 = 0;
1206:USB/core/usb_core.c ****   dcfg.d32 = 0;
1207:USB/core/usb_core.c ****   nptxfifosize.d32 = 0;
1208:USB/core/usb_core.c ****   txfifosize.d32 = 0;
1209:USB/core/usb_core.c ****   msk.d32 = 0;
1210:USB/core/usb_core.c ****   
1211:USB/core/usb_core.c ****   /* Restart the Phy Clock */
1212:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
1213:USB/core/usb_core.c ****   /* Device configuration register */
1214:USB/core/usb_core.c ****   dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
1215:USB/core/usb_core.c ****   dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
1216:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
1217:USB/core/usb_core.c ****   
1218:USB/core/usb_core.c **** #ifdef USB_OTG_FS_CORE
1219:USB/core/usb_core.c ****   if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
1220:USB/core/usb_core.c ****   {  
1221:USB/core/usb_core.c ****     
1222:USB/core/usb_core.c ****     /* Set Full speed phy */
1223:USB/core/usb_core.c ****     USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
1224:USB/core/usb_core.c ****     
1225:USB/core/usb_core.c ****     /* set Rx FIFO size */
1226:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
1227:USB/core/usb_core.c ****     
1228:USB/core/usb_core.c ****     /* EP0 TX*/
1229:USB/core/usb_core.c ****     nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
1230:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
1231:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
1232:USB/core/usb_core.c ****     
1233:USB/core/usb_core.c ****     
1234:USB/core/usb_core.c ****     /* EP1 TX*/
1235:USB/core/usb_core.c ****     txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
1236:USB/core/usb_core.c ****     txfifosize.b.depth = TX1_FIFO_FS_SIZE;
1237:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
1238:USB/core/usb_core.c ****     
1239:USB/core/usb_core.c ****     
1240:USB/core/usb_core.c ****     /* EP2 TX*/
1241:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1242:USB/core/usb_core.c ****     txfifosize.b.depth = TX2_FIFO_FS_SIZE;
1243:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
1244:USB/core/usb_core.c ****     
1245:USB/core/usb_core.c ****     
1246:USB/core/usb_core.c ****     /* EP3 TX*/  
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 45


1247:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1248:USB/core/usb_core.c ****     txfifosize.b.depth = TX3_FIFO_FS_SIZE;
1249:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
1250:USB/core/usb_core.c ****   }
1251:USB/core/usb_core.c **** #endif
1252:USB/core/usb_core.c **** #ifdef USB_OTG_HS_CORE
1253:USB/core/usb_core.c ****   if(pdev->cfg.coreID == USB_OTG_HS_CORE_ID  )
1254:USB/core/usb_core.c ****   {
1255:USB/core/usb_core.c ****     
1256:USB/core/usb_core.c ****     /* Set High speed phy */
1257:USB/core/usb_core.c ****     
1258:USB/core/usb_core.c ****     if(pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY)
1259:USB/core/usb_core.c ****     {
1260:USB/core/usb_core.c ****       USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_HIGH);
1261:USB/core/usb_core.c ****     }
1262:USB/core/usb_core.c ****     else /* set High speed phy in Full speed mode */
1263:USB/core/usb_core.c ****     {
1264:USB/core/usb_core.c ****       USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_HIGH_IN_FULL);
1265:USB/core/usb_core.c ****     }
1266:USB/core/usb_core.c ****     
1267:USB/core/usb_core.c ****     /* set Rx FIFO size */
1268:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_HS_SIZE);
1269:USB/core/usb_core.c ****     
1270:USB/core/usb_core.c ****     /* EP0 TX*/
1271:USB/core/usb_core.c ****     nptxfifosize.b.depth     = TX0_FIFO_HS_SIZE;
1272:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_HS_SIZE;
1273:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
1274:USB/core/usb_core.c ****     
1275:USB/core/usb_core.c ****     
1276:USB/core/usb_core.c ****     /* EP1 TX*/
1277:USB/core/usb_core.c ****     txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
1278:USB/core/usb_core.c ****     txfifosize.b.depth = TX1_FIFO_HS_SIZE;
1279:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
1280:USB/core/usb_core.c ****     
1281:USB/core/usb_core.c ****     
1282:USB/core/usb_core.c ****     /* EP2 TX*/
1283:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1284:USB/core/usb_core.c ****     txfifosize.b.depth = TX2_FIFO_HS_SIZE;
1285:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
1286:USB/core/usb_core.c ****     
1287:USB/core/usb_core.c ****     
1288:USB/core/usb_core.c ****     /* EP3 TX*/  
1289:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1290:USB/core/usb_core.c ****     txfifosize.b.depth = TX3_FIFO_HS_SIZE;
1291:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
1292:USB/core/usb_core.c ****     
1293:USB/core/usb_core.c ****     /* EP4 TX*/
1294:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1295:USB/core/usb_core.c ****     txfifosize.b.depth = TX4_FIFO_HS_SIZE;
1296:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[3], txfifosize.d32 );
1297:USB/core/usb_core.c ****     
1298:USB/core/usb_core.c ****     
1299:USB/core/usb_core.c ****     /* EP5 TX*/  
1300:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1301:USB/core/usb_core.c ****     txfifosize.b.depth = TX5_FIFO_HS_SIZE;
1302:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
1303:USB/core/usb_core.c ****   }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 46


1304:USB/core/usb_core.c **** #endif  
1305:USB/core/usb_core.c ****   /* Flush the FIFOs */
1306:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
1307:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
1308:USB/core/usb_core.c ****   /* Clear all pending Device Interrupts */
1309:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
1310:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
1311:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
1312:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
1313:USB/core/usb_core.c ****   
1314:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.dev_endpoints; i++)
1315:USB/core/usb_core.c ****   {
1316:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
1317:USB/core/usb_core.c ****     if (depctl.b.epena)
1318:USB/core/usb_core.c ****     {
1319:USB/core/usb_core.c ****       depctl.d32 = 0;
1320:USB/core/usb_core.c ****       depctl.b.epdis = 1;
1321:USB/core/usb_core.c ****       depctl.b.snak = 1;
1322:USB/core/usb_core.c ****     }
1323:USB/core/usb_core.c ****     else
1324:USB/core/usb_core.c ****     {
1325:USB/core/usb_core.c ****       depctl.d32 = 0;
1326:USB/core/usb_core.c ****     }
1327:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
1328:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
1329:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
1330:USB/core/usb_core.c ****   }
1331:USB/core/usb_core.c ****   for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
1332:USB/core/usb_core.c ****   {
1333:USB/core/usb_core.c ****     USB_OTG_DEPCTL_TypeDef  depctl;
1334:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
1335:USB/core/usb_core.c ****     if (depctl.b.epena)
1336:USB/core/usb_core.c ****     {
1337:USB/core/usb_core.c ****       depctl.d32 = 0;
1338:USB/core/usb_core.c ****       depctl.b.epdis = 1;
1339:USB/core/usb_core.c ****       depctl.b.snak = 1;
1340:USB/core/usb_core.c ****     }
1341:USB/core/usb_core.c ****     else
1342:USB/core/usb_core.c ****     {
1343:USB/core/usb_core.c ****       depctl.d32 = 0;
1344:USB/core/usb_core.c ****     }
1345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
1346:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
1347:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
1348:USB/core/usb_core.c ****   }
1349:USB/core/usb_core.c ****   msk.d32 = 0;
1350:USB/core/usb_core.c ****   msk.b.txfifoundrn = 1;
1351:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
1352:USB/core/usb_core.c ****   
1353:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
1354:USB/core/usb_core.c ****   {
1355:USB/core/usb_core.c ****     dthrctl.d32 = 0;
1356:USB/core/usb_core.c ****     dthrctl.b.non_iso_thr_en = 1;
1357:USB/core/usb_core.c ****     dthrctl.b.iso_thr_en = 1;
1358:USB/core/usb_core.c ****     dthrctl.b.tx_thr_len = 64;
1359:USB/core/usb_core.c ****     dthrctl.b.rx_thr_en = 1;
1360:USB/core/usb_core.c ****     dthrctl.b.rx_thr_len = 64;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 47


1361:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
1362:USB/core/usb_core.c ****   }
1363:USB/core/usb_core.c ****   USB_OTG_EnableDevInt(pdev);
1364:USB/core/usb_core.c ****   return status;
1365:USB/core/usb_core.c **** }
1366:USB/core/usb_core.c **** 
1367:USB/core/usb_core.c **** 
1368:USB/core/usb_core.c **** /**
1369:USB/core/usb_core.c **** * @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
1370:USB/core/usb_core.c **** * @param  pdev : Selected device
1371:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1372:USB/core/usb_core.c **** */
1373:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
1374:USB/core/usb_core.c **** {
 1247              		.loc 1 1374 1 is_stmt 1 view -0
 1248              		.cfi_startproc
 1249              		@ args = 0, pretend = 0, frame = 0
 1250              		@ frame_needed = 0, uses_anonymous_args = 0
 1251              		.loc 1 1374 1 is_stmt 0 view .LVU390
 1252 0000 38B5     		push	{r3, r4, r5, lr}
 1253              	.LCFI19:
 1254              		.cfi_def_cfa_offset 16
 1255              		.cfi_offset 3, -16
 1256              		.cfi_offset 4, -12
 1257              		.cfi_offset 5, -8
 1258              		.cfi_offset 14, -4
 1259 0002 0546     		mov	r5, r0
1375:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 1260              		.loc 1 1375 3 is_stmt 1 view .LVU391
 1261              	.LVL109:
1376:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  intmsk;
 1262              		.loc 1 1376 3 view .LVU392
1377:USB/core/usb_core.c ****   
1378:USB/core/usb_core.c ****   intmsk.d32 = 0;
 1263              		.loc 1 1378 3 view .LVU393
 1264              		.loc 1 1378 14 is_stmt 0 view .LVU394
 1265 0004 0024     		movs	r4, #0
 1266              	.LVL110:
1379:USB/core/usb_core.c ****   
1380:USB/core/usb_core.c ****   /* Disable all interrupts. */
1381:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 1267              		.loc 1 1381 3 is_stmt 1 view .LVU395
 1268 0006 C368     		ldr	r3, [r0, #12]
 1269              	.LVL111:
 1270              		.loc 1 1381 3 is_stmt 0 view .LVU396
 1271 0008 9C61     		str	r4, [r3, #24]
1382:USB/core/usb_core.c ****   /* Clear any pending interrupts */
1383:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 1272              		.loc 1 1383 3 is_stmt 1 view .LVU397
 1273 000a C368     		ldr	r3, [r0, #12]
 1274 000c 6FF08042 		mvn	r2, #1073741824
 1275 0010 5A61     		str	r2, [r3, #20]
1384:USB/core/usb_core.c ****   /* Enable the common interrupts */
1385:USB/core/usb_core.c ****   USB_OTG_EnableCommonInt(pdev);
 1276              		.loc 1 1385 3 view .LVU398
 1277 0012 FFF7FEFF 		bl	USB_OTG_EnableCommonInt
 1278              	.LVL112:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 48


1386:USB/core/usb_core.c ****   
1387:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0)
 1279              		.loc 1 1387 3 view .LVU399
 1280              		.loc 1 1387 16 is_stmt 0 view .LVU400
 1281 0016 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 1282              		.loc 1 1387 6 view .LVU401
 1283 0018 03B9     		cbnz	r3, .L73
1388:USB/core/usb_core.c ****   {
1389:USB/core/usb_core.c ****     intmsk.b.rxstsqlvl = 1;
 1284              		.loc 1 1389 5 is_stmt 1 view .LVU402
 1285              		.loc 1 1389 24 is_stmt 0 view .LVU403
 1286 001a 1024     		movs	r4, #16
 1287              	.LVL113:
 1288              	.L73:
1390:USB/core/usb_core.c ****   }
1391:USB/core/usb_core.c ****   
1392:USB/core/usb_core.c ****   /* Enable interrupts matching to the Device mode ONLY */
1393:USB/core/usb_core.c ****   intmsk.b.usbsuspend = 1;
 1289              		.loc 1 1393 3 is_stmt 1 view .LVU404
1394:USB/core/usb_core.c ****   intmsk.b.usbreset   = 1;
 1290              		.loc 1 1394 3 view .LVU405
1395:USB/core/usb_core.c ****   intmsk.b.enumdone   = 1;
 1291              		.loc 1 1395 3 view .LVU406
1396:USB/core/usb_core.c ****   intmsk.b.inepintr   = 1;
 1292              		.loc 1 1396 3 view .LVU407
1397:USB/core/usb_core.c ****   intmsk.b.outepintr  = 1;
 1293              		.loc 1 1397 3 view .LVU408
1398:USB/core/usb_core.c ****   intmsk.b.sofintr    = 1; 
 1294              		.loc 1 1398 3 view .LVU409
1399:USB/core/usb_core.c ****   
1400:USB/core/usb_core.c ****   intmsk.b.incomplisoin    = 1; 
 1295              		.loc 1 1400 3 view .LVU410
1401:USB/core/usb_core.c ****   intmsk.b.incomplisoout    = 1;   
 1296              		.loc 1 1401 3 view .LVU411
 1297              		.loc 1 1401 29 is_stmt 0 view .LVU412
 1298 001c 44F47014 		orr	r4, r4, #3932160
 1299              	.LVL114:
 1300              		.loc 1 1401 29 view .LVU413
 1301 0020 44F46054 		orr	r4, r4, #14336
 1302              	.LVL115:
 1303              		.loc 1 1401 29 view .LVU414
 1304 0024 44F00804 		orr	r4, r4, #8
 1305              	.LVL116:
1402:USB/core/usb_core.c **** #ifdef VBUS_SENSING_ENABLED
1403:USB/core/usb_core.c ****   intmsk.b.sessreqintr    = 1; 
1404:USB/core/usb_core.c ****   intmsk.b.otgintr    = 1;    
1405:USB/core/usb_core.c **** #endif  
1406:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 1306              		.loc 1 1406 3 is_stmt 1 view .LVU415
 1307 0028 EA68     		ldr	r2, [r5, #12]
 1308 002a 9369     		ldr	r3, [r2, #24]
 1309              	.LVL117:
 1310              		.loc 1 1406 3 is_stmt 0 view .LVU416
 1311 002c 23EA0403 		bic	r3, r3, r4
 1312 0030 1C43     		orrs	r4, r4, r3
 1313              	.LVL118:
 1314              		.loc 1 1406 3 view .LVU417
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 49


 1315 0032 9461     		str	r4, [r2, #24]
1407:USB/core/usb_core.c ****   return status;
 1316              		.loc 1 1407 3 is_stmt 1 view .LVU418
1408:USB/core/usb_core.c **** }
 1317              		.loc 1 1408 1 is_stmt 0 view .LVU419
 1318 0034 0020     		movs	r0, #0
 1319 0036 38BD     		pop	{r3, r4, r5, pc}
 1320              		.loc 1 1408 1 view .LVU420
 1321              		.cfi_endproc
 1322              	.LFE144:
 1324              		.section	.text.USB_OTG_CoreInitDev,"ax",%progbits
 1325              		.align	1
 1326              		.global	USB_OTG_CoreInitDev
 1327              		.syntax unified
 1328              		.thumb
 1329              		.thumb_func
 1330              		.fpu fpv4-sp-d16
 1332              	USB_OTG_CoreInitDev:
 1333              	.LVL119:
 1334              	.LFB143:
1195:USB/core/usb_core.c ****   USB_OTG_STS             status       = USB_OTG_OK;
 1335              		.loc 1 1195 1 is_stmt 1 view -0
 1336              		.cfi_startproc
 1337              		@ args = 0, pretend = 0, frame = 0
 1338              		@ frame_needed = 0, uses_anonymous_args = 0
1195:USB/core/usb_core.c ****   USB_OTG_STS             status       = USB_OTG_OK;
 1339              		.loc 1 1195 1 is_stmt 0 view .LVU422
 1340 0000 10B5     		push	{r4, lr}
 1341              	.LCFI20:
 1342              		.cfi_def_cfa_offset 8
 1343              		.cfi_offset 4, -8
 1344              		.cfi_offset 14, -4
 1345 0002 0446     		mov	r4, r0
1196:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 1346              		.loc 1 1196 3 is_stmt 1 view .LVU423
 1347              	.LVL120:
1197:USB/core/usb_core.c ****   uint32_t i;
 1348              		.loc 1 1197 3 view .LVU424
1198:USB/core/usb_core.c ****   USB_OTG_DCFG_TypeDef    dcfg;
 1349              		.loc 1 1198 3 view .LVU425
1199:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef    nptxfifosize;
 1350              		.loc 1 1199 3 view .LVU426
1200:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef    txfifosize;
 1351              		.loc 1 1200 3 view .LVU427
1201:USB/core/usb_core.c ****   USB_OTG_DIEPMSK_TypeDef msk;
 1352              		.loc 1 1201 3 view .LVU428
1202:USB/core/usb_core.c ****   USB_OTG_DTHRCTL_TypeDef dthrctl;  
 1353              		.loc 1 1202 3 view .LVU429
1203:USB/core/usb_core.c ****   
 1354              		.loc 1 1203 3 view .LVU430
1205:USB/core/usb_core.c ****   dcfg.d32 = 0;
 1355              		.loc 1 1205 3 view .LVU431
1206:USB/core/usb_core.c ****   nptxfifosize.d32 = 0;
 1356              		.loc 1 1206 3 view .LVU432
1207:USB/core/usb_core.c ****   txfifosize.d32 = 0;
 1357              		.loc 1 1207 3 view .LVU433
1208:USB/core/usb_core.c ****   msk.d32 = 0;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 50


 1358              		.loc 1 1208 3 view .LVU434
1209:USB/core/usb_core.c ****   
 1359              		.loc 1 1209 3 view .LVU435
1209:USB/core/usb_core.c ****   
 1360              		.loc 1 1209 11 is_stmt 0 view .LVU436
 1361 0004 0021     		movs	r1, #0
 1362              	.LVL121:
1212:USB/core/usb_core.c ****   /* Device configuration register */
 1363              		.loc 1 1212 3 is_stmt 1 view .LVU437
 1364 0006 D0F80C31 		ldr	r3, [r0, #268]
 1365              	.LVL122:
1212:USB/core/usb_core.c ****   /* Device configuration register */
 1366              		.loc 1 1212 3 is_stmt 0 view .LVU438
 1367 000a 1960     		str	r1, [r3]
1214:USB/core/usb_core.c ****   dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 1368              		.loc 1 1214 3 is_stmt 1 view .LVU439
1214:USB/core/usb_core.c ****   dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 1369              		.loc 1 1214 14 is_stmt 0 view .LVU440
 1370 000c 0269     		ldr	r2, [r0, #16]
 1371 000e 1368     		ldr	r3, [r2]
1215:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 1372              		.loc 1 1215 3 is_stmt 1 view .LVU441
1215:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 1373              		.loc 1 1215 19 is_stmt 0 view .LVU442
 1374 0010 61F3CC23 		bfi	r3, r1, #11, #2
 1375              	.LVL123:
1216:USB/core/usb_core.c ****   
 1376              		.loc 1 1216 3 is_stmt 1 view .LVU443
 1377 0014 1360     		str	r3, [r2]
1219:USB/core/usb_core.c ****   {  
 1378              		.loc 1 1219 3 view .LVU444
1219:USB/core/usb_core.c ****   {  
 1379              		.loc 1 1219 15 is_stmt 0 view .LVU445
 1380 0016 C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 1381              	.LVL124:
1219:USB/core/usb_core.c ****   {  
 1382              		.loc 1 1219 5 view .LVU446
 1383 0018 012B     		cmp	r3, #1
 1384 001a 12D0     		beq	.L87
 1385              	.LVL125:
 1386              	.L76:
1306:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
 1387              		.loc 1 1306 3 is_stmt 1 view .LVU447
 1388 001c 1021     		movs	r1, #16
 1389              	.LVL126:
1306:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
 1390              		.loc 1 1306 3 is_stmt 0 view .LVU448
 1391 001e 2046     		mov	r0, r4
 1392 0020 FFF7FEFF 		bl	USB_OTG_FlushTxFifo
 1393              	.LVL127:
1307:USB/core/usb_core.c ****   /* Clear all pending Device Interrupts */
 1394              		.loc 1 1307 3 is_stmt 1 view .LVU449
 1395 0024 2046     		mov	r0, r4
 1396 0026 FFF7FEFF 		bl	USB_OTG_FlushRxFifo
 1397              	.LVL128:
1309:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 1398              		.loc 1 1309 3 view .LVU450
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 51


 1399 002a 2269     		ldr	r2, [r4, #16]
 1400 002c 0023     		movs	r3, #0
 1401 002e 1361     		str	r3, [r2, #16]
1310:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 1402              		.loc 1 1310 3 view .LVU451
 1403 0030 2269     		ldr	r2, [r4, #16]
 1404 0032 5361     		str	r3, [r2, #20]
1311:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 1405              		.loc 1 1311 3 view .LVU452
 1406 0034 2269     		ldr	r2, [r4, #16]
 1407 0036 4FF0FF31 		mov	r1, #-1
 1408 003a 9161     		str	r1, [r2, #24]
1312:USB/core/usb_core.c ****   
 1409              		.loc 1 1312 3 view .LVU453
 1410 003c 2269     		ldr	r2, [r4, #16]
 1411 003e D361     		str	r3, [r2, #28]
1314:USB/core/usb_core.c ****   {
 1412              		.loc 1 1314 3 view .LVU454
 1413              	.LVL129:
1314:USB/core/usb_core.c ****   {
 1414              		.loc 1 1314 3 is_stmt 0 view .LVU455
 1415 0040 24E0     		b	.L77
 1416              	.LVL130:
 1417              	.L87:
1223:USB/core/usb_core.c ****     
 1418              		.loc 1 1223 5 is_stmt 1 view .LVU456
 1419 0042 0321     		movs	r1, #3
 1420              	.LVL131:
1223:USB/core/usb_core.c ****     
 1421              		.loc 1 1223 5 is_stmt 0 view .LVU457
 1422 0044 FFF7FEFF 		bl	USB_OTG_InitDevSpeed
 1423              	.LVL132:
1226:USB/core/usb_core.c ****     
 1424              		.loc 1 1226 5 is_stmt 1 view .LVU458
 1425 0048 E368     		ldr	r3, [r4, #12]
 1426 004a 8022     		movs	r2, #128
 1427 004c 5A62     		str	r2, [r3, #36]
1229:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 1428              		.loc 1 1229 5 view .LVU459
1230:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 1429              		.loc 1 1230 5 view .LVU460
1231:USB/core/usb_core.c ****     
 1430              		.loc 1 1231 5 view .LVU461
 1431 004e E368     		ldr	r3, [r4, #12]
 1432 0050 02F50012 		add	r2, r2, #2097152
 1433 0054 9A62     		str	r2, [r3, #40]
1235:USB/core/usb_core.c ****     txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 1434              		.loc 1 1235 5 view .LVU462
1236:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 1435              		.loc 1 1236 5 view .LVU463
1237:USB/core/usb_core.c ****     
 1436              		.loc 1 1237 5 view .LVU464
 1437 0056 E368     		ldr	r3, [r4, #12]
 1438 0058 294A     		ldr	r2, .L93
 1439 005a C3F80421 		str	r2, [r3, #260]
1241:USB/core/usb_core.c ****     txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 1440              		.loc 1 1241 5 view .LVU465
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 52


1242:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 1441              		.loc 1 1242 5 view .LVU466
1243:USB/core/usb_core.c ****     
 1442              		.loc 1 1243 5 view .LVU467
 1443 005e E368     		ldr	r3, [r4, #12]
 1444 0060 284A     		ldr	r2, .L93+4
 1445 0062 C3F80821 		str	r2, [r3, #264]
1247:USB/core/usb_core.c ****     txfifosize.b.depth = TX3_FIFO_FS_SIZE;
 1446              		.loc 1 1247 5 view .LVU468
1248:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 1447              		.loc 1 1248 5 view .LVU469
1249:USB/core/usb_core.c ****   }
 1448              		.loc 1 1249 5 view .LVU470
 1449 0066 E368     		ldr	r3, [r4, #12]
 1450 0068 4FF4A072 		mov	r2, #320
 1451 006c C3F80C21 		str	r2, [r3, #268]
 1452 0070 D4E7     		b	.L76
 1453              	.LVL133:
 1454              	.L89:
1319:USB/core/usb_core.c ****       depctl.b.epdis = 1;
 1455              		.loc 1 1319 7 view .LVU471
1320:USB/core/usb_core.c ****       depctl.b.snak = 1;
 1456              		.loc 1 1320 7 view .LVU472
1321:USB/core/usb_core.c ****     }
 1457              		.loc 1 1321 7 view .LVU473
1321:USB/core/usb_core.c ****     }
 1458              		.loc 1 1321 21 is_stmt 0 view .LVU474
 1459 0072 4FF09041 		mov	r1, #1207959552
 1460              	.LVL134:
 1461              	.L79:
1327:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 1462              		.loc 1 1327 5 is_stmt 1 discriminator 2 view .LVU475
1327:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 1463              		.loc 1 1327 5 is_stmt 0 discriminator 2 view .LVU476
 1464 0076 1160     		str	r1, [r2]
1328:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 1465              		.loc 1 1328 5 is_stmt 1 discriminator 2 view .LVU477
 1466 0078 1A1D     		adds	r2, r3, #4
 1467 007a 04EB8202 		add	r2, r4, r2, lsl #2
 1468 007e 9168     		ldr	r1, [r2, #8]
 1469              	.LVL135:
1328:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 1470              		.loc 1 1328 5 is_stmt 0 discriminator 2 view .LVU478
 1471 0080 0020     		movs	r0, #0
 1472 0082 0861     		str	r0, [r1, #16]
1329:USB/core/usb_core.c ****   }
 1473              		.loc 1 1329 5 is_stmt 1 discriminator 2 view .LVU479
 1474 0084 9268     		ldr	r2, [r2, #8]
 1475 0086 FF21     		movs	r1, #255
 1476 0088 9160     		str	r1, [r2, #8]
1314:USB/core/usb_core.c ****   {
 1477              		.loc 1 1314 44 discriminator 2 view .LVU480
1314:USB/core/usb_core.c ****   {
 1478              		.loc 1 1314 45 is_stmt 0 discriminator 2 view .LVU481
 1479 008a 0133     		adds	r3, r3, #1
 1480              	.LVL136:
 1481              	.L77:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 53


1314:USB/core/usb_core.c ****   {
 1482              		.loc 1 1314 15 is_stmt 1 discriminator 1 view .LVU482
1314:USB/core/usb_core.c ****   {
 1483              		.loc 1 1314 28 is_stmt 0 discriminator 1 view .LVU483
 1484 008c 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
1314:USB/core/usb_core.c ****   {
 1485              		.loc 1 1314 3 discriminator 1 view .LVU484
 1486 008e 9A42     		cmp	r2, r3
 1487 0090 08D9     		bls	.L88
1316:USB/core/usb_core.c ****     if (depctl.b.epena)
 1488              		.loc 1 1316 5 is_stmt 1 view .LVU485
1316:USB/core/usb_core.c ****     if (depctl.b.epena)
 1489              		.loc 1 1316 18 is_stmt 0 view .LVU486
 1490 0092 1A1D     		adds	r2, r3, #4
 1491 0094 04EB8202 		add	r2, r4, r2, lsl #2
 1492 0098 9268     		ldr	r2, [r2, #8]
 1493 009a 1168     		ldr	r1, [r2]
1317:USB/core/usb_core.c ****     {
 1494              		.loc 1 1317 5 is_stmt 1 view .LVU487
1317:USB/core/usb_core.c ****     {
 1495              		.loc 1 1317 8 is_stmt 0 view .LVU488
 1496 009c 0029     		cmp	r1, #0
 1497 009e E8DB     		blt	.L89
1325:USB/core/usb_core.c ****     }
 1498              		.loc 1 1325 7 is_stmt 1 view .LVU489
1325:USB/core/usb_core.c ****     }
 1499              		.loc 1 1325 18 is_stmt 0 view .LVU490
 1500 00a0 0021     		movs	r1, #0
1325:USB/core/usb_core.c ****     }
 1501              		.loc 1 1325 18 view .LVU491
 1502 00a2 E8E7     		b	.L79
 1503              	.L88:
1331:USB/core/usb_core.c ****   {
 1504              		.loc 1 1331 10 view .LVU492
 1505 00a4 0023     		movs	r3, #0
 1506              	.LVL137:
1331:USB/core/usb_core.c ****   {
 1507              		.loc 1 1331 10 view .LVU493
 1508 00a6 0DE0     		b	.L81
 1509              	.LVL138:
 1510              	.L91:
 1511              	.LBB3:
1337:USB/core/usb_core.c ****       depctl.b.epdis = 1;
 1512              		.loc 1 1337 7 is_stmt 1 view .LVU494
1338:USB/core/usb_core.c ****       depctl.b.snak = 1;
 1513              		.loc 1 1338 7 view .LVU495
1339:USB/core/usb_core.c ****     }
 1514              		.loc 1 1339 7 view .LVU496
1339:USB/core/usb_core.c ****     }
 1515              		.loc 1 1339 21 is_stmt 0 view .LVU497
 1516 00a8 4FF09041 		mov	r1, #1207959552
 1517              	.LVL139:
 1518              	.L83:
1345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 1519              		.loc 1 1345 5 is_stmt 1 discriminator 2 view .LVU498
1345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 1520              		.loc 1 1345 5 is_stmt 0 discriminator 2 view .LVU499
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 54


 1521 00ac 1160     		str	r1, [r2]
1346:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 1522              		.loc 1 1346 5 is_stmt 1 discriminator 2 view .LVU500
 1523 00ae 03F11402 		add	r2, r3, #20
 1524 00b2 04EB8202 		add	r2, r4, r2, lsl #2
 1525 00b6 5168     		ldr	r1, [r2, #4]
 1526              	.LVL140:
1346:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 1527              		.loc 1 1346 5 is_stmt 0 discriminator 2 view .LVU501
 1528 00b8 0020     		movs	r0, #0
 1529 00ba 0861     		str	r0, [r1, #16]
1347:USB/core/usb_core.c ****   }
 1530              		.loc 1 1347 5 is_stmt 1 discriminator 2 view .LVU502
 1531 00bc 5268     		ldr	r2, [r2, #4]
 1532 00be FF21     		movs	r1, #255
 1533 00c0 9160     		str	r1, [r2, #8]
 1534              	.LBE3:
1331:USB/core/usb_core.c ****   {
 1535              		.loc 1 1331 45 discriminator 2 view .LVU503
1331:USB/core/usb_core.c ****   {
 1536              		.loc 1 1331 46 is_stmt 0 discriminator 2 view .LVU504
 1537 00c2 0133     		adds	r3, r3, #1
 1538              	.LVL141:
 1539              	.L81:
1331:USB/core/usb_core.c ****   {
 1540              		.loc 1 1331 15 is_stmt 1 discriminator 1 view .LVU505
1331:USB/core/usb_core.c ****   {
 1541              		.loc 1 1331 29 is_stmt 0 discriminator 1 view .LVU506
 1542 00c4 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
1331:USB/core/usb_core.c ****   {
 1543              		.loc 1 1331 3 discriminator 1 view .LVU507
 1544 00c6 9A42     		cmp	r2, r3
 1545 00c8 09D9     		bls	.L90
 1546              	.LBB4:
1333:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 1547              		.loc 1 1333 5 is_stmt 1 view .LVU508
1334:USB/core/usb_core.c ****     if (depctl.b.epena)
 1548              		.loc 1 1334 5 view .LVU509
1334:USB/core/usb_core.c ****     if (depctl.b.epena)
 1549              		.loc 1 1334 18 is_stmt 0 view .LVU510
 1550 00ca 03F11402 		add	r2, r3, #20
 1551 00ce 04EB8202 		add	r2, r4, r2, lsl #2
 1552 00d2 5268     		ldr	r2, [r2, #4]
 1553 00d4 1168     		ldr	r1, [r2]
1335:USB/core/usb_core.c ****     {
 1554              		.loc 1 1335 5 is_stmt 1 view .LVU511
1335:USB/core/usb_core.c ****     {
 1555              		.loc 1 1335 8 is_stmt 0 view .LVU512
 1556 00d6 0029     		cmp	r1, #0
 1557 00d8 E6DB     		blt	.L91
1343:USB/core/usb_core.c ****     }
 1558              		.loc 1 1343 7 is_stmt 1 view .LVU513
1343:USB/core/usb_core.c ****     }
 1559              		.loc 1 1343 18 is_stmt 0 view .LVU514
 1560 00da 0021     		movs	r1, #0
1343:USB/core/usb_core.c ****     }
 1561              		.loc 1 1343 18 view .LVU515
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 55


 1562 00dc E6E7     		b	.L83
 1563              	.L90:
 1564              	.LBE4:
1349:USB/core/usb_core.c ****   msk.b.txfifoundrn = 1;
 1565              		.loc 1 1349 3 is_stmt 1 view .LVU516
1350:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 1566              		.loc 1 1350 3 view .LVU517
1351:USB/core/usb_core.c ****   
 1567              		.loc 1 1351 3 view .LVU518
 1568 00de 2269     		ldr	r2, [r4, #16]
 1569 00e0 1369     		ldr	r3, [r2, #16]
 1570              	.LVL142:
1351:USB/core/usb_core.c ****   
 1571              		.loc 1 1351 3 is_stmt 0 view .LVU519
 1572 00e2 43F48073 		orr	r3, r3, #256
 1573 00e6 1361     		str	r3, [r2, #16]
1353:USB/core/usb_core.c ****   {
 1574              		.loc 1 1353 3 is_stmt 1 view .LVU520
1353:USB/core/usb_core.c ****   {
 1575              		.loc 1 1353 16 is_stmt 0 view .LVU521
 1576 00e8 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
1353:USB/core/usb_core.c ****   {
 1577              		.loc 1 1353 6 view .LVU522
 1578 00ea 012B     		cmp	r3, #1
 1579 00ec 04D0     		beq	.L92
 1580              	.L85:
1363:USB/core/usb_core.c ****   return status;
 1581              		.loc 1 1363 3 is_stmt 1 view .LVU523
 1582 00ee 2046     		mov	r0, r4
 1583 00f0 FFF7FEFF 		bl	USB_OTG_EnableDevInt
 1584              	.LVL143:
1364:USB/core/usb_core.c **** }
 1585              		.loc 1 1364 3 view .LVU524
1365:USB/core/usb_core.c **** 
 1586              		.loc 1 1365 1 is_stmt 0 view .LVU525
 1587 00f4 0020     		movs	r0, #0
 1588 00f6 10BD     		pop	{r4, pc}
 1589              	.LVL144:
 1590              	.L92:
1355:USB/core/usb_core.c ****     dthrctl.b.non_iso_thr_en = 1;
 1591              		.loc 1 1355 5 is_stmt 1 view .LVU526
1356:USB/core/usb_core.c ****     dthrctl.b.iso_thr_en = 1;
 1592              		.loc 1 1356 5 view .LVU527
1357:USB/core/usb_core.c ****     dthrctl.b.tx_thr_len = 64;
 1593              		.loc 1 1357 5 view .LVU528
1358:USB/core/usb_core.c ****     dthrctl.b.rx_thr_en = 1;
 1594              		.loc 1 1358 5 view .LVU529
1359:USB/core/usb_core.c ****     dthrctl.b.rx_thr_len = 64;
 1595              		.loc 1 1359 5 view .LVU530
1360:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 1596              		.loc 1 1360 5 view .LVU531
1361:USB/core/usb_core.c ****   }
 1597              		.loc 1 1361 5 view .LVU532
 1598 00f8 2369     		ldr	r3, [r4, #16]
 1599 00fa 034A     		ldr	r2, .L93+8
 1600 00fc 1A63     		str	r2, [r3, #48]
 1601 00fe F6E7     		b	.L85
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 56


 1602              	.L94:
 1603              		.align	2
 1604              	.L93:
 1605 0100 A0008000 		.word	8388768
 1606 0104 20012000 		.word	2097440
 1607 0108 03018100 		.word	8454403
 1608              		.cfi_endproc
 1609              	.LFE143:
 1611              		.section	.text.USB_OTG_GetDeviceSpeed,"ax",%progbits
 1612              		.align	1
 1613              		.global	USB_OTG_GetDeviceSpeed
 1614              		.syntax unified
 1615              		.thumb
 1616              		.thumb_func
 1617              		.fpu fpv4-sp-d16
 1619              	USB_OTG_GetDeviceSpeed:
 1620              	.LVL145:
 1621              	.LFB145:
1409:USB/core/usb_core.c **** 
1410:USB/core/usb_core.c **** 
1411:USB/core/usb_core.c **** /**
1412:USB/core/usb_core.c **** * @brief  USB_OTG_GetDeviceSpeed
1413:USB/core/usb_core.c **** *         Get the device speed from the device status register
1414:USB/core/usb_core.c **** * @param  None
1415:USB/core/usb_core.c **** * @retval status
1416:USB/core/usb_core.c **** */
1417:USB/core/usb_core.c **** enum USB_OTG_SPEED USB_OTG_GetDeviceSpeed (USB_OTG_CORE_HANDLE *pdev)
1418:USB/core/usb_core.c **** {
 1622              		.loc 1 1418 1 view -0
 1623              		.cfi_startproc
 1624              		@ args = 0, pretend = 0, frame = 0
 1625              		@ frame_needed = 0, uses_anonymous_args = 0
 1626              		@ link register save eliminated.
1419:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef  dsts;
 1627              		.loc 1 1419 3 view .LVU534
1420:USB/core/usb_core.c ****   enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
 1628              		.loc 1 1420 3 view .LVU535
1421:USB/core/usb_core.c ****   
1422:USB/core/usb_core.c ****   
1423:USB/core/usb_core.c ****   dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 1629              		.loc 1 1423 3 view .LVU536
 1630              		.loc 1 1423 14 is_stmt 0 view .LVU537
 1631 0000 0369     		ldr	r3, [r0, #16]
 1632 0002 9B68     		ldr	r3, [r3, #8]
1424:USB/core/usb_core.c ****   
1425:USB/core/usb_core.c ****   switch (dsts.b.enumspd)
 1633              		.loc 1 1425 3 is_stmt 1 view .LVU538
 1634              		.loc 1 1425 17 is_stmt 0 view .LVU539
 1635 0004 C3F34103 		ubfx	r3, r3, #1, #2
 1636              		.loc 1 1425 3 view .LVU540
 1637 0008 022B     		cmp	r3, #2
 1638 000a 07D0     		beq	.L97
 1639 000c 032B     		cmp	r3, #3
 1640 000e 07D0     		beq	.L98
 1641 0010 012B     		cmp	r3, #1
 1642 0012 01D0     		beq	.L100
 1643 0014 0320     		movs	r0, #3
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 57


 1644              	.LVL146:
1426:USB/core/usb_core.c ****   {
1427:USB/core/usb_core.c ****   case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
1428:USB/core/usb_core.c ****     speed = USB_SPEED_HIGH;
1429:USB/core/usb_core.c ****     break;
1430:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
1431:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_48MHZ:
1432:USB/core/usb_core.c ****     speed = USB_SPEED_FULL;
1433:USB/core/usb_core.c ****     break;
1434:USB/core/usb_core.c ****     
1435:USB/core/usb_core.c ****   case DSTS_ENUMSPD_LS_PHY_6MHZ:
1436:USB/core/usb_core.c ****     speed = USB_SPEED_LOW;
1437:USB/core/usb_core.c ****     break;
1438:USB/core/usb_core.c ****   }
1439:USB/core/usb_core.c ****   
1440:USB/core/usb_core.c ****   return speed;
 1645              		.loc 1 1440 3 is_stmt 1 view .LVU541
1441:USB/core/usb_core.c **** }
 1646              		.loc 1 1441 1 is_stmt 0 view .LVU542
 1647 0016 7047     		bx	lr
 1648              	.LVL147:
 1649              	.L100:
1432:USB/core/usb_core.c ****     break;
 1650              		.loc 1 1432 11 view .LVU543
 1651 0018 0220     		movs	r0, #2
 1652              	.LVL148:
1432:USB/core/usb_core.c ****     break;
 1653              		.loc 1 1432 11 view .LVU544
 1654 001a 7047     		bx	lr
 1655              	.LVL149:
 1656              	.L97:
1436:USB/core/usb_core.c ****     break;
 1657              		.loc 1 1436 11 view .LVU545
 1658 001c 0120     		movs	r0, #1
 1659              	.LVL150:
1436:USB/core/usb_core.c ****     break;
 1660              		.loc 1 1436 11 view .LVU546
 1661 001e 7047     		bx	lr
 1662              	.LVL151:
 1663              	.L98:
1432:USB/core/usb_core.c ****     break;
 1664              		.loc 1 1432 11 view .LVU547
 1665 0020 0220     		movs	r0, #2
 1666              	.LVL152:
1432:USB/core/usb_core.c ****     break;
 1667              		.loc 1 1432 11 view .LVU548
 1668 0022 7047     		bx	lr
 1669              		.cfi_endproc
 1670              	.LFE145:
 1672              		.section	.text.USB_OTG_EP0Activate,"ax",%progbits
 1673              		.align	1
 1674              		.global	USB_OTG_EP0Activate
 1675              		.syntax unified
 1676              		.thumb
 1677              		.thumb_func
 1678              		.fpu fpv4-sp-d16
 1680              	USB_OTG_EP0Activate:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 58


 1681              	.LVL153:
 1682              	.LFB146:
1442:USB/core/usb_core.c **** /**
1443:USB/core/usb_core.c **** * @brief  enables EP0 OUT to receive SETUP packets and configures EP0
1444:USB/core/usb_core.c **** *   for transmitting packets
1445:USB/core/usb_core.c **** * @param  None
1446:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1447:USB/core/usb_core.c **** */
1448:USB/core/usb_core.c **** USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
1449:USB/core/usb_core.c **** {
 1683              		.loc 1 1449 1 is_stmt 1 view -0
 1684              		.cfi_startproc
 1685              		@ args = 0, pretend = 0, frame = 0
 1686              		@ frame_needed = 0, uses_anonymous_args = 0
 1687              		@ link register save eliminated.
1450:USB/core/usb_core.c ****   USB_OTG_STS             status = USB_OTG_OK;
 1688              		.loc 1 1450 3 view .LVU550
1451:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef    dsts;
 1689              		.loc 1 1451 3 view .LVU551
1452:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  diepctl;
 1690              		.loc 1 1452 3 view .LVU552
1453:USB/core/usb_core.c ****   USB_OTG_DCTL_TypeDef    dctl;
 1691              		.loc 1 1453 3 view .LVU553
1454:USB/core/usb_core.c ****   
1455:USB/core/usb_core.c ****   dctl.d32 = 0;
 1692              		.loc 1 1455 3 view .LVU554
1456:USB/core/usb_core.c ****   /* Read the Device Status and Endpoint 0 Control registers */
1457:USB/core/usb_core.c ****   dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 1693              		.loc 1 1457 3 view .LVU555
 1694              		.loc 1 1457 14 is_stmt 0 view .LVU556
 1695 0000 0369     		ldr	r3, [r0, #16]
 1696 0002 9B68     		ldr	r3, [r3, #8]
1458:USB/core/usb_core.c ****   diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 1697              		.loc 1 1458 3 is_stmt 1 view .LVU557
 1698              		.loc 1 1458 17 is_stmt 0 view .LVU558
 1699 0004 8269     		ldr	r2, [r0, #24]
 1700 0006 1168     		ldr	r1, [r2]
 1701              	.LVL154:
1459:USB/core/usb_core.c ****   /* Set the MPS of the IN EP based on the enumeration speed */
1460:USB/core/usb_core.c ****   switch (dsts.b.enumspd)
 1702              		.loc 1 1460 3 is_stmt 1 view .LVU559
 1703              		.loc 1 1460 17 is_stmt 0 view .LVU560
 1704 0008 C3F34103 		ubfx	r3, r3, #1, #2
 1705              		.loc 1 1460 3 view .LVU561
 1706 000c 022B     		cmp	r3, #2
 1707 000e 09D0     		beq	.L102
1461:USB/core/usb_core.c ****   {
1462:USB/core/usb_core.c ****   case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
1463:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
1464:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_48MHZ:
1465:USB/core/usb_core.c ****     diepctl.b.mps = DEP0CTL_MPS_64;
 1708              		.loc 1 1465 5 is_stmt 1 view .LVU562
 1709              		.loc 1 1465 19 is_stmt 0 view .LVU563
 1710 0010 6FF30A01 		bfc	r1, #0, #11
1466:USB/core/usb_core.c ****     break;
 1711              		.loc 1 1466 5 is_stmt 1 view .LVU564
 1712              	.L103:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 59


1467:USB/core/usb_core.c ****   case DSTS_ENUMSPD_LS_PHY_6MHZ:
1468:USB/core/usb_core.c ****     diepctl.b.mps = DEP0CTL_MPS_8;
1469:USB/core/usb_core.c ****     break;
1470:USB/core/usb_core.c ****   }
1471:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 1713              		.loc 1 1471 3 view .LVU565
 1714 0014 1160     		str	r1, [r2]
1472:USB/core/usb_core.c ****   dctl.b.cgnpinnak = 1;
 1715              		.loc 1 1472 3 view .LVU566
1473:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 1716              		.loc 1 1473 3 view .LVU567
 1717 0016 0269     		ldr	r2, [r0, #16]
 1718 0018 5368     		ldr	r3, [r2, #4]
 1719 001a 43F48073 		orr	r3, r3, #256
 1720 001e 5360     		str	r3, [r2, #4]
1474:USB/core/usb_core.c ****   return status;
 1721              		.loc 1 1474 3 view .LVU568
1475:USB/core/usb_core.c **** }
 1722              		.loc 1 1475 1 is_stmt 0 view .LVU569
 1723 0020 0020     		movs	r0, #0
 1724              	.LVL155:
 1725              		.loc 1 1475 1 view .LVU570
 1726 0022 7047     		bx	lr
 1727              	.LVL156:
 1728              	.L102:
1468:USB/core/usb_core.c ****     break;
 1729              		.loc 1 1468 5 is_stmt 1 view .LVU571
1468:USB/core/usb_core.c ****     break;
 1730              		.loc 1 1468 19 is_stmt 0 view .LVU572
 1731 0024 0323     		movs	r3, #3
 1732 0026 63F30A01 		bfi	r1, r3, #0, #11
1469:USB/core/usb_core.c ****   }
 1733              		.loc 1 1469 5 is_stmt 1 view .LVU573
 1734 002a F3E7     		b	.L103
 1735              		.cfi_endproc
 1736              	.LFE146:
 1738              		.section	.text.USB_OTG_EPActivate,"ax",%progbits
 1739              		.align	1
 1740              		.global	USB_OTG_EPActivate
 1741              		.syntax unified
 1742              		.thumb
 1743              		.thumb_func
 1744              		.fpu fpv4-sp-d16
 1746              	USB_OTG_EPActivate:
 1747              	.LVL157:
 1748              	.LFB147:
1476:USB/core/usb_core.c **** 
1477:USB/core/usb_core.c **** 
1478:USB/core/usb_core.c **** /**
1479:USB/core/usb_core.c **** * @brief  USB_OTG_EPActivate : Activates an EP
1480:USB/core/usb_core.c **** * @param  pdev : Selected device
1481:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1482:USB/core/usb_core.c **** */
1483:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1484:USB/core/usb_core.c **** {
 1749              		.loc 1 1484 1 view -0
 1750              		.cfi_startproc
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 60


 1751              		@ args = 0, pretend = 0, frame = 0
 1752              		@ frame_needed = 0, uses_anonymous_args = 0
 1753              		.loc 1 1484 1 is_stmt 0 view .LVU575
 1754 0000 10B5     		push	{r4, lr}
 1755              	.LCFI21:
 1756              		.cfi_def_cfa_offset 8
 1757              		.cfi_offset 4, -8
 1758              		.cfi_offset 14, -4
1485:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 1759              		.loc 1 1485 3 is_stmt 1 view .LVU576
 1760              	.LVL158:
1486:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 1761              		.loc 1 1486 3 view .LVU577
1487:USB/core/usb_core.c ****   USB_OTG_DAINT_TypeDef  daintmsk;
 1762              		.loc 1 1487 3 view .LVU578
1488:USB/core/usb_core.c ****   __IO uint32_t *addr;
 1763              		.loc 1 1488 3 view .LVU579
1489:USB/core/usb_core.c ****   
1490:USB/core/usb_core.c ****   
1491:USB/core/usb_core.c ****   depctl.d32 = 0;
 1764              		.loc 1 1491 3 view .LVU580
1492:USB/core/usb_core.c ****   daintmsk.d32 = 0;
 1765              		.loc 1 1492 3 view .LVU581
 1766              		.loc 1 1492 16 is_stmt 0 view .LVU582
 1767 0002 4FF0000E 		mov	lr, #0
 1768              	.LVL159:
1493:USB/core/usb_core.c ****   /* Read DEPCTLn register */
1494:USB/core/usb_core.c ****   if (ep->is_in == 1)
 1769              		.loc 1 1494 3 is_stmt 1 view .LVU583
 1770              		.loc 1 1494 9 is_stmt 0 view .LVU584
 1771 0006 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 1772              		.loc 1 1494 6 view .LVU585
 1773 0008 012A     		cmp	r2, #1
 1774 000a 23D0     		beq	.L109
1495:USB/core/usb_core.c ****   {
1496:USB/core/usb_core.c ****     addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
1497:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
1498:USB/core/usb_core.c ****   }
1499:USB/core/usb_core.c ****   else
1500:USB/core/usb_core.c ****   {
1501:USB/core/usb_core.c ****     addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 1775              		.loc 1 1501 5 is_stmt 1 view .LVU586
 1776              		.loc 1 1501 37 is_stmt 0 view .LVU587
 1777 000c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1778              		.loc 1 1501 34 view .LVU588
 1779 000e 03F1140C 		add	ip, r3, #20
 1780 0012 00EB8C0C 		add	ip, r0, ip, lsl #2
 1781 0016 DCF80440 		ldr	r4, [ip, #4]
 1782              	.LVL160:
1502:USB/core/usb_core.c ****     daintmsk.ep.out = 1 << ep->num;
 1783              		.loc 1 1502 5 is_stmt 1 view .LVU589
 1784              		.loc 1 1502 25 is_stmt 0 view .LVU590
 1785 001a 0122     		movs	r2, #1
 1786 001c 9A40     		lsls	r2, r2, r3
 1787              		.loc 1 1502 21 view .LVU591
 1788 001e 62F31F4E 		bfi	lr, r2, #16, #16
 1789              	.LVL161:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 61


 1790              	.L106:
1503:USB/core/usb_core.c ****   }
1504:USB/core/usb_core.c ****   /* If the EP is already active don't change the EP Control
1505:USB/core/usb_core.c ****   * register. */
1506:USB/core/usb_core.c ****   depctl.d32 = USB_OTG_READ_REG32(addr);
 1791              		.loc 1 1506 3 is_stmt 1 view .LVU592
 1792              		.loc 1 1506 16 is_stmt 0 view .LVU593
 1793 0022 2368     		ldr	r3, [r4]
 1794              	.LVL162:
1507:USB/core/usb_core.c ****   if (!depctl.b.usbactep)
 1795              		.loc 1 1507 3 is_stmt 1 view .LVU594
 1796              		.loc 1 1507 6 is_stmt 0 view .LVU595
 1797 0024 13F4004F 		tst	r3, #32768
 1798 0028 0DD1     		bne	.L107
1508:USB/core/usb_core.c ****   {
1509:USB/core/usb_core.c ****     depctl.b.mps    = ep->maxpacket;
 1799              		.loc 1 1509 5 is_stmt 1 view .LVU596
 1800              		.loc 1 1509 25 is_stmt 0 view .LVU597
 1801 002a 8A68     		ldr	r2, [r1, #8]
 1802              		.loc 1 1509 21 view .LVU598
 1803 002c 62F30A03 		bfi	r3, r2, #0, #11
1510:USB/core/usb_core.c ****     depctl.b.eptype = ep->type;
 1804              		.loc 1 1510 5 is_stmt 1 view .LVU599
 1805              		.loc 1 1510 25 is_stmt 0 view .LVU600
 1806 0030 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 1807              		.loc 1 1510 21 view .LVU601
 1808 0032 62F39343 		bfi	r3, r2, #18, #2
1511:USB/core/usb_core.c ****     depctl.b.txfnum = ep->tx_fifo_num;
 1809              		.loc 1 1511 5 is_stmt 1 view .LVU602
 1810              		.loc 1 1511 25 is_stmt 0 view .LVU603
 1811 0036 CA88     		ldrh	r2, [r1, #6]
 1812              		.loc 1 1511 21 view .LVU604
 1813 0038 62F39953 		bfi	r3, r2, #22, #4
1512:USB/core/usb_core.c ****     depctl.b.setd0pid = 1;
 1814              		.loc 1 1512 5 is_stmt 1 view .LVU605
1513:USB/core/usb_core.c ****     depctl.b.usbactep = 1;
 1815              		.loc 1 1513 5 view .LVU606
 1816              		.loc 1 1513 23 is_stmt 0 view .LVU607
 1817 003c 43F08053 		orr	r3, r3, #268435456
 1818              	.LVL163:
 1819              		.loc 1 1513 23 view .LVU608
 1820 0040 43F40043 		orr	r3, r3, #32768
 1821              	.LVL164:
1514:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(addr, depctl.d32);
 1822              		.loc 1 1514 5 is_stmt 1 view .LVU609
 1823              		.loc 1 1514 5 is_stmt 0 view .LVU610
 1824 0044 2360     		str	r3, [r4]
 1825              	.L107:
1515:USB/core/usb_core.c ****   }
1516:USB/core/usb_core.c ****   /* Enable the Interrupt for this EP */
1517:USB/core/usb_core.c **** #ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED
1518:USB/core/usb_core.c ****   if((ep->num == 1)&&(pdev->cfg.coreID == USB_OTG_HS_CORE_ID))
1519:USB/core/usb_core.c ****   {
1520:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
1521:USB/core/usb_core.c ****   }
1522:USB/core/usb_core.c ****   else
1523:USB/core/usb_core.c **** #endif   
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 62


1524:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 1826              		.loc 1 1524 5 is_stmt 1 view .LVU611
 1827 0046 0269     		ldr	r2, [r0, #16]
 1828 0048 D369     		ldr	r3, [r2, #28]
 1829              	.LVL165:
 1830              		.loc 1 1524 5 is_stmt 0 view .LVU612
 1831 004a 43EA0E03 		orr	r3, r3, lr
 1832 004e D361     		str	r3, [r2, #28]
1525:USB/core/usb_core.c ****   return status;
 1833              		.loc 1 1525 3 is_stmt 1 view .LVU613
1526:USB/core/usb_core.c **** }
 1834              		.loc 1 1526 1 is_stmt 0 view .LVU614
 1835 0050 0020     		movs	r0, #0
 1836              	.LVL166:
 1837              		.loc 1 1526 1 view .LVU615
 1838 0052 10BD     		pop	{r4, pc}
 1839              	.LVL167:
 1840              	.L109:
1496:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1841              		.loc 1 1496 5 is_stmt 1 view .LVU616
1496:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1842              		.loc 1 1496 36 is_stmt 0 view .LVU617
 1843 0054 91F800C0 		ldrb	ip, [r1]	@ zero_extendqisi2
1496:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1844              		.loc 1 1496 33 view .LVU618
 1845 0058 0CF10402 		add	r2, ip, #4
 1846 005c 00EB8202 		add	r2, r0, r2, lsl #2
 1847 0060 9468     		ldr	r4, [r2, #8]
 1848              	.LVL168:
1497:USB/core/usb_core.c ****   }
 1849              		.loc 1 1497 5 is_stmt 1 view .LVU619
1497:USB/core/usb_core.c ****   }
 1850              		.loc 1 1497 24 is_stmt 0 view .LVU620
 1851 0062 0123     		movs	r3, #1
 1852 0064 03FA0CF3 		lsl	r3, r3, ip
1497:USB/core/usb_core.c ****   }
 1853              		.loc 1 1497 20 view .LVU621
 1854 0068 63F30F0E 		bfi	lr, r3, #0, #16
 1855              	.LVL169:
1497:USB/core/usb_core.c ****   }
 1856              		.loc 1 1497 20 view .LVU622
 1857 006c D9E7     		b	.L106
 1858              		.cfi_endproc
 1859              	.LFE147:
 1861              		.section	.text.USB_OTG_EPDeactivate,"ax",%progbits
 1862              		.align	1
 1863              		.global	USB_OTG_EPDeactivate
 1864              		.syntax unified
 1865              		.thumb
 1866              		.thumb_func
 1867              		.fpu fpv4-sp-d16
 1869              	USB_OTG_EPDeactivate:
 1870              	.LVL170:
 1871              	.LFB148:
1527:USB/core/usb_core.c **** 
1528:USB/core/usb_core.c **** 
1529:USB/core/usb_core.c **** /**
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 63


1530:USB/core/usb_core.c **** * @brief  USB_OTG_EPDeactivate : Deactivates an EP
1531:USB/core/usb_core.c **** * @param  pdev : Selected device
1532:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1533:USB/core/usb_core.c **** */
1534:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1535:USB/core/usb_core.c **** {
 1872              		.loc 1 1535 1 is_stmt 1 view -0
 1873              		.cfi_startproc
 1874              		@ args = 0, pretend = 0, frame = 0
 1875              		@ frame_needed = 0, uses_anonymous_args = 0
 1876              		@ link register save eliminated.
 1877              		.loc 1 1535 1 is_stmt 0 view .LVU624
 1878 0000 0346     		mov	r3, r0
1536:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 1879              		.loc 1 1536 3 is_stmt 1 view .LVU625
 1880              	.LVL171:
1537:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 1881              		.loc 1 1537 3 view .LVU626
1538:USB/core/usb_core.c ****   USB_OTG_DAINT_TypeDef  daintmsk;
 1882              		.loc 1 1538 3 view .LVU627
1539:USB/core/usb_core.c ****   __IO uint32_t *addr;
 1883              		.loc 1 1539 3 view .LVU628
1540:USB/core/usb_core.c ****   
1541:USB/core/usb_core.c ****   depctl.d32 = 0;
 1884              		.loc 1 1541 3 view .LVU629
1542:USB/core/usb_core.c ****   daintmsk.d32 = 0;  
 1885              		.loc 1 1542 3 view .LVU630
 1886              		.loc 1 1542 16 is_stmt 0 view .LVU631
 1887 0002 4FF0000C 		mov	ip, #0
 1888              	.LVL172:
1543:USB/core/usb_core.c ****   /* Read DEPCTLn register */
1544:USB/core/usb_core.c ****   if (ep->is_in == 1)
 1889              		.loc 1 1544 3 is_stmt 1 view .LVU632
 1890              		.loc 1 1544 9 is_stmt 0 view .LVU633
 1891 0006 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 1892              		.loc 1 1544 6 view .LVU634
 1893 0008 012A     		cmp	r2, #1
 1894 000a 11D0     		beq	.L113
1545:USB/core/usb_core.c ****   {
1546:USB/core/usb_core.c ****     addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
1547:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
1548:USB/core/usb_core.c ****   }
1549:USB/core/usb_core.c ****   else
1550:USB/core/usb_core.c ****   {
1551:USB/core/usb_core.c ****     addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 1895              		.loc 1 1551 5 is_stmt 1 view .LVU635
 1896              		.loc 1 1551 37 is_stmt 0 view .LVU636
 1897 000c 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 1898              	.LVL173:
 1899              		.loc 1 1551 34 view .LVU637
 1900 000e 00F11401 		add	r1, r0, #20
 1901              	.LVL174:
 1902              		.loc 1 1551 34 view .LVU638
 1903 0012 03EB8101 		add	r1, r3, r1, lsl #2
 1904 0016 4968     		ldr	r1, [r1, #4]
 1905              	.LVL175:
1552:USB/core/usb_core.c ****     daintmsk.ep.out = 1 << ep->num;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 64


 1906              		.loc 1 1552 5 is_stmt 1 view .LVU639
 1907              		.loc 1 1552 25 is_stmt 0 view .LVU640
 1908 0018 0122     		movs	r2, #1
 1909 001a 8240     		lsls	r2, r2, r0
 1910              		.loc 1 1552 21 view .LVU641
 1911 001c 62F31F4C 		bfi	ip, r2, #16, #16
 1912              	.LVL176:
 1913              	.L112:
1553:USB/core/usb_core.c ****   }
1554:USB/core/usb_core.c ****   depctl.b.usbactep = 0;
 1914              		.loc 1 1554 3 is_stmt 1 view .LVU642
1555:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(addr, depctl.d32);
 1915              		.loc 1 1555 3 view .LVU643
 1916 0020 0020     		movs	r0, #0
 1917 0022 0860     		str	r0, [r1]
1556:USB/core/usb_core.c ****   /* Disable the Interrupt for this EP */
1557:USB/core/usb_core.c ****   
1558:USB/core/usb_core.c **** #ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED
1559:USB/core/usb_core.c ****   if((ep->num == 1)&&(pdev->cfg.coreID == USB_OTG_HS_CORE_ID))
1560:USB/core/usb_core.c ****   {
1561:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
1562:USB/core/usb_core.c ****   }
1563:USB/core/usb_core.c ****   else
1564:USB/core/usb_core.c **** #endif    
1565:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 1918              		.loc 1 1565 5 view .LVU644
 1919 0024 1A69     		ldr	r2, [r3, #16]
 1920 0026 D369     		ldr	r3, [r2, #28]
 1921              	.LVL177:
 1922              		.loc 1 1565 5 is_stmt 0 view .LVU645
 1923 0028 23EA0C03 		bic	r3, r3, ip
 1924 002c D361     		str	r3, [r2, #28]
1566:USB/core/usb_core.c ****   return status;
 1925              		.loc 1 1566 3 is_stmt 1 view .LVU646
1567:USB/core/usb_core.c **** }
 1926              		.loc 1 1567 1 is_stmt 0 view .LVU647
 1927 002e 7047     		bx	lr
 1928              	.LVL178:
 1929              	.L113:
1546:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1930              		.loc 1 1546 5 is_stmt 1 view .LVU648
1546:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1931              		.loc 1 1546 36 is_stmt 0 view .LVU649
 1932 0030 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 1933              	.LVL179:
1546:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1934              		.loc 1 1546 33 view .LVU650
 1935 0032 011D     		adds	r1, r0, #4
 1936              	.LVL180:
1546:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1937              		.loc 1 1546 33 view .LVU651
 1938 0034 03EB8101 		add	r1, r3, r1, lsl #2
 1939 0038 8968     		ldr	r1, [r1, #8]
 1940              	.LVL181:
1547:USB/core/usb_core.c ****   }
 1941              		.loc 1 1547 5 is_stmt 1 view .LVU652
1547:USB/core/usb_core.c ****   }
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 65


 1942              		.loc 1 1547 24 is_stmt 0 view .LVU653
 1943 003a 8240     		lsls	r2, r2, r0
1547:USB/core/usb_core.c ****   }
 1944              		.loc 1 1547 20 view .LVU654
 1945 003c 62F30F0C 		bfi	ip, r2, #0, #16
 1946              	.LVL182:
1547:USB/core/usb_core.c ****   }
 1947              		.loc 1 1547 20 view .LVU655
 1948 0040 EEE7     		b	.L112
 1949              		.cfi_endproc
 1950              	.LFE148:
 1952              		.section	.text.USB_OTG_EPStartXfer,"ax",%progbits
 1953              		.align	1
 1954              		.global	USB_OTG_EPStartXfer
 1955              		.syntax unified
 1956              		.thumb
 1957              		.thumb_func
 1958              		.fpu fpv4-sp-d16
 1960              	USB_OTG_EPStartXfer:
 1961              	.LVL183:
 1962              	.LFB149:
1568:USB/core/usb_core.c **** 
1569:USB/core/usb_core.c **** 
1570:USB/core/usb_core.c **** /**
1571:USB/core/usb_core.c **** * @brief  USB_OTG_EPStartXfer : Handle the setup for data xfer for an EP and 
1572:USB/core/usb_core.c **** *         starts the xfer
1573:USB/core/usb_core.c **** * @param  pdev : Selected device
1574:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1575:USB/core/usb_core.c **** */
1576:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1577:USB/core/usb_core.c **** {
 1963              		.loc 1 1577 1 is_stmt 1 view -0
 1964              		.cfi_startproc
 1965              		@ args = 0, pretend = 0, frame = 0
 1966              		@ frame_needed = 0, uses_anonymous_args = 0
 1967              		.loc 1 1577 1 is_stmt 0 view .LVU657
 1968 0000 70B5     		push	{r4, r5, r6, lr}
 1969              	.LCFI22:
 1970              		.cfi_def_cfa_offset 16
 1971              		.cfi_offset 4, -16
 1972              		.cfi_offset 5, -12
 1973              		.cfi_offset 6, -8
 1974              		.cfi_offset 14, -4
1578:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 1975              		.loc 1 1578 3 is_stmt 1 view .LVU658
 1976              	.LVL184:
1579:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef     depctl;
 1977              		.loc 1 1579 3 view .LVU659
1580:USB/core/usb_core.c ****   USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
 1978              		.loc 1 1580 3 view .LVU660
1581:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef       dsts;    
 1979              		.loc 1 1581 3 view .LVU661
1582:USB/core/usb_core.c ****   uint32_t fifoemptymsk = 0;  
 1980              		.loc 1 1582 3 view .LVU662
1583:USB/core/usb_core.c ****   
1584:USB/core/usb_core.c ****   depctl.d32 = 0;
 1981              		.loc 1 1584 3 view .LVU663
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 66


1585:USB/core/usb_core.c ****   deptsiz.d32 = 0;
 1982              		.loc 1 1585 3 view .LVU664
1586:USB/core/usb_core.c ****   /* IN endpoint */
1587:USB/core/usb_core.c ****   if (ep->is_in == 1)
 1983              		.loc 1 1587 3 view .LVU665
 1984              		.loc 1 1587 9 is_stmt 0 view .LVU666
 1985 0002 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1986              		.loc 1 1587 6 view .LVU667
 1987 0004 012B     		cmp	r3, #1
 1988 0006 20D0     		beq	.L129
1588:USB/core/usb_core.c ****   {
1589:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
1590:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
1591:USB/core/usb_core.c ****     /* Zero Length Packet? */
1592:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
1593:USB/core/usb_core.c ****     {
1594:USB/core/usb_core.c ****       deptsiz.b.xfersize = 0;
1595:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1596:USB/core/usb_core.c ****     }
1597:USB/core/usb_core.c ****     else
1598:USB/core/usb_core.c ****     {
1599:USB/core/usb_core.c ****       /* Program the transfer size and packet count
1600:USB/core/usb_core.c ****       * as follows: xfersize = N * maxpacket +
1601:USB/core/usb_core.c ****       * short_packet pktcnt = N + (short_packet
1602:USB/core/usb_core.c ****       * exist ? 1 : 0)
1603:USB/core/usb_core.c ****       */
1604:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->xfer_len;
1605:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
1606:USB/core/usb_core.c ****       
1607:USB/core/usb_core.c ****       if (ep->type == EP_TYPE_ISOC)
1608:USB/core/usb_core.c ****       {
1609:USB/core/usb_core.c ****         deptsiz.b.mc = 1;
1610:USB/core/usb_core.c ****       }       
1611:USB/core/usb_core.c ****     }
1612:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
1613:USB/core/usb_core.c ****     
1614:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
1615:USB/core/usb_core.c ****     {
1616:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
1617:USB/core/usb_core.c ****     }
1618:USB/core/usb_core.c ****     else
1619:USB/core/usb_core.c ****     {
1620:USB/core/usb_core.c ****       if (ep->type != EP_TYPE_ISOC)
1621:USB/core/usb_core.c ****       {
1622:USB/core/usb_core.c ****         /* Enable the Tx FIFO Empty Interrupt for this EP */
1623:USB/core/usb_core.c ****         if (ep->xfer_len > 0)
1624:USB/core/usb_core.c ****         {
1625:USB/core/usb_core.c ****           fifoemptymsk = 1 << ep->num;
1626:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
1627:USB/core/usb_core.c ****         }
1628:USB/core/usb_core.c ****       }
1629:USB/core/usb_core.c ****     }
1630:USB/core/usb_core.c ****     
1631:USB/core/usb_core.c ****     
1632:USB/core/usb_core.c ****     if (ep->type == EP_TYPE_ISOC)
1633:USB/core/usb_core.c ****     {
1634:USB/core/usb_core.c ****       dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 67


1635:USB/core/usb_core.c ****       
1636:USB/core/usb_core.c ****       if (((dsts.b.soffn)&0x1) == 0)
1637:USB/core/usb_core.c ****       {
1638:USB/core/usb_core.c ****         depctl.b.setd1pid = 1;
1639:USB/core/usb_core.c ****       }
1640:USB/core/usb_core.c ****       else
1641:USB/core/usb_core.c ****       {
1642:USB/core/usb_core.c ****         depctl.b.setd0pid = 1;
1643:USB/core/usb_core.c ****       }
1644:USB/core/usb_core.c ****     } 
1645:USB/core/usb_core.c ****     
1646:USB/core/usb_core.c ****     /* EP enable, IN data in FIFO */
1647:USB/core/usb_core.c ****     depctl.b.cnak = 1;
1648:USB/core/usb_core.c ****     depctl.b.epena = 1;
1649:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
1650:USB/core/usb_core.c ****     
1651:USB/core/usb_core.c ****     if (ep->type == EP_TYPE_ISOC)
1652:USB/core/usb_core.c ****     {
1653:USB/core/usb_core.c ****       USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
1654:USB/core/usb_core.c ****     }    
1655:USB/core/usb_core.c ****   }
1656:USB/core/usb_core.c ****   else
1657:USB/core/usb_core.c ****   {
1658:USB/core/usb_core.c ****     /* OUT endpoint */
1659:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 1989              		.loc 1 1659 5 is_stmt 1 view .LVU668
 1990              		.loc 1 1659 19 is_stmt 0 view .LVU669
 1991 0008 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1992 000a 1433     		adds	r3, r3, #20
 1993 000c 00EB8303 		add	r3, r0, r3, lsl #2
 1994 0010 5D68     		ldr	r5, [r3, #4]
 1995 0012 2B68     		ldr	r3, [r5]
 1996              	.LVL185:
1660:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 1997              		.loc 1 1660 5 is_stmt 1 view .LVU670
 1998              		.loc 1 1660 19 is_stmt 0 view .LVU671
 1999 0014 2C69     		ldr	r4, [r5, #16]
 2000              	.LVL186:
1661:USB/core/usb_core.c ****     /* Program the transfer size and packet count as follows:
1662:USB/core/usb_core.c ****     * pktcnt = N
1663:USB/core/usb_core.c ****     * xfersize = N * maxpacket
1664:USB/core/usb_core.c ****     */
1665:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
 2001              		.loc 1 1665 5 is_stmt 1 view .LVU672
 2002              		.loc 1 1665 11 is_stmt 0 view .LVU673
 2003 0016 4A69     		ldr	r2, [r1, #20]
 2004              		.loc 1 1665 8 view .LVU674
 2005 0018 002A     		cmp	r2, #0
 2006 001a 6BD1     		bne	.L123
1666:USB/core/usb_core.c ****     {
1667:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2007              		.loc 1 1667 7 is_stmt 1 view .LVU675
 2008              		.loc 1 1667 30 is_stmt 0 view .LVU676
 2009 001c 8A68     		ldr	r2, [r1, #8]
 2010              		.loc 1 1667 26 view .LVU677
 2011 001e 62F31204 		bfi	r4, r2, #0, #19
1668:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 68


 2012              		.loc 1 1668 7 is_stmt 1 view .LVU678
 2013              		.loc 1 1668 24 is_stmt 0 view .LVU679
 2014 0022 0122     		movs	r2, #1
 2015 0024 62F3DC44 		bfi	r4, r2, #19, #10
 2016              	.L124:
1669:USB/core/usb_core.c ****     }
1670:USB/core/usb_core.c ****     else
1671:USB/core/usb_core.c ****     {
1672:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
1673:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
1674:USB/core/usb_core.c ****     }
1675:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 2017              		.loc 1 1675 5 is_stmt 1 view .LVU680
 2018 0028 2C61     		str	r4, [r5, #16]
1676:USB/core/usb_core.c ****     
1677:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
 2019              		.loc 1 1677 5 view .LVU681
 2020              		.loc 1 1677 18 is_stmt 0 view .LVU682
 2021 002a C278     		ldrb	r2, [r0, #3]	@ zero_extendqisi2
 2022              		.loc 1 1677 8 view .LVU683
 2023 002c 012A     		cmp	r2, #1
 2024 002e 71D0     		beq	.L130
 2025              	.L125:
1678:USB/core/usb_core.c ****     {
1679:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
1680:USB/core/usb_core.c ****     }
1681:USB/core/usb_core.c ****     
1682:USB/core/usb_core.c ****     if (ep->type == EP_TYPE_ISOC)
 2026              		.loc 1 1682 5 is_stmt 1 view .LVU684
 2027              		.loc 1 1682 11 is_stmt 0 view .LVU685
 2028 0030 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 2029              		.loc 1 1682 8 view .LVU686
 2030 0032 012A     		cmp	r2, #1
 2031 0034 76D0     		beq	.L131
 2032              	.L126:
1683:USB/core/usb_core.c ****     {
1684:USB/core/usb_core.c ****       if (ep->even_odd_frame)
1685:USB/core/usb_core.c ****       {
1686:USB/core/usb_core.c ****         depctl.b.setd1pid = 1;
1687:USB/core/usb_core.c ****       }
1688:USB/core/usb_core.c ****       else
1689:USB/core/usb_core.c ****       {
1690:USB/core/usb_core.c ****         depctl.b.setd0pid = 1;
1691:USB/core/usb_core.c ****       }
1692:USB/core/usb_core.c ****     }
1693:USB/core/usb_core.c ****     /* EP enable */
1694:USB/core/usb_core.c ****     depctl.b.cnak = 1;
 2033              		.loc 1 1694 5 is_stmt 1 view .LVU687
1695:USB/core/usb_core.c ****     depctl.b.epena = 1;
 2034              		.loc 1 1695 5 view .LVU688
 2035              		.loc 1 1695 20 is_stmt 0 view .LVU689
 2036 0036 43F00443 		orr	r3, r3, #-2080374784
 2037              	.LVL187:
1696:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 2038              		.loc 1 1696 5 is_stmt 1 view .LVU690
 2039 003a 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 2040 003c 1432     		adds	r2, r2, #20
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 69


 2041 003e 00EB8200 		add	r0, r0, r2, lsl #2
 2042              	.LVL188:
 2043              		.loc 1 1696 5 is_stmt 0 view .LVU691
 2044 0042 4268     		ldr	r2, [r0, #4]
 2045              	.LVL189:
 2046              		.loc 1 1696 5 view .LVU692
 2047 0044 1360     		str	r3, [r2]
 2048              	.LVL190:
 2049              	.L122:
1697:USB/core/usb_core.c ****   }
1698:USB/core/usb_core.c ****   return status;
 2050              		.loc 1 1698 3 is_stmt 1 view .LVU693
1699:USB/core/usb_core.c **** }
 2051              		.loc 1 1699 1 is_stmt 0 view .LVU694
 2052 0046 0020     		movs	r0, #0
 2053 0048 70BD     		pop	{r4, r5, r6, pc}
 2054              	.LVL191:
 2055              	.L129:
1589:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 2056              		.loc 1 1589 5 is_stmt 1 view .LVU695
1589:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 2057              		.loc 1 1589 19 is_stmt 0 view .LVU696
 2058 004a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2059 004c 0433     		adds	r3, r3, #4
 2060 004e 00EB8303 		add	r3, r0, r3, lsl #2
 2061 0052 9D68     		ldr	r5, [r3, #8]
 2062 0054 2B68     		ldr	r3, [r5]
 2063              	.LVL192:
1590:USB/core/usb_core.c ****     /* Zero Length Packet? */
 2064              		.loc 1 1590 5 is_stmt 1 view .LVU697
1590:USB/core/usb_core.c ****     /* Zero Length Packet? */
 2065              		.loc 1 1590 19 is_stmt 0 view .LVU698
 2066 0056 2C69     		ldr	r4, [r5, #16]
 2067              	.LVL193:
1592:USB/core/usb_core.c ****     {
 2068              		.loc 1 1592 5 is_stmt 1 view .LVU699
1592:USB/core/usb_core.c ****     {
 2069              		.loc 1 1592 11 is_stmt 0 view .LVU700
 2070 0058 4A69     		ldr	r2, [r1, #20]
1592:USB/core/usb_core.c ****     {
 2071              		.loc 1 1592 8 view .LVU701
 2072 005a B2B9     		cbnz	r2, .L116
1594:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2073              		.loc 1 1594 7 is_stmt 1 view .LVU702
1594:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2074              		.loc 1 1594 26 is_stmt 0 view .LVU703
 2075 005c 6FF31204 		bfc	r4, #0, #19
1595:USB/core/usb_core.c ****     }
 2076              		.loc 1 1595 7 is_stmt 1 view .LVU704
1595:USB/core/usb_core.c ****     }
 2077              		.loc 1 1595 24 is_stmt 0 view .LVU705
 2078 0060 0122     		movs	r2, #1
 2079 0062 62F3DC44 		bfi	r4, r2, #19, #10
 2080              	.L117:
1612:USB/core/usb_core.c ****     
 2081              		.loc 1 1612 5 is_stmt 1 view .LVU706
 2082 0066 2C61     		str	r4, [r5, #16]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 70


1614:USB/core/usb_core.c ****     {
 2083              		.loc 1 1614 5 view .LVU707
1614:USB/core/usb_core.c ****     {
 2084              		.loc 1 1614 18 is_stmt 0 view .LVU708
 2085 0068 C278     		ldrb	r2, [r0, #3]	@ zero_extendqisi2
1614:USB/core/usb_core.c ****     {
 2086              		.loc 1 1614 8 view .LVU709
 2087 006a 012A     		cmp	r2, #1
 2088 006c 1CD0     		beq	.L132
1620:USB/core/usb_core.c ****       {
 2089              		.loc 1 1620 7 is_stmt 1 view .LVU710
1620:USB/core/usb_core.c ****       {
 2090              		.loc 1 1620 13 is_stmt 0 view .LVU711
 2091 006e CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
1620:USB/core/usb_core.c ****       {
 2092              		.loc 1 1620 10 view .LVU712
 2093 0070 012A     		cmp	r2, #1
 2094 0072 20D0     		beq	.L119
1623:USB/core/usb_core.c ****         {
 2095              		.loc 1 1623 9 is_stmt 1 view .LVU713
1623:USB/core/usb_core.c ****         {
 2096              		.loc 1 1623 15 is_stmt 0 view .LVU714
 2097 0074 4A69     		ldr	r2, [r1, #20]
1623:USB/core/usb_core.c ****         {
 2098              		.loc 1 1623 12 view .LVU715
 2099 0076 F2B1     		cbz	r2, .L119
1625:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2100              		.loc 1 1625 11 is_stmt 1 view .LVU716
1625:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2101              		.loc 1 1625 33 is_stmt 0 view .LVU717
 2102 0078 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 2103              	.LVL194:
1625:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2104              		.loc 1 1625 28 view .LVU718
 2105 007a 0122     		movs	r2, #1
 2106 007c 02FA04F4 		lsl	r4, r2, r4
 2107              	.LVL195:
1626:USB/core/usb_core.c ****         }
 2108              		.loc 1 1626 11 is_stmt 1 view .LVU719
 2109 0080 0569     		ldr	r5, [r0, #16]
 2110 0082 6A6B     		ldr	r2, [r5, #52]
 2111 0084 2243     		orrs	r2, r2, r4
 2112 0086 6A63     		str	r2, [r5, #52]
 2113 0088 15E0     		b	.L119
 2114              	.LVL196:
 2115              	.L116:
1604:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 2116              		.loc 1 1604 7 view .LVU720
1604:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 2117              		.loc 1 1604 26 is_stmt 0 view .LVU721
 2118 008a 62F31204 		bfi	r4, r2, #0, #19
1605:USB/core/usb_core.c ****       
 2119              		.loc 1 1605 7 is_stmt 1 view .LVU722
1605:USB/core/usb_core.c ****       
 2120              		.loc 1 1605 48 is_stmt 0 view .LVU723
 2121 008e 8E68     		ldr	r6, [r1, #8]
1605:USB/core/usb_core.c ****       
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 71


 2122              		.loc 1 1605 44 view .LVU724
 2123 0090 3244     		add	r2, r2, r6
 2124 0092 013A     		subs	r2, r2, #1
1605:USB/core/usb_core.c ****       
 2125              		.loc 1 1605 61 view .LVU725
 2126 0094 B2FBF6F2 		udiv	r2, r2, r6
1605:USB/core/usb_core.c ****       
 2127              		.loc 1 1605 24 view .LVU726
 2128 0098 62F3DC44 		bfi	r4, r2, #19, #10
1607:USB/core/usb_core.c ****       {
 2129              		.loc 1 1607 7 is_stmt 1 view .LVU727
1607:USB/core/usb_core.c ****       {
 2130              		.loc 1 1607 13 is_stmt 0 view .LVU728
 2131 009c CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
1607:USB/core/usb_core.c ****       {
 2132              		.loc 1 1607 10 view .LVU729
 2133 009e 012A     		cmp	r2, #1
 2134 00a0 E1D1     		bne	.L117
1609:USB/core/usb_core.c ****       }       
 2135              		.loc 1 1609 9 is_stmt 1 view .LVU730
1609:USB/core/usb_core.c ****       }       
 2136              		.loc 1 1609 22 is_stmt 0 view .LVU731
 2137 00a2 62F35E74 		bfi	r4, r2, #29, #2
 2138 00a6 DEE7     		b	.L117
 2139              	.L132:
1616:USB/core/usb_core.c ****     }
 2140              		.loc 1 1616 7 is_stmt 1 view .LVU732
 2141 00a8 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 2142 00aa 0432     		adds	r2, r2, #4
 2143 00ac 00EB8202 		add	r2, r0, r2, lsl #2
 2144 00b0 9268     		ldr	r2, [r2, #8]
 2145 00b2 0C69     		ldr	r4, [r1, #16]
 2146              	.LVL197:
1616:USB/core/usb_core.c ****     }
 2147              		.loc 1 1616 7 is_stmt 0 view .LVU733
 2148 00b4 5461     		str	r4, [r2, #20]
 2149              	.LVL198:
 2150              	.L119:
1632:USB/core/usb_core.c ****     {
 2151              		.loc 1 1632 5 is_stmt 1 view .LVU734
1632:USB/core/usb_core.c ****     {
 2152              		.loc 1 1632 11 is_stmt 0 view .LVU735
 2153 00b6 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
1632:USB/core/usb_core.c ****     {
 2154              		.loc 1 1632 8 view .LVU736
 2155 00b8 012A     		cmp	r2, #1
 2156 00ba 10D0     		beq	.L133
 2157              	.L120:
1647:USB/core/usb_core.c ****     depctl.b.epena = 1;
 2158              		.loc 1 1647 5 is_stmt 1 view .LVU737
1648:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 2159              		.loc 1 1648 5 view .LVU738
1648:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 2160              		.loc 1 1648 20 is_stmt 0 view .LVU739
 2161 00bc 43F00443 		orr	r3, r3, #-2080374784
 2162              	.LVL199:
1649:USB/core/usb_core.c ****     
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 72


 2163              		.loc 1 1649 5 is_stmt 1 view .LVU740
 2164 00c0 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 2165 00c2 0432     		adds	r2, r2, #4
 2166 00c4 00EB8202 		add	r2, r0, r2, lsl #2
 2167 00c8 9268     		ldr	r2, [r2, #8]
 2168              	.LVL200:
1649:USB/core/usb_core.c ****     
 2169              		.loc 1 1649 5 is_stmt 0 view .LVU741
 2170 00ca 1360     		str	r3, [r2]
1651:USB/core/usb_core.c ****     {
 2171              		.loc 1 1651 5 is_stmt 1 view .LVU742
1651:USB/core/usb_core.c ****     {
 2172              		.loc 1 1651 11 is_stmt 0 view .LVU743
 2173 00cc CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 2174              	.LVL201:
1651:USB/core/usb_core.c ****     {
 2175              		.loc 1 1651 8 view .LVU744
 2176 00ce 012B     		cmp	r3, #1
 2177 00d0 B9D1     		bne	.L122
1653:USB/core/usb_core.c ****     }    
 2178              		.loc 1 1653 7 is_stmt 1 view .LVU745
 2179 00d2 8B8A     		ldrh	r3, [r1, #20]
 2180 00d4 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 2181 00d6 C968     		ldr	r1, [r1, #12]
 2182              	.LVL202:
1653:USB/core/usb_core.c ****     }    
 2183              		.loc 1 1653 7 is_stmt 0 view .LVU746
 2184 00d8 FFF7FEFF 		bl	USB_OTG_WritePacket
 2185              	.LVL203:
1653:USB/core/usb_core.c ****     }    
 2186              		.loc 1 1653 7 view .LVU747
 2187 00dc B3E7     		b	.L122
 2188              	.LVL204:
 2189              	.L133:
1634:USB/core/usb_core.c ****       
 2190              		.loc 1 1634 7 is_stmt 1 view .LVU748
1634:USB/core/usb_core.c ****       
 2191              		.loc 1 1634 18 is_stmt 0 view .LVU749
 2192 00de 0269     		ldr	r2, [r0, #16]
 2193 00e0 9268     		ldr	r2, [r2, #8]
1636:USB/core/usb_core.c ****       {
 2194              		.loc 1 1636 7 is_stmt 1 view .LVU750
1636:USB/core/usb_core.c ****       {
 2195              		.loc 1 1636 10 is_stmt 0 view .LVU751
 2196 00e2 12F4807F 		tst	r2, #256
 2197 00e6 02D1     		bne	.L121
1638:USB/core/usb_core.c ****       }
 2198              		.loc 1 1638 9 is_stmt 1 view .LVU752
1638:USB/core/usb_core.c ****       }
 2199              		.loc 1 1638 27 is_stmt 0 view .LVU753
 2200 00e8 43F00053 		orr	r3, r3, #536870912
 2201              	.LVL205:
1638:USB/core/usb_core.c ****       }
 2202              		.loc 1 1638 27 view .LVU754
 2203 00ec E6E7     		b	.L120
 2204              	.LVL206:
 2205              	.L121:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 73


1642:USB/core/usb_core.c ****       }
 2206              		.loc 1 1642 9 is_stmt 1 view .LVU755
1642:USB/core/usb_core.c ****       }
 2207              		.loc 1 1642 27 is_stmt 0 view .LVU756
 2208 00ee 43F08053 		orr	r3, r3, #268435456
 2209              	.LVL207:
1642:USB/core/usb_core.c ****       }
 2210              		.loc 1 1642 27 view .LVU757
 2211 00f2 E3E7     		b	.L120
 2212              	.LVL208:
 2213              	.L123:
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 2214              		.loc 1 1672 7 is_stmt 1 view .LVU758
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 2215              		.loc 1 1672 45 is_stmt 0 view .LVU759
 2216 00f4 8E68     		ldr	r6, [r1, #8]
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 2217              		.loc 1 1672 40 view .LVU760
 2218 00f6 3244     		add	r2, r2, r6
 2219 00f8 013A     		subs	r2, r2, #1
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 2220              		.loc 1 1672 63 view .LVU761
 2221 00fa B2FBF6F2 		udiv	r2, r2, r6
 2222 00fe C2F30902 		ubfx	r2, r2, #0, #10
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 2223              		.loc 1 1672 24 view .LVU762
 2224 0102 62F3DC44 		bfi	r4, r2, #19, #10
1673:USB/core/usb_core.c ****     }
 2225              		.loc 1 1673 7 is_stmt 1 view .LVU763
1673:USB/core/usb_core.c ****     }
 2226              		.loc 1 1673 45 is_stmt 0 view .LVU764
 2227 0106 C6F31206 		ubfx	r6, r6, #0, #19
 2228 010a 06FB02F2 		mul	r2, r6, r2
1673:USB/core/usb_core.c ****     }
 2229              		.loc 1 1673 26 view .LVU765
 2230 010e 62F31204 		bfi	r4, r2, #0, #19
 2231 0112 89E7     		b	.L124
 2232              	.L130:
1679:USB/core/usb_core.c ****     }
 2233              		.loc 1 1679 7 is_stmt 1 view .LVU766
 2234 0114 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 2235 0116 1432     		adds	r2, r2, #20
 2236 0118 00EB8202 		add	r2, r0, r2, lsl #2
 2237 011c 5268     		ldr	r2, [r2, #4]
 2238 011e 0C69     		ldr	r4, [r1, #16]
 2239              	.LVL209:
1679:USB/core/usb_core.c ****     }
 2240              		.loc 1 1679 7 is_stmt 0 view .LVU767
 2241 0120 5461     		str	r4, [r2, #20]
 2242 0122 85E7     		b	.L125
 2243              	.LVL210:
 2244              	.L131:
1684:USB/core/usb_core.c ****       {
 2245              		.loc 1 1684 7 is_stmt 1 view .LVU768
1684:USB/core/usb_core.c ****       {
 2246              		.loc 1 1684 13 is_stmt 0 view .LVU769
 2247 0124 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 74


1684:USB/core/usb_core.c ****       {
 2248              		.loc 1 1684 10 view .LVU770
 2249 0126 12B1     		cbz	r2, .L127
1686:USB/core/usb_core.c ****       }
 2250              		.loc 1 1686 9 is_stmt 1 view .LVU771
1686:USB/core/usb_core.c ****       }
 2251              		.loc 1 1686 27 is_stmt 0 view .LVU772
 2252 0128 43F00053 		orr	r3, r3, #536870912
 2253              	.LVL211:
1686:USB/core/usb_core.c ****       }
 2254              		.loc 1 1686 27 view .LVU773
 2255 012c 83E7     		b	.L126
 2256              	.LVL212:
 2257              	.L127:
1690:USB/core/usb_core.c ****       }
 2258              		.loc 1 1690 9 is_stmt 1 view .LVU774
1690:USB/core/usb_core.c ****       }
 2259              		.loc 1 1690 27 is_stmt 0 view .LVU775
 2260 012e 43F08053 		orr	r3, r3, #268435456
 2261              	.LVL213:
1690:USB/core/usb_core.c ****       }
 2262              		.loc 1 1690 27 view .LVU776
 2263 0132 80E7     		b	.L126
 2264              		.cfi_endproc
 2265              	.LFE149:
 2267              		.section	.text.USB_OTG_EP0StartXfer,"ax",%progbits
 2268              		.align	1
 2269              		.global	USB_OTG_EP0StartXfer
 2270              		.syntax unified
 2271              		.thumb
 2272              		.thumb_func
 2273              		.fpu fpv4-sp-d16
 2275              	USB_OTG_EP0StartXfer:
 2276              	.LVL214:
 2277              	.LFB150:
1700:USB/core/usb_core.c **** 
1701:USB/core/usb_core.c **** 
1702:USB/core/usb_core.c **** /**
1703:USB/core/usb_core.c **** * @brief  USB_OTG_EP0StartXfer : Handle the setup for a data xfer for EP0 and 
1704:USB/core/usb_core.c **** *         starts the xfer
1705:USB/core/usb_core.c **** * @param  pdev : Selected device
1706:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1707:USB/core/usb_core.c **** */
1708:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1709:USB/core/usb_core.c **** {
 2278              		.loc 1 1709 1 is_stmt 1 view -0
 2279              		.cfi_startproc
 2280              		@ args = 0, pretend = 0, frame = 8
 2281              		@ frame_needed = 0, uses_anonymous_args = 0
 2282              		@ link register save eliminated.
 2283              		.loc 1 1709 1 is_stmt 0 view .LVU778
 2284 0000 30B4     		push	{r4, r5}
 2285              	.LCFI23:
 2286              		.cfi_def_cfa_offset 8
 2287              		.cfi_offset 4, -8
 2288              		.cfi_offset 5, -4
 2289 0002 82B0     		sub	sp, sp, #8
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 75


 2290              	.LCFI24:
 2291              		.cfi_def_cfa_offset 16
1710:USB/core/usb_core.c ****   USB_OTG_STS                 status = USB_OTG_OK;
 2292              		.loc 1 1710 3 is_stmt 1 view .LVU779
 2293              	.LVL215:
1711:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef      depctl;
 2294              		.loc 1 1711 3 view .LVU780
1712:USB/core/usb_core.c ****   USB_OTG_DEP0XFRSIZ_TypeDef  deptsiz;
 2295              		.loc 1 1712 3 view .LVU781
1713:USB/core/usb_core.c ****   USB_OTG_INEPREGS          *in_regs;
 2296              		.loc 1 1713 3 view .LVU782
1714:USB/core/usb_core.c ****   uint32_t fifoemptymsk = 0;
 2297              		.loc 1 1714 3 view .LVU783
1715:USB/core/usb_core.c ****   
1716:USB/core/usb_core.c ****   depctl.d32   = 0;
 2298              		.loc 1 1716 3 view .LVU784
1717:USB/core/usb_core.c ****   deptsiz.d32  = 0;
 2299              		.loc 1 1717 3 view .LVU785
 2300              		.loc 1 1717 16 is_stmt 0 view .LVU786
 2301 0004 0023     		movs	r3, #0
 2302 0006 0093     		str	r3, [sp]
1718:USB/core/usb_core.c ****   /* IN endpoint */
1719:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2303              		.loc 1 1719 3 is_stmt 1 view .LVU787
 2304              		.loc 1 1719 9 is_stmt 0 view .LVU788
 2305 0008 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2306              		.loc 1 1719 6 view .LVU789
 2307 000a 012B     		cmp	r3, #1
 2308 000c 2ED0     		beq	.L146
1720:USB/core/usb_core.c ****   {
1721:USB/core/usb_core.c ****     in_regs = pdev->regs.INEP_REGS[0];
1722:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
1723:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
1724:USB/core/usb_core.c ****     /* Zero Length Packet? */
1725:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
1726:USB/core/usb_core.c ****     {
1727:USB/core/usb_core.c ****       deptsiz.b.xfersize = 0;
1728:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1729:USB/core/usb_core.c ****       
1730:USB/core/usb_core.c ****     }
1731:USB/core/usb_core.c ****     else
1732:USB/core/usb_core.c ****     {
1733:USB/core/usb_core.c ****       if (ep->xfer_len > ep->maxpacket)
1734:USB/core/usb_core.c ****       {
1735:USB/core/usb_core.c ****         ep->xfer_len = ep->maxpacket;
1736:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->maxpacket;
1737:USB/core/usb_core.c ****       }
1738:USB/core/usb_core.c ****       else
1739:USB/core/usb_core.c ****       {
1740:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->xfer_len;
1741:USB/core/usb_core.c ****       }
1742:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1743:USB/core/usb_core.c ****     }
1744:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
1745:USB/core/usb_core.c ****     
1746:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
1747:USB/core/usb_core.c ****     {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 76


1748:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
1749:USB/core/usb_core.c ****     }
1750:USB/core/usb_core.c ****     
1751:USB/core/usb_core.c ****     /* EP enable, IN data in FIFO */
1752:USB/core/usb_core.c ****     depctl.b.cnak = 1;
1753:USB/core/usb_core.c ****     depctl.b.epena = 1;
1754:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
1755:USB/core/usb_core.c ****     
1756:USB/core/usb_core.c ****     
1757:USB/core/usb_core.c ****     
1758:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 0)
1759:USB/core/usb_core.c ****     {
1760:USB/core/usb_core.c ****       /* Enable the Tx FIFO Empty Interrupt for this EP */
1761:USB/core/usb_core.c ****       if (ep->xfer_len > 0)
1762:USB/core/usb_core.c ****       {
1763:USB/core/usb_core.c ****         {
1764:USB/core/usb_core.c ****           fifoemptymsk |= 1 << ep->num;
1765:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
1766:USB/core/usb_core.c ****         }
1767:USB/core/usb_core.c ****       }
1768:USB/core/usb_core.c ****     }
1769:USB/core/usb_core.c ****   }
1770:USB/core/usb_core.c ****   else
1771:USB/core/usb_core.c ****   {
1772:USB/core/usb_core.c ****     /* OUT endpoint */
1773:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 2309              		.loc 1 1773 5 is_stmt 1 view .LVU790
 2310              		.loc 1 1773 19 is_stmt 0 view .LVU791
 2311 000e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2312 0010 03F11402 		add	r2, r3, #20
 2313 0014 00EB8202 		add	r2, r0, r2, lsl #2
 2314 0018 5468     		ldr	r4, [r2, #4]
 2315 001a 2268     		ldr	r2, [r4]
 2316              	.LVL216:
1774:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 2317              		.loc 1 1774 5 is_stmt 1 view .LVU792
 2318              		.loc 1 1774 19 is_stmt 0 view .LVU793
 2319 001c 2469     		ldr	r4, [r4, #16]
 2320              		.loc 1 1774 17 view .LVU794
 2321 001e 0094     		str	r4, [sp]
1775:USB/core/usb_core.c ****     /* Program the transfer size and packet count as follows:
1776:USB/core/usb_core.c ****     * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
1777:USB/core/usb_core.c ****     * pktcnt = N           */
1778:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
 2322              		.loc 1 1778 5 is_stmt 1 view .LVU795
 2323              		.loc 1 1778 11 is_stmt 0 view .LVU796
 2324 0020 4C69     		ldr	r4, [r1, #20]
 2325              		.loc 1 1778 8 view .LVU797
 2326 0022 002C     		cmp	r4, #0
 2327 0024 6CD1     		bne	.L142
1779:USB/core/usb_core.c ****     {
1780:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2328              		.loc 1 1780 7 is_stmt 1 view .LVU798
 2329              		.loc 1 1780 30 is_stmt 0 view .LVU799
 2330 0026 8D68     		ldr	r5, [r1, #8]
 2331              		.loc 1 1780 26 view .LVU800
 2332 0028 9DF80040 		ldrb	r4, [sp]	@ zero_extendqisi2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 77


 2333 002c 65F30604 		bfi	r4, r5, #0, #7
 2334 0030 8DF80040 		strb	r4, [sp]
1781:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2335              		.loc 1 1781 7 is_stmt 1 view .LVU801
 2336              		.loc 1 1781 24 is_stmt 0 view .LVU802
 2337 0034 9DF80240 		ldrb	r4, [sp, #2]	@ zero_extendqisi2
 2338 0038 0125     		movs	r5, #1
 2339 003a 65F3C404 		bfi	r4, r5, #3, #2
 2340 003e 8DF80240 		strb	r4, [sp, #2]
 2341              	.L143:
1782:USB/core/usb_core.c ****     }
1783:USB/core/usb_core.c ****     else
1784:USB/core/usb_core.c ****     {
1785:USB/core/usb_core.c ****       ep->xfer_len = ep->maxpacket;
1786:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
1787:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1788:USB/core/usb_core.c ****     }
1789:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 2342              		.loc 1 1789 5 is_stmt 1 view .LVU803
 2343 0042 1433     		adds	r3, r3, #20
 2344 0044 00EB8303 		add	r3, r0, r3, lsl #2
 2345 0048 5B68     		ldr	r3, [r3, #4]
 2346 004a 009C     		ldr	r4, [sp]
 2347 004c 1C61     		str	r4, [r3, #16]
1790:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
 2348              		.loc 1 1790 5 view .LVU804
 2349              		.loc 1 1790 18 is_stmt 0 view .LVU805
 2350 004e C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 2351              		.loc 1 1790 8 view .LVU806
 2352 0050 012B     		cmp	r3, #1
 2353 0052 65D0     		beq	.L147
 2354              	.L144:
1791:USB/core/usb_core.c ****     {
1792:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
1793:USB/core/usb_core.c ****     }
1794:USB/core/usb_core.c ****     /* EP enable */
1795:USB/core/usb_core.c ****     depctl.b.cnak = 1;
 2355              		.loc 1 1795 5 is_stmt 1 view .LVU807
1796:USB/core/usb_core.c ****     depctl.b.epena = 1;
 2356              		.loc 1 1796 5 view .LVU808
 2357              		.loc 1 1796 20 is_stmt 0 view .LVU809
 2358 0054 42F00442 		orr	r2, r2, #-2080374784
 2359              	.LVL217:
1797:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 2360              		.loc 1 1797 5 is_stmt 1 view .LVU810
 2361 0058 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2362 005a 1433     		adds	r3, r3, #20
 2363 005c 00EB8300 		add	r0, r0, r3, lsl #2
 2364              	.LVL218:
 2365              		.loc 1 1797 5 is_stmt 0 view .LVU811
 2366 0060 4368     		ldr	r3, [r0, #4]
 2367              	.LVL219:
 2368              		.loc 1 1797 5 view .LVU812
 2369 0062 1A60     		str	r2, [r3]
 2370              	.LVL220:
 2371              	.L141:
1798:USB/core/usb_core.c ****     
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 78


1799:USB/core/usb_core.c ****   }
1800:USB/core/usb_core.c ****   return status;
 2372              		.loc 1 1800 3 is_stmt 1 view .LVU813
1801:USB/core/usb_core.c **** }
 2373              		.loc 1 1801 1 is_stmt 0 view .LVU814
 2374 0064 0020     		movs	r0, #0
 2375 0066 02B0     		add	sp, sp, #8
 2376              	.LCFI25:
 2377              		.cfi_remember_state
 2378              		.cfi_def_cfa_offset 8
 2379              		@ sp needed
 2380 0068 30BC     		pop	{r4, r5}
 2381              	.LCFI26:
 2382              		.cfi_restore 5
 2383              		.cfi_restore 4
 2384              		.cfi_def_cfa_offset 0
 2385 006a 7047     		bx	lr
 2386              	.LVL221:
 2387              	.L146:
 2388              	.LCFI27:
 2389              		.cfi_restore_state
1721:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 2390              		.loc 1 1721 5 is_stmt 1 view .LVU815
1721:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 2391              		.loc 1 1721 13 is_stmt 0 view .LVU816
 2392 006c 8369     		ldr	r3, [r0, #24]
 2393              	.LVL222:
1722:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 2394              		.loc 1 1722 5 is_stmt 1 view .LVU817
1722:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 2395              		.loc 1 1722 19 is_stmt 0 view .LVU818
 2396 006e 1A68     		ldr	r2, [r3]
 2397              	.LVL223:
1723:USB/core/usb_core.c ****     /* Zero Length Packet? */
 2398              		.loc 1 1723 5 is_stmt 1 view .LVU819
1723:USB/core/usb_core.c ****     /* Zero Length Packet? */
 2399              		.loc 1 1723 19 is_stmt 0 view .LVU820
 2400 0070 1C69     		ldr	r4, [r3, #16]
1723:USB/core/usb_core.c ****     /* Zero Length Packet? */
 2401              		.loc 1 1723 17 view .LVU821
 2402 0072 0094     		str	r4, [sp]
1725:USB/core/usb_core.c ****     {
 2403              		.loc 1 1725 5 is_stmt 1 view .LVU822
1725:USB/core/usb_core.c ****     {
 2404              		.loc 1 1725 11 is_stmt 0 view .LVU823
 2405 0074 4C69     		ldr	r4, [r1, #20]
1725:USB/core/usb_core.c ****     {
 2406              		.loc 1 1725 8 view .LVU824
 2407 0076 14BB     		cbnz	r4, .L136
1727:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2408              		.loc 1 1727 7 is_stmt 1 view .LVU825
1727:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2409              		.loc 1 1727 26 is_stmt 0 view .LVU826
 2410 0078 9DF80040 		ldrb	r4, [sp]	@ zero_extendqisi2
 2411 007c 6FF30604 		bfc	r4, #0, #7
 2412 0080 8DF80040 		strb	r4, [sp]
1728:USB/core/usb_core.c ****       
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 79


 2413              		.loc 1 1728 7 is_stmt 1 view .LVU827
1728:USB/core/usb_core.c ****       
 2414              		.loc 1 1728 24 is_stmt 0 view .LVU828
 2415 0084 9DF80240 		ldrb	r4, [sp, #2]	@ zero_extendqisi2
 2416 0088 0125     		movs	r5, #1
 2417 008a 65F3C404 		bfi	r4, r5, #3, #2
 2418 008e 8DF80240 		strb	r4, [sp, #2]
 2419              	.L137:
1744:USB/core/usb_core.c ****     
 2420              		.loc 1 1744 5 is_stmt 1 view .LVU829
 2421 0092 009C     		ldr	r4, [sp]
 2422 0094 1C61     		str	r4, [r3, #16]
1746:USB/core/usb_core.c ****     {
 2423              		.loc 1 1746 5 view .LVU830
1746:USB/core/usb_core.c ****     {
 2424              		.loc 1 1746 18 is_stmt 0 view .LVU831
 2425 0096 C478     		ldrb	r4, [r0, #3]	@ zero_extendqisi2
1746:USB/core/usb_core.c ****     {
 2426              		.loc 1 1746 8 view .LVU832
 2427 0098 012C     		cmp	r4, #1
 2428 009a 29D0     		beq	.L148
 2429              	.L140:
1752:USB/core/usb_core.c ****     depctl.b.epena = 1;
 2430              		.loc 1 1752 5 is_stmt 1 view .LVU833
1753:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 2431              		.loc 1 1753 5 view .LVU834
1753:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 2432              		.loc 1 1753 20 is_stmt 0 view .LVU835
 2433 009c 42F00442 		orr	r2, r2, #-2080374784
 2434              	.LVL224:
1754:USB/core/usb_core.c ****     
 2435              		.loc 1 1754 5 is_stmt 1 view .LVU836
1754:USB/core/usb_core.c ****     
 2436              		.loc 1 1754 5 is_stmt 0 view .LVU837
 2437 00a0 1A60     		str	r2, [r3]
1758:USB/core/usb_core.c ****     {
 2438              		.loc 1 1758 5 is_stmt 1 view .LVU838
1758:USB/core/usb_core.c ****     {
 2439              		.loc 1 1758 18 is_stmt 0 view .LVU839
 2440 00a2 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 2441              	.LVL225:
1758:USB/core/usb_core.c ****     {
 2442              		.loc 1 1758 8 view .LVU840
 2443 00a4 002B     		cmp	r3, #0
 2444 00a6 DDD1     		bne	.L141
1761:USB/core/usb_core.c ****       {
 2445              		.loc 1 1761 7 is_stmt 1 view .LVU841
1761:USB/core/usb_core.c ****       {
 2446              		.loc 1 1761 13 is_stmt 0 view .LVU842
 2447 00a8 4B69     		ldr	r3, [r1, #20]
1761:USB/core/usb_core.c ****       {
 2448              		.loc 1 1761 10 view .LVU843
 2449 00aa 002B     		cmp	r3, #0
 2450 00ac DAD0     		beq	.L141
1764:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2451              		.loc 1 1764 11 is_stmt 1 view .LVU844
1764:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 80


 2452              		.loc 1 1764 34 is_stmt 0 view .LVU845
 2453 00ae 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 2454              	.LVL226:
1764:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2455              		.loc 1 1764 29 view .LVU846
 2456 00b0 0123     		movs	r3, #1
 2457 00b2 9340     		lsls	r3, r3, r2
 2458              	.LVL227:
1765:USB/core/usb_core.c ****         }
 2459              		.loc 1 1765 11 is_stmt 1 view .LVU847
 2460 00b4 0269     		ldr	r2, [r0, #16]
 2461 00b6 516B     		ldr	r1, [r2, #52]
 2462              	.LVL228:
1765:USB/core/usb_core.c ****         }
 2463              		.loc 1 1765 11 is_stmt 0 view .LVU848
 2464 00b8 0B43     		orrs	r3, r3, r1
 2465              	.LVL229:
1765:USB/core/usb_core.c ****         }
 2466              		.loc 1 1765 11 view .LVU849
 2467 00ba 5363     		str	r3, [r2, #52]
 2468              	.LVL230:
1765:USB/core/usb_core.c ****         }
 2469              		.loc 1 1765 11 view .LVU850
 2470 00bc D2E7     		b	.L141
 2471              	.LVL231:
 2472              	.L136:
1733:USB/core/usb_core.c ****       {
 2473              		.loc 1 1733 7 is_stmt 1 view .LVU851
1733:USB/core/usb_core.c ****       {
 2474              		.loc 1 1733 28 is_stmt 0 view .LVU852
 2475 00be 8D68     		ldr	r5, [r1, #8]
1733:USB/core/usb_core.c ****       {
 2476              		.loc 1 1733 10 view .LVU853
 2477 00c0 AC42     		cmp	r4, r5
 2478 00c2 0ED9     		bls	.L138
1735:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->maxpacket;
 2479              		.loc 1 1735 9 is_stmt 1 view .LVU854
1735:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->maxpacket;
 2480              		.loc 1 1735 22 is_stmt 0 view .LVU855
 2481 00c4 4D61     		str	r5, [r1, #20]
1736:USB/core/usb_core.c ****       }
 2482              		.loc 1 1736 9 is_stmt 1 view .LVU856
1736:USB/core/usb_core.c ****       }
 2483              		.loc 1 1736 28 is_stmt 0 view .LVU857
 2484 00c6 9DF80040 		ldrb	r4, [sp]	@ zero_extendqisi2
 2485 00ca 65F30604 		bfi	r4, r5, #0, #7
 2486 00ce 8DF80040 		strb	r4, [sp]
 2487              	.L139:
1742:USB/core/usb_core.c ****     }
 2488              		.loc 1 1742 7 is_stmt 1 view .LVU858
1742:USB/core/usb_core.c ****     }
 2489              		.loc 1 1742 24 is_stmt 0 view .LVU859
 2490 00d2 9DF80240 		ldrb	r4, [sp, #2]	@ zero_extendqisi2
 2491 00d6 0125     		movs	r5, #1
 2492 00d8 65F3C404 		bfi	r4, r5, #3, #2
 2493 00dc 8DF80240 		strb	r4, [sp, #2]
 2494 00e0 D7E7     		b	.L137
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 81


 2495              	.L138:
1740:USB/core/usb_core.c ****       }
 2496              		.loc 1 1740 9 is_stmt 1 view .LVU860
1740:USB/core/usb_core.c ****       }
 2497              		.loc 1 1740 28 is_stmt 0 view .LVU861
 2498 00e2 9DF80050 		ldrb	r5, [sp]	@ zero_extendqisi2
 2499 00e6 64F30605 		bfi	r5, r4, #0, #7
 2500 00ea 8DF80050 		strb	r5, [sp]
 2501 00ee F0E7     		b	.L139
 2502              	.L148:
1748:USB/core/usb_core.c ****     }
 2503              		.loc 1 1748 7 is_stmt 1 view .LVU862
 2504 00f0 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 2505 00f2 0434     		adds	r4, r4, #4
 2506 00f4 00EB8404 		add	r4, r0, r4, lsl #2
 2507 00f8 A468     		ldr	r4, [r4, #8]
 2508 00fa 0D69     		ldr	r5, [r1, #16]
 2509 00fc 6561     		str	r5, [r4, #20]
 2510 00fe CDE7     		b	.L140
 2511              	.LVL232:
 2512              	.L142:
1785:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2513              		.loc 1 1785 7 view .LVU863
1785:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2514              		.loc 1 1785 24 is_stmt 0 view .LVU864
 2515 0100 8D68     		ldr	r5, [r1, #8]
1785:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2516              		.loc 1 1785 20 view .LVU865
 2517 0102 4D61     		str	r5, [r1, #20]
1786:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2518              		.loc 1 1786 7 is_stmt 1 view .LVU866
1786:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2519              		.loc 1 1786 26 is_stmt 0 view .LVU867
 2520 0104 9DF80040 		ldrb	r4, [sp]	@ zero_extendqisi2
 2521 0108 65F30604 		bfi	r4, r5, #0, #7
 2522 010c 8DF80040 		strb	r4, [sp]
1787:USB/core/usb_core.c ****     }
 2523              		.loc 1 1787 7 is_stmt 1 view .LVU868
1787:USB/core/usb_core.c ****     }
 2524              		.loc 1 1787 24 is_stmt 0 view .LVU869
 2525 0110 9DF80240 		ldrb	r4, [sp, #2]	@ zero_extendqisi2
 2526 0114 0125     		movs	r5, #1
 2527 0116 65F3C404 		bfi	r4, r5, #3, #2
 2528 011a 8DF80240 		strb	r4, [sp, #2]
 2529 011e 90E7     		b	.L143
 2530              	.L147:
1792:USB/core/usb_core.c ****     }
 2531              		.loc 1 1792 7 is_stmt 1 view .LVU870
 2532 0120 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2533 0122 1433     		adds	r3, r3, #20
 2534 0124 00EB8303 		add	r3, r0, r3, lsl #2
 2535 0128 5B68     		ldr	r3, [r3, #4]
 2536 012a 0C69     		ldr	r4, [r1, #16]
 2537 012c 5C61     		str	r4, [r3, #20]
 2538 012e 91E7     		b	.L144
 2539              		.cfi_endproc
 2540              	.LFE150:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 82


 2542              		.section	.text.USB_OTG_EPSetStall,"ax",%progbits
 2543              		.align	1
 2544              		.global	USB_OTG_EPSetStall
 2545              		.syntax unified
 2546              		.thumb
 2547              		.thumb_func
 2548              		.fpu fpv4-sp-d16
 2550              	USB_OTG_EPSetStall:
 2551              	.LVL233:
 2552              	.LFB151:
1802:USB/core/usb_core.c **** 
1803:USB/core/usb_core.c **** 
1804:USB/core/usb_core.c **** /**
1805:USB/core/usb_core.c **** * @brief  USB_OTG_EPSetStall : Set the EP STALL
1806:USB/core/usb_core.c **** * @param  pdev : Selected device
1807:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1808:USB/core/usb_core.c **** */
1809:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPSetStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1810:USB/core/usb_core.c **** {
 2553              		.loc 1 1810 1 view -0
 2554              		.cfi_startproc
 2555              		@ args = 0, pretend = 0, frame = 0
 2556              		@ frame_needed = 0, uses_anonymous_args = 0
 2557              		@ link register save eliminated.
1811:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 2558              		.loc 1 1811 3 view .LVU872
1812:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 2559              		.loc 1 1812 3 view .LVU873
1813:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
 2560              		.loc 1 1813 3 view .LVU874
1814:USB/core/usb_core.c ****   
1815:USB/core/usb_core.c ****   depctl.d32 = 0;
 2561              		.loc 1 1815 3 view .LVU875
1816:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2562              		.loc 1 1816 3 view .LVU876
 2563              		.loc 1 1816 9 is_stmt 0 view .LVU877
 2564 0000 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2565              		.loc 1 1816 6 view .LVU878
 2566 0002 012B     		cmp	r3, #1
 2567 0004 0AD0     		beq	.L153
1817:USB/core/usb_core.c ****   {
1818:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
1819:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
1820:USB/core/usb_core.c ****     /* set the disable and stall bits */
1821:USB/core/usb_core.c ****     if (depctl.b.epena)
1822:USB/core/usb_core.c ****     {
1823:USB/core/usb_core.c ****       depctl.b.epdis = 1;
1824:USB/core/usb_core.c ****     }
1825:USB/core/usb_core.c ****     depctl.b.stall = 1;
1826:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
1827:USB/core/usb_core.c ****   }
1828:USB/core/usb_core.c ****   else
1829:USB/core/usb_core.c ****   {
1830:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 2568              		.loc 1 1830 5 is_stmt 1 view .LVU879
 2569              		.loc 1 1830 45 is_stmt 0 view .LVU880
 2570 0006 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 83


 2571              		.loc 1 1830 42 view .LVU881
 2572 0008 1433     		adds	r3, r3, #20
 2573 000a 00EB8300 		add	r0, r0, r3, lsl #2
 2574              	.LVL234:
 2575              		.loc 1 1830 42 view .LVU882
 2576 000e 4268     		ldr	r2, [r0, #4]
 2577              	.LVL235:
1831:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2578              		.loc 1 1831 5 is_stmt 1 view .LVU883
 2579              		.loc 1 1831 18 is_stmt 0 view .LVU884
 2580 0010 1368     		ldr	r3, [r2]
1832:USB/core/usb_core.c ****     /* set the stall bit */
1833:USB/core/usb_core.c ****     depctl.b.stall = 1;
 2581              		.loc 1 1833 5 is_stmt 1 view .LVU885
 2582              		.loc 1 1833 20 is_stmt 0 view .LVU886
 2583 0012 43F40013 		orr	r3, r3, #2097152
 2584              	.LVL236:
1834:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2585              		.loc 1 1834 5 is_stmt 1 view .LVU887
 2586              		.loc 1 1834 5 is_stmt 0 view .LVU888
 2587 0016 1360     		str	r3, [r2]
 2588              	.LVL237:
 2589              	.L152:
1835:USB/core/usb_core.c ****   }
1836:USB/core/usb_core.c ****   return status;
 2590              		.loc 1 1836 3 is_stmt 1 view .LVU889
1837:USB/core/usb_core.c **** }
 2591              		.loc 1 1837 1 is_stmt 0 view .LVU890
 2592 0018 0020     		movs	r0, #0
 2593 001a 7047     		bx	lr
 2594              	.LVL238:
 2595              	.L153:
1818:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2596              		.loc 1 1818 5 is_stmt 1 view .LVU891
1818:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2597              		.loc 1 1818 44 is_stmt 0 view .LVU892
 2598 001c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1818:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2599              		.loc 1 1818 41 view .LVU893
 2600 001e 0433     		adds	r3, r3, #4
 2601 0020 00EB8300 		add	r0, r0, r3, lsl #2
 2602              	.LVL239:
1818:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2603              		.loc 1 1818 41 view .LVU894
 2604 0024 8268     		ldr	r2, [r0, #8]
 2605              	.LVL240:
1819:USB/core/usb_core.c ****     /* set the disable and stall bits */
 2606              		.loc 1 1819 5 is_stmt 1 view .LVU895
1819:USB/core/usb_core.c ****     /* set the disable and stall bits */
 2607              		.loc 1 1819 18 is_stmt 0 view .LVU896
 2608 0026 1368     		ldr	r3, [r2]
 2609              	.LVL241:
1821:USB/core/usb_core.c ****     {
 2610              		.loc 1 1821 5 is_stmt 1 view .LVU897
1821:USB/core/usb_core.c ****     {
 2611              		.loc 1 1821 8 is_stmt 0 view .LVU898
 2612 0028 002B     		cmp	r3, #0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 84


 2613 002a 03DB     		blt	.L154
 2614              	.L151:
1825:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2615              		.loc 1 1825 5 is_stmt 1 view .LVU899
1825:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2616              		.loc 1 1825 20 is_stmt 0 view .LVU900
 2617 002c 43F40013 		orr	r3, r3, #2097152
 2618              	.LVL242:
1826:USB/core/usb_core.c ****   }
 2619              		.loc 1 1826 5 is_stmt 1 view .LVU901
1826:USB/core/usb_core.c ****   }
 2620              		.loc 1 1826 5 is_stmt 0 view .LVU902
 2621 0030 1360     		str	r3, [r2]
 2622 0032 F1E7     		b	.L152
 2623              	.L154:
1823:USB/core/usb_core.c ****     }
 2624              		.loc 1 1823 7 is_stmt 1 view .LVU903
1823:USB/core/usb_core.c ****     }
 2625              		.loc 1 1823 22 is_stmt 0 view .LVU904
 2626 0034 43F08043 		orr	r3, r3, #1073741824
 2627              	.LVL243:
1823:USB/core/usb_core.c ****     }
 2628              		.loc 1 1823 22 view .LVU905
 2629 0038 F8E7     		b	.L151
 2630              		.cfi_endproc
 2631              	.LFE151:
 2633              		.section	.text.USB_OTG_EPClearStall,"ax",%progbits
 2634              		.align	1
 2635              		.global	USB_OTG_EPClearStall
 2636              		.syntax unified
 2637              		.thumb
 2638              		.thumb_func
 2639              		.fpu fpv4-sp-d16
 2641              	USB_OTG_EPClearStall:
 2642              	.LVL244:
 2643              	.LFB152:
1838:USB/core/usb_core.c **** 
1839:USB/core/usb_core.c **** 
1840:USB/core/usb_core.c **** /**
1841:USB/core/usb_core.c **** * @brief  Clear the EP STALL
1842:USB/core/usb_core.c **** * @param  pdev : Selected device
1843:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1844:USB/core/usb_core.c **** */
1845:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPClearStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1846:USB/core/usb_core.c **** {
 2644              		.loc 1 1846 1 is_stmt 1 view -0
 2645              		.cfi_startproc
 2646              		@ args = 0, pretend = 0, frame = 0
 2647              		@ frame_needed = 0, uses_anonymous_args = 0
 2648              		@ link register save eliminated.
1847:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 2649              		.loc 1 1847 3 view .LVU907
1848:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 2650              		.loc 1 1848 3 view .LVU908
1849:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
 2651              		.loc 1 1849 3 view .LVU909
1850:USB/core/usb_core.c ****   
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 85


1851:USB/core/usb_core.c ****   depctl.d32 = 0;
 2652              		.loc 1 1851 3 view .LVU910
1852:USB/core/usb_core.c ****   
1853:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2653              		.loc 1 1853 3 view .LVU911
 2654              		.loc 1 1853 9 is_stmt 0 view .LVU912
 2655 0000 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2656              		.loc 1 1853 6 view .LVU913
 2657 0002 012B     		cmp	r3, #1
 2658 0004 0FD0     		beq	.L159
1854:USB/core/usb_core.c ****   {
1855:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
1856:USB/core/usb_core.c ****   }
1857:USB/core/usb_core.c ****   else
1858:USB/core/usb_core.c ****   {
1859:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 2659              		.loc 1 1859 5 is_stmt 1 view .LVU914
 2660              		.loc 1 1859 45 is_stmt 0 view .LVU915
 2661 0006 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2662              		.loc 1 1859 42 view .LVU916
 2663 0008 1433     		adds	r3, r3, #20
 2664 000a 00EB8300 		add	r0, r0, r3, lsl #2
 2665              	.LVL245:
 2666              		.loc 1 1859 42 view .LVU917
 2667 000e 4068     		ldr	r0, [r0, #4]
 2668              	.LVL246:
 2669              	.L157:
1860:USB/core/usb_core.c ****   }
1861:USB/core/usb_core.c ****   depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2670              		.loc 1 1861 3 is_stmt 1 view .LVU918
 2671              		.loc 1 1861 16 is_stmt 0 view .LVU919
 2672 0010 0268     		ldr	r2, [r0]
 2673              	.LVL247:
1862:USB/core/usb_core.c ****   /* clear the stall bits */
1863:USB/core/usb_core.c ****   depctl.b.stall = 0;
 2674              		.loc 1 1863 3 is_stmt 1 view .LVU920
 2675              		.loc 1 1863 18 is_stmt 0 view .LVU921
 2676 0012 6FF35552 		bfc	r2, #21, #1
1864:USB/core/usb_core.c ****   if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 2677              		.loc 1 1864 3 is_stmt 1 view .LVU922
 2678              		.loc 1 1864 9 is_stmt 0 view .LVU923
 2679 0016 CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 2680              		.loc 1 1864 32 view .LVU924
 2681 0018 023B     		subs	r3, r3, #2
 2682 001a DBB2     		uxtb	r3, r3
 2683              		.loc 1 1864 6 view .LVU925
 2684 001c 012B     		cmp	r3, #1
 2685 001e 08D9     		bls	.L160
 2686              	.L158:
1865:USB/core/usb_core.c ****   {
1866:USB/core/usb_core.c ****     depctl.b.setd0pid = 1; /* DATA0 */
1867:USB/core/usb_core.c ****   }
1868:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2687              		.loc 1 1868 3 is_stmt 1 view .LVU926
 2688 0020 0260     		str	r2, [r0]
1869:USB/core/usb_core.c ****   return status;
 2689              		.loc 1 1869 3 view .LVU927
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 86


1870:USB/core/usb_core.c **** }
 2690              		.loc 1 1870 1 is_stmt 0 view .LVU928
 2691 0022 0020     		movs	r0, #0
 2692              	.LVL248:
 2693              		.loc 1 1870 1 view .LVU929
 2694 0024 7047     		bx	lr
 2695              	.LVL249:
 2696              	.L159:
1855:USB/core/usb_core.c ****   }
 2697              		.loc 1 1855 5 is_stmt 1 view .LVU930
1855:USB/core/usb_core.c ****   }
 2698              		.loc 1 1855 44 is_stmt 0 view .LVU931
 2699 0026 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
1855:USB/core/usb_core.c ****   }
 2700              		.loc 1 1855 41 view .LVU932
 2701 0028 0433     		adds	r3, r3, #4
 2702 002a 00EB8300 		add	r0, r0, r3, lsl #2
 2703              	.LVL250:
1855:USB/core/usb_core.c ****   }
 2704              		.loc 1 1855 41 view .LVU933
 2705 002e 8068     		ldr	r0, [r0, #8]
 2706              	.LVL251:
1855:USB/core/usb_core.c ****   }
 2707              		.loc 1 1855 41 view .LVU934
 2708 0030 EEE7     		b	.L157
 2709              	.LVL252:
 2710              	.L160:
1866:USB/core/usb_core.c ****   }
 2711              		.loc 1 1866 5 is_stmt 1 view .LVU935
1866:USB/core/usb_core.c ****   }
 2712              		.loc 1 1866 23 is_stmt 0 view .LVU936
 2713 0032 42F08052 		orr	r2, r2, #268435456
 2714              	.LVL253:
1866:USB/core/usb_core.c ****   }
 2715              		.loc 1 1866 23 view .LVU937
 2716 0036 F3E7     		b	.L158
 2717              		.cfi_endproc
 2718              	.LFE152:
 2720              		.section	.text.USB_OTG_ReadDevAllOutEp_itr,"ax",%progbits
 2721              		.align	1
 2722              		.global	USB_OTG_ReadDevAllOutEp_itr
 2723              		.syntax unified
 2724              		.thumb
 2725              		.thumb_func
 2726              		.fpu fpv4-sp-d16
 2728              	USB_OTG_ReadDevAllOutEp_itr:
 2729              	.LVL254:
 2730              	.LFB153:
1871:USB/core/usb_core.c **** 
1872:USB/core/usb_core.c **** 
1873:USB/core/usb_core.c **** /**
1874:USB/core/usb_core.c **** * @brief  USB_OTG_ReadDevAllOutEp_itr : returns OUT endpoint interrupt bits
1875:USB/core/usb_core.c **** * @param  pdev : Selected device
1876:USB/core/usb_core.c **** * @retval OUT endpoint interrupt bits
1877:USB/core/usb_core.c **** */
1878:USB/core/usb_core.c **** uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
1879:USB/core/usb_core.c **** {
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 87


 2731              		.loc 1 1879 1 is_stmt 1 view -0
 2732              		.cfi_startproc
 2733              		@ args = 0, pretend = 0, frame = 0
 2734              		@ frame_needed = 0, uses_anonymous_args = 0
 2735              		@ link register save eliminated.
1880:USB/core/usb_core.c ****   uint32_t v;
 2736              		.loc 1 1880 3 view .LVU939
1881:USB/core/usb_core.c ****   v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 2737              		.loc 1 1881 3 view .LVU940
 2738              		.loc 1 1881 8 is_stmt 0 view .LVU941
 2739 0000 0369     		ldr	r3, [r0, #16]
 2740              		.loc 1 1881 6 view .LVU942
 2741 0002 9869     		ldr	r0, [r3, #24]
 2742              	.LVL255:
1882:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 2743              		.loc 1 1882 3 is_stmt 1 view .LVU943
 2744              		.loc 1 1882 8 is_stmt 0 view .LVU944
 2745 0004 DB69     		ldr	r3, [r3, #28]
 2746              		.loc 1 1882 5 view .LVU945
 2747 0006 1840     		ands	r0, r0, r3
 2748              	.LVL256:
1883:USB/core/usb_core.c ****   return ((v & 0xffff0000) >> 16);
 2749              		.loc 1 1883 3 is_stmt 1 view .LVU946
1884:USB/core/usb_core.c **** }
 2750              		.loc 1 1884 1 is_stmt 0 view .LVU947
 2751 0008 000C     		lsrs	r0, r0, #16
 2752              	.LVL257:
 2753              		.loc 1 1884 1 view .LVU948
 2754 000a 7047     		bx	lr
 2755              		.cfi_endproc
 2756              	.LFE153:
 2758              		.section	.text.USB_OTG_ReadDevOutEP_itr,"ax",%progbits
 2759              		.align	1
 2760              		.global	USB_OTG_ReadDevOutEP_itr
 2761              		.syntax unified
 2762              		.thumb
 2763              		.thumb_func
 2764              		.fpu fpv4-sp-d16
 2766              	USB_OTG_ReadDevOutEP_itr:
 2767              	.LVL258:
 2768              	.LFB154:
1885:USB/core/usb_core.c **** 
1886:USB/core/usb_core.c **** 
1887:USB/core/usb_core.c **** /**
1888:USB/core/usb_core.c **** * @brief  USB_OTG_ReadDevOutEP_itr : returns Device OUT EP Interrupt register
1889:USB/core/usb_core.c **** * @param  pdev : Selected device
1890:USB/core/usb_core.c **** * @param  ep : end point number
1891:USB/core/usb_core.c **** * @retval Device OUT EP Interrupt register
1892:USB/core/usb_core.c **** */
1893:USB/core/usb_core.c **** uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
1894:USB/core/usb_core.c **** {
 2769              		.loc 1 1894 1 is_stmt 1 view -0
 2770              		.cfi_startproc
 2771              		@ args = 0, pretend = 0, frame = 0
 2772              		@ frame_needed = 0, uses_anonymous_args = 0
 2773              		@ link register save eliminated.
1895:USB/core/usb_core.c ****   uint32_t v;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 88


 2774              		.loc 1 1895 3 view .LVU950
1896:USB/core/usb_core.c ****   v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 2775              		.loc 1 1896 3 view .LVU951
 2776              		.loc 1 1896 8 is_stmt 0 view .LVU952
 2777 0000 1431     		adds	r1, r1, #20
 2778              	.LVL259:
 2779              		.loc 1 1896 8 view .LVU953
 2780 0002 00EB8101 		add	r1, r0, r1, lsl #2
 2781 0006 4B68     		ldr	r3, [r1, #4]
 2782              		.loc 1 1896 6 view .LVU954
 2783 0008 9A68     		ldr	r2, [r3, #8]
 2784              	.LVL260:
1897:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 2785              		.loc 1 1897 3 is_stmt 1 view .LVU955
 2786              		.loc 1 1897 8 is_stmt 0 view .LVU956
 2787 000a 0369     		ldr	r3, [r0, #16]
 2788 000c 5869     		ldr	r0, [r3, #20]
 2789              	.LVL261:
1898:USB/core/usb_core.c ****   return v;
 2790              		.loc 1 1898 3 is_stmt 1 view .LVU957
1899:USB/core/usb_core.c **** }
 2791              		.loc 1 1899 1 is_stmt 0 view .LVU958
 2792 000e 1040     		ands	r0, r0, r2
 2793              	.LVL262:
 2794              		.loc 1 1899 1 view .LVU959
 2795 0010 7047     		bx	lr
 2796              		.cfi_endproc
 2797              	.LFE154:
 2799              		.section	.text.USB_OTG_ReadDevAllInEPItr,"ax",%progbits
 2800              		.align	1
 2801              		.global	USB_OTG_ReadDevAllInEPItr
 2802              		.syntax unified
 2803              		.thumb
 2804              		.thumb_func
 2805              		.fpu fpv4-sp-d16
 2807              	USB_OTG_ReadDevAllInEPItr:
 2808              	.LVL263:
 2809              	.LFB155:
1900:USB/core/usb_core.c **** 
1901:USB/core/usb_core.c **** 
1902:USB/core/usb_core.c **** /**
1903:USB/core/usb_core.c **** * @brief  USB_OTG_ReadDevAllInEPItr : Get int status register
1904:USB/core/usb_core.c **** * @param  pdev : Selected device
1905:USB/core/usb_core.c **** * @retval int status register
1906:USB/core/usb_core.c **** */
1907:USB/core/usb_core.c **** uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
1908:USB/core/usb_core.c **** {
 2810              		.loc 1 1908 1 is_stmt 1 view -0
 2811              		.cfi_startproc
 2812              		@ args = 0, pretend = 0, frame = 0
 2813              		@ frame_needed = 0, uses_anonymous_args = 0
 2814              		@ link register save eliminated.
1909:USB/core/usb_core.c ****   uint32_t v;
 2815              		.loc 1 1909 3 view .LVU961
1910:USB/core/usb_core.c ****   v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 2816              		.loc 1 1910 3 view .LVU962
 2817              		.loc 1 1910 7 is_stmt 0 view .LVU963
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 89


 2818 0000 0369     		ldr	r3, [r0, #16]
 2819              		.loc 1 1910 5 view .LVU964
 2820 0002 9869     		ldr	r0, [r3, #24]
 2821              	.LVL264:
1911:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 2822              		.loc 1 1911 3 is_stmt 1 view .LVU965
 2823              		.loc 1 1911 8 is_stmt 0 view .LVU966
 2824 0004 DB69     		ldr	r3, [r3, #28]
 2825              		.loc 1 1911 5 view .LVU967
 2826 0006 1840     		ands	r0, r0, r3
 2827              	.LVL265:
1912:USB/core/usb_core.c ****   return (v & 0xffff);
 2828              		.loc 1 1912 3 is_stmt 1 view .LVU968
1913:USB/core/usb_core.c **** }
 2829              		.loc 1 1913 1 is_stmt 0 view .LVU969
 2830 0008 80B2     		uxth	r0, r0
 2831              	.LVL266:
 2832              		.loc 1 1913 1 view .LVU970
 2833 000a 7047     		bx	lr
 2834              		.cfi_endproc
 2835              	.LFE155:
 2837              		.section	.text.USB_OTG_EP0_OutStart,"ax",%progbits
 2838              		.align	1
 2839              		.global	USB_OTG_EP0_OutStart
 2840              		.syntax unified
 2841              		.thumb
 2842              		.thumb_func
 2843              		.fpu fpv4-sp-d16
 2845              	USB_OTG_EP0_OutStart:
 2846              	.LVL267:
 2847              	.LFB156:
1914:USB/core/usb_core.c **** 
1915:USB/core/usb_core.c **** /**
1916:USB/core/usb_core.c **** * @brief  configures EPO to receive SETUP packets
1917:USB/core/usb_core.c **** * @param  None
1918:USB/core/usb_core.c **** * @retval : None
1919:USB/core/usb_core.c **** */
1920:USB/core/usb_core.c **** void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
1921:USB/core/usb_core.c **** {
 2848              		.loc 1 1921 1 is_stmt 1 view -0
 2849              		.cfi_startproc
 2850              		@ args = 0, pretend = 0, frame = 8
 2851              		@ frame_needed = 0, uses_anonymous_args = 0
 2852              		@ link register save eliminated.
 2853              		.loc 1 1921 1 is_stmt 0 view .LVU972
 2854 0000 82B0     		sub	sp, sp, #8
 2855              	.LCFI28:
 2856              		.cfi_def_cfa_offset 8
1922:USB/core/usb_core.c ****   USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
 2857              		.loc 1 1922 3 is_stmt 1 view .LVU973
1923:USB/core/usb_core.c ****   doeptsize0.d32 = 0;
 2858              		.loc 1 1923 3 view .LVU974
 2859              		.loc 1 1923 18 is_stmt 0 view .LVU975
 2860 0002 0023     		movs	r3, #0
 2861 0004 0093     		str	r3, [sp]
1924:USB/core/usb_core.c ****   doeptsize0.b.supcnt = 3;
 2862              		.loc 1 1924 3 is_stmt 1 view .LVU976
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 90


 2863              		.loc 1 1924 23 is_stmt 0 view .LVU977
 2864 0006 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 2865 000a 43F0C003 		orr	r3, r3, #192
 2866 000e 8DF80330 		strb	r3, [sp, #3]
1925:USB/core/usb_core.c ****   doeptsize0.b.pktcnt = 1;
 2867              		.loc 1 1925 3 is_stmt 1 view .LVU978
 2868              		.loc 1 1925 23 is_stmt 0 view .LVU979
 2869 0012 9DF80230 		ldrb	r3, [sp, #2]	@ zero_extendqisi2
 2870 0016 0122     		movs	r2, #1
 2871 0018 62F3C403 		bfi	r3, r2, #3, #2
 2872 001c 8DF80230 		strb	r3, [sp, #2]
1926:USB/core/usb_core.c ****   doeptsize0.b.xfersize = 8 * 3;
 2873              		.loc 1 1926 3 is_stmt 1 view .LVU980
 2874              		.loc 1 1926 25 is_stmt 0 view .LVU981
 2875 0020 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 2876 0024 1822     		movs	r2, #24
 2877 0026 62F30603 		bfi	r3, r2, #0, #7
 2878 002a 8DF80030 		strb	r3, [sp]
1927:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 2879              		.loc 1 1927 3 is_stmt 1 view .LVU982
 2880 002e 436D     		ldr	r3, [r0, #84]
 2881 0030 02F14042 		add	r2, r2, #-1073741824
 2882 0034 02F50022 		add	r2, r2, #524288
 2883 0038 1A61     		str	r2, [r3, #16]
1928:USB/core/usb_core.c ****   
1929:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
 2884              		.loc 1 1929 3 view .LVU983
 2885              		.loc 1 1929 16 is_stmt 0 view .LVU984
 2886 003a C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 2887              		.loc 1 1929 6 view .LVU985
 2888 003c 012B     		cmp	r3, #1
 2889 003e 01D0     		beq	.L167
 2890              	.L164:
1930:USB/core/usb_core.c ****   {
1931:USB/core/usb_core.c ****     USB_OTG_DEPCTL_TypeDef  doepctl;
1932:USB/core/usb_core.c ****     doepctl.d32 = 0;
1933:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
1934:USB/core/usb_core.c ****                         (uint32_t)&pdev->dev.setup_packet);
1935:USB/core/usb_core.c ****     
1936:USB/core/usb_core.c ****     /* EP enable */
1937:USB/core/usb_core.c ****     doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
1938:USB/core/usb_core.c ****     doepctl.b.epena = 1;
1939:USB/core/usb_core.c ****     doepctl.d32 = 0x80008000;
1940:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
1941:USB/core/usb_core.c ****   }
1942:USB/core/usb_core.c **** }
 2891              		.loc 1 1942 1 view .LVU986
 2892 0040 02B0     		add	sp, sp, #8
 2893              	.LCFI29:
 2894              		.cfi_remember_state
 2895              		.cfi_def_cfa_offset 0
 2896              		@ sp needed
 2897 0042 7047     		bx	lr
 2898              	.L167:
 2899              	.LCFI30:
 2900              		.cfi_restore_state
 2901              	.LBB5:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 91


1931:USB/core/usb_core.c ****     doepctl.d32 = 0;
 2902              		.loc 1 1931 5 is_stmt 1 view .LVU987
1932:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 2903              		.loc 1 1932 5 view .LVU988
1933:USB/core/usb_core.c ****                         (uint32_t)&pdev->dev.setup_packet);
 2904              		.loc 1 1933 5 view .LVU989
 2905 0044 00F2CC52 		addw	r2, r0, #1484
 2906 0048 436D     		ldr	r3, [r0, #84]
 2907 004a 5A61     		str	r2, [r3, #20]
1937:USB/core/usb_core.c ****     doepctl.b.epena = 1;
 2908              		.loc 1 1937 5 view .LVU990
1937:USB/core/usb_core.c ****     doepctl.b.epena = 1;
 2909              		.loc 1 1937 19 is_stmt 0 view .LVU991
 2910 004c 436D     		ldr	r3, [r0, #84]
 2911 004e 1A68     		ldr	r2, [r3]
1938:USB/core/usb_core.c ****     doepctl.d32 = 0x80008000;
 2912              		.loc 1 1938 5 is_stmt 1 view .LVU992
1939:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 2913              		.loc 1 1939 5 view .LVU993
1940:USB/core/usb_core.c ****   }
 2914              		.loc 1 1940 5 view .LVU994
 2915 0050 4FF08022 		mov	r2, #-2147450880
 2916 0054 1A60     		str	r2, [r3]
 2917              	.LBE5:
 2918              		.loc 1 1942 1 is_stmt 0 view .LVU995
 2919 0056 F3E7     		b	.L164
 2920              		.cfi_endproc
 2921              	.LFE156:
 2923              		.section	.text.USB_OTG_ActiveRemoteWakeup,"ax",%progbits
 2924              		.align	1
 2925              		.global	USB_OTG_ActiveRemoteWakeup
 2926              		.syntax unified
 2927              		.thumb
 2928              		.thumb_func
 2929              		.fpu fpv4-sp-d16
 2931              	USB_OTG_ActiveRemoteWakeup:
 2932              	.LVL268:
 2933              	.LFB157:
1943:USB/core/usb_core.c **** 
1944:USB/core/usb_core.c **** /**
1945:USB/core/usb_core.c **** * @brief  USB_OTG_RemoteWakeup : active remote wakeup signalling
1946:USB/core/usb_core.c **** * @param  None
1947:USB/core/usb_core.c **** * @retval : None
1948:USB/core/usb_core.c **** */
1949:USB/core/usb_core.c **** void USB_OTG_ActiveRemoteWakeup(USB_OTG_CORE_HANDLE *pdev)
1950:USB/core/usb_core.c **** {
 2934              		.loc 1 1950 1 is_stmt 1 view -0
 2935              		.cfi_startproc
 2936              		@ args = 0, pretend = 0, frame = 0
 2937              		@ frame_needed = 0, uses_anonymous_args = 0
1951:USB/core/usb_core.c ****   
1952:USB/core/usb_core.c ****   USB_OTG_DCTL_TypeDef     dctl;
 2938              		.loc 1 1952 3 view .LVU997
1953:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef     dsts;
 2939              		.loc 1 1953 3 view .LVU998
1954:USB/core/usb_core.c ****   USB_OTG_PCGCCTL_TypeDef  power;  
 2940              		.loc 1 1954 3 view .LVU999
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 92


1955:USB/core/usb_core.c ****   
1956:USB/core/usb_core.c ****   if (pdev->dev.DevRemoteWakeup) 
 2941              		.loc 1 1956 3 view .LVU1000
 2942              		.loc 1 1956 16 is_stmt 0 view .LVU1001
 2943 0000 D0F81831 		ldr	r3, [r0, #280]
 2944              		.loc 1 1956 6 view .LVU1002
 2945 0004 FBB1     		cbz	r3, .L172
1950:USB/core/usb_core.c ****   
 2946              		.loc 1 1950 1 view .LVU1003
 2947 0006 10B5     		push	{r4, lr}
 2948              	.LCFI31:
 2949              		.cfi_def_cfa_offset 8
 2950              		.cfi_offset 4, -8
 2951              		.cfi_offset 14, -4
 2952 0008 0446     		mov	r4, r0
1957:USB/core/usb_core.c ****   {
1958:USB/core/usb_core.c ****     dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 2953              		.loc 1 1958 5 is_stmt 1 view .LVU1004
 2954              		.loc 1 1958 16 is_stmt 0 view .LVU1005
 2955 000a 0369     		ldr	r3, [r0, #16]
 2956 000c 9B68     		ldr	r3, [r3, #8]
1959:USB/core/usb_core.c ****     if(dsts.b.suspsts == 1)
 2957              		.loc 1 1959 5 is_stmt 1 view .LVU1006
 2958              		.loc 1 1959 7 is_stmt 0 view .LVU1007
 2959 000e 13F0010F 		tst	r3, #1
 2960 0012 17D0     		beq	.L168
1960:USB/core/usb_core.c ****     {
1961:USB/core/usb_core.c ****       if(pdev->cfg.low_power)
 2961              		.loc 1 1961 7 is_stmt 1 view .LVU1008
 2962              		.loc 1 1961 19 is_stmt 0 view .LVU1009
 2963 0014 837A     		ldrb	r3, [r0, #10]	@ zero_extendqisi2
 2964              		.loc 1 1961 9 view .LVU1010
 2965 0016 43B1     		cbz	r3, .L170
1962:USB/core/usb_core.c ****       {
1963:USB/core/usb_core.c ****         /* un-gate USB Core clock */
1964:USB/core/usb_core.c ****         power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 2966              		.loc 1 1964 9 is_stmt 1 view .LVU1011
 2967              		.loc 1 1964 21 is_stmt 0 view .LVU1012
 2968 0018 D0F80C31 		ldr	r3, [r0, #268]
1965:USB/core/usb_core.c ****         power.b.gatehclk = 0;
 2969              		.loc 1 1965 9 is_stmt 1 view .LVU1013
 2970              		.loc 1 1965 26 is_stmt 0 view .LVU1014
 2971 001c 6FF34103 		bfc	r3, #1, #1
 2972              	.LVL269:
1966:USB/core/usb_core.c ****         power.b.stoppclk = 0;
 2973              		.loc 1 1966 9 is_stmt 1 view .LVU1015
 2974              		.loc 1 1966 26 is_stmt 0 view .LVU1016
 2975 0020 6FF30003 		bfc	r3, #0, #1
1967:USB/core/usb_core.c ****         USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 2976              		.loc 1 1967 9 is_stmt 1 view .LVU1017
 2977 0024 D0F80C21 		ldr	r2, [r0, #268]
 2978 0028 1360     		str	r3, [r2]
 2979              	.L170:
1968:USB/core/usb_core.c ****       }   
1969:USB/core/usb_core.c ****       /* active Remote wakeup signaling */
1970:USB/core/usb_core.c ****       dctl.d32 = 0;
 2980              		.loc 1 1970 7 view .LVU1018
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 93


1971:USB/core/usb_core.c ****       dctl.b.rmtwkupsig = 1;
 2981              		.loc 1 1971 7 view .LVU1019
1972:USB/core/usb_core.c ****       USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, 0, dctl.d32);
 2982              		.loc 1 1972 7 view .LVU1020
 2983 002a 2269     		ldr	r2, [r4, #16]
 2984 002c 5368     		ldr	r3, [r2, #4]
 2985              	.LVL270:
 2986              		.loc 1 1972 7 is_stmt 0 view .LVU1021
 2987 002e 43F00103 		orr	r3, r3, #1
 2988 0032 5360     		str	r3, [r2, #4]
1973:USB/core/usb_core.c ****       USB_OTG_BSP_mDelay(5);
 2989              		.loc 1 1973 7 is_stmt 1 view .LVU1022
 2990 0034 0520     		movs	r0, #5
 2991              	.LVL271:
 2992              		.loc 1 1973 7 is_stmt 0 view .LVU1023
 2993 0036 FFF7FEFF 		bl	USB_OTG_BSP_mDelay
 2994              	.LVL272:
1974:USB/core/usb_core.c ****       USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 2995              		.loc 1 1974 7 is_stmt 1 view .LVU1024
 2996 003a 2269     		ldr	r2, [r4, #16]
 2997 003c 5368     		ldr	r3, [r2, #4]
 2998 003e 23F00103 		bic	r3, r3, #1
 2999 0042 5360     		str	r3, [r2, #4]
 3000              	.L168:
1975:USB/core/usb_core.c ****     }
1976:USB/core/usb_core.c ****   }
1977:USB/core/usb_core.c **** }
 3001              		.loc 1 1977 1 is_stmt 0 view .LVU1025
 3002 0044 10BD     		pop	{r4, pc}
 3003              	.LVL273:
 3004              	.L172:
 3005              	.LCFI32:
 3006              		.cfi_def_cfa_offset 0
 3007              		.cfi_restore 4
 3008              		.cfi_restore 14
 3009              		.loc 1 1977 1 view .LVU1026
 3010 0046 7047     		bx	lr
 3011              		.cfi_endproc
 3012              	.LFE157:
 3014              		.section	.text.USB_OTG_UngateClock,"ax",%progbits
 3015              		.align	1
 3016              		.global	USB_OTG_UngateClock
 3017              		.syntax unified
 3018              		.thumb
 3019              		.thumb_func
 3020              		.fpu fpv4-sp-d16
 3022              	USB_OTG_UngateClock:
 3023              	.LVL274:
 3024              	.LFB158:
1978:USB/core/usb_core.c **** 
1979:USB/core/usb_core.c **** 
1980:USB/core/usb_core.c **** /**
1981:USB/core/usb_core.c **** * @brief  USB_OTG_UngateClock : active USB Core clock
1982:USB/core/usb_core.c **** * @param  None
1983:USB/core/usb_core.c **** * @retval : None
1984:USB/core/usb_core.c **** */
1985:USB/core/usb_core.c **** void USB_OTG_UngateClock(USB_OTG_CORE_HANDLE *pdev)
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 94


1986:USB/core/usb_core.c **** {
 3025              		.loc 1 1986 1 is_stmt 1 view -0
 3026              		.cfi_startproc
 3027              		@ args = 0, pretend = 0, frame = 0
 3028              		@ frame_needed = 0, uses_anonymous_args = 0
 3029              		@ link register save eliminated.
1987:USB/core/usb_core.c ****   if(pdev->cfg.low_power)
 3030              		.loc 1 1987 3 view .LVU1028
 3031              		.loc 1 1987 15 is_stmt 0 view .LVU1029
 3032 0000 837A     		ldrb	r3, [r0, #10]	@ zero_extendqisi2
 3033              		.loc 1 1987 5 view .LVU1030
 3034 0002 6BB1     		cbz	r3, .L175
 3035              	.LBB6:
1988:USB/core/usb_core.c ****   {
1989:USB/core/usb_core.c ****     
1990:USB/core/usb_core.c ****     USB_OTG_DSTS_TypeDef     dsts;
 3036              		.loc 1 1990 5 is_stmt 1 view .LVU1031
1991:USB/core/usb_core.c ****     USB_OTG_PCGCCTL_TypeDef  power; 
 3037              		.loc 1 1991 5 view .LVU1032
1992:USB/core/usb_core.c ****     
1993:USB/core/usb_core.c ****     dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 3038              		.loc 1 1993 5 view .LVU1033
 3039              		.loc 1 1993 16 is_stmt 0 view .LVU1034
 3040 0004 0369     		ldr	r3, [r0, #16]
 3041 0006 9B68     		ldr	r3, [r3, #8]
1994:USB/core/usb_core.c ****     
1995:USB/core/usb_core.c ****     if(dsts.b.suspsts == 1)
 3042              		.loc 1 1995 5 is_stmt 1 view .LVU1035
 3043              		.loc 1 1995 7 is_stmt 0 view .LVU1036
 3044 0008 13F0010F 		tst	r3, #1
 3045 000c 08D0     		beq	.L175
1996:USB/core/usb_core.c ****     {
1997:USB/core/usb_core.c ****       /* un-gate USB Core clock */
1998:USB/core/usb_core.c ****       power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 3046              		.loc 1 1998 7 is_stmt 1 view .LVU1037
 3047              		.loc 1 1998 19 is_stmt 0 view .LVU1038
 3048 000e D0F80C31 		ldr	r3, [r0, #268]
1999:USB/core/usb_core.c ****       power.b.gatehclk = 0;
 3049              		.loc 1 1999 7 is_stmt 1 view .LVU1039
 3050              		.loc 1 1999 24 is_stmt 0 view .LVU1040
 3051 0012 6FF34103 		bfc	r3, #1, #1
 3052              	.LVL275:
2000:USB/core/usb_core.c ****       power.b.stoppclk = 0;
 3053              		.loc 1 2000 7 is_stmt 1 view .LVU1041
 3054              		.loc 1 2000 24 is_stmt 0 view .LVU1042
 3055 0016 6FF30003 		bfc	r3, #0, #1
2001:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 3056              		.loc 1 2001 7 is_stmt 1 view .LVU1043
 3057 001a D0F80C21 		ldr	r2, [r0, #268]
 3058 001e 1360     		str	r3, [r2]
 3059              	.L175:
 3060              	.LBE6:
2002:USB/core/usb_core.c ****       
2003:USB/core/usb_core.c ****     }
2004:USB/core/usb_core.c ****   }
2005:USB/core/usb_core.c **** }
 3061              		.loc 1 2005 1 is_stmt 0 view .LVU1044
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 95


 3062 0020 7047     		bx	lr
 3063              		.cfi_endproc
 3064              	.LFE158:
 3066              		.section	.text.USB_OTG_StopDevice,"ax",%progbits
 3067              		.align	1
 3068              		.global	USB_OTG_StopDevice
 3069              		.syntax unified
 3070              		.thumb
 3071              		.thumb_func
 3072              		.fpu fpv4-sp-d16
 3074              	USB_OTG_StopDevice:
 3075              	.LVL276:
 3076              	.LFB159:
2006:USB/core/usb_core.c **** 
2007:USB/core/usb_core.c **** /**
2008:USB/core/usb_core.c **** * @brief  Stop the device and clean up fifo's
2009:USB/core/usb_core.c **** * @param  None
2010:USB/core/usb_core.c **** * @retval : None
2011:USB/core/usb_core.c **** */
2012:USB/core/usb_core.c **** void USB_OTG_StopDevice(USB_OTG_CORE_HANDLE *pdev)
2013:USB/core/usb_core.c **** {
 3077              		.loc 1 2013 1 is_stmt 1 view -0
 3078              		.cfi_startproc
 3079              		@ args = 0, pretend = 0, frame = 0
 3080              		@ frame_needed = 0, uses_anonymous_args = 0
 3081              		.loc 1 2013 1 is_stmt 0 view .LVU1046
 3082 0000 10B5     		push	{r4, lr}
 3083              	.LCFI33:
 3084              		.cfi_def_cfa_offset 8
 3085              		.cfi_offset 4, -8
 3086              		.cfi_offset 14, -4
 3087 0002 0446     		mov	r4, r0
2014:USB/core/usb_core.c ****   uint32_t i;
 3088              		.loc 1 2014 3 is_stmt 1 view .LVU1047
2015:USB/core/usb_core.c ****   
2016:USB/core/usb_core.c ****   pdev->dev.device_status = 1;
 3089              		.loc 1 2016 3 view .LVU1048
 3090              		.loc 1 2016 27 is_stmt 0 view .LVU1049
 3091 0004 0123     		movs	r3, #1
 3092 0006 80F81231 		strb	r3, [r0, #274]
2017:USB/core/usb_core.c ****   
2018:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 3093              		.loc 1 2018 3 is_stmt 1 view .LVU1050
 3094              	.LVL277:
 3095              		.loc 1 2018 10 is_stmt 0 view .LVU1051
 3096 000a 0023     		movs	r3, #0
 3097              		.loc 1 2018 3 view .LVU1052
 3098 000c 0CE0     		b	.L179
 3099              	.LVL278:
 3100              	.L180:
2019:USB/core/usb_core.c ****   {
2020:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 3101              		.loc 1 2020 5 is_stmt 1 discriminator 3 view .LVU1053
 3102 000e 1A1D     		adds	r2, r3, #4
 3103 0010 04EB8202 		add	r2, r4, r2, lsl #2
 3104 0014 9268     		ldr	r2, [r2, #8]
 3105 0016 FF21     		movs	r1, #255
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 96


 3106 0018 9160     		str	r1, [r2, #8]
2021:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 3107              		.loc 1 2021 5 discriminator 3 view .LVU1054
 3108 001a 03F11402 		add	r2, r3, #20
 3109 001e 04EB8202 		add	r2, r4, r2, lsl #2
 3110 0022 5268     		ldr	r2, [r2, #4]
 3111 0024 9160     		str	r1, [r2, #8]
2018:USB/core/usb_core.c ****   {
 3112              		.loc 1 2018 45 discriminator 3 view .LVU1055
2018:USB/core/usb_core.c ****   {
 3113              		.loc 1 2018 46 is_stmt 0 discriminator 3 view .LVU1056
 3114 0026 0133     		adds	r3, r3, #1
 3115              	.LVL279:
 3116              	.L179:
2018:USB/core/usb_core.c ****   {
 3117              		.loc 1 2018 15 is_stmt 1 discriminator 1 view .LVU1057
2018:USB/core/usb_core.c ****   {
 3118              		.loc 1 2018 28 is_stmt 0 discriminator 1 view .LVU1058
 3119 0028 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
2018:USB/core/usb_core.c ****   {
 3120              		.loc 1 2018 3 discriminator 1 view .LVU1059
 3121 002a 9A42     		cmp	r2, r3
 3122 002c EFD8     		bhi	.L180
2022:USB/core/usb_core.c ****   }
2023:USB/core/usb_core.c ****   
2024:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 3123              		.loc 1 2024 3 is_stmt 1 view .LVU1060
 3124 002e 2269     		ldr	r2, [r4, #16]
 3125 0030 0023     		movs	r3, #0
 3126              	.LVL280:
 3127              		.loc 1 2024 3 is_stmt 0 view .LVU1061
 3128 0032 1361     		str	r3, [r2, #16]
2025:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 3129              		.loc 1 2025 3 is_stmt 1 view .LVU1062
 3130 0034 2269     		ldr	r2, [r4, #16]
 3131 0036 5361     		str	r3, [r2, #20]
2026:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 3132              		.loc 1 2026 3 view .LVU1063
 3133 0038 2269     		ldr	r2, [r4, #16]
 3134 003a D361     		str	r3, [r2, #28]
2027:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );  
 3135              		.loc 1 2027 3 view .LVU1064
 3136 003c 2369     		ldr	r3, [r4, #16]
 3137 003e 4FF0FF32 		mov	r2, #-1
 3138 0042 9A61     		str	r2, [r3, #24]
2028:USB/core/usb_core.c ****   
2029:USB/core/usb_core.c ****   /* Flush the FIFO */
2030:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
 3139              		.loc 1 2030 3 view .LVU1065
 3140 0044 2046     		mov	r0, r4
 3141              	.LVL281:
 3142              		.loc 1 2030 3 is_stmt 0 view .LVU1066
 3143 0046 FFF7FEFF 		bl	USB_OTG_FlushRxFifo
 3144              	.LVL282:
2031:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev ,  0x10 );  
 3145              		.loc 1 2031 3 is_stmt 1 view .LVU1067
 3146 004a 1021     		movs	r1, #16
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 97


 3147 004c 2046     		mov	r0, r4
 3148 004e FFF7FEFF 		bl	USB_OTG_FlushTxFifo
 3149              	.LVL283:
2032:USB/core/usb_core.c **** }
 3150              		.loc 1 2032 1 is_stmt 0 view .LVU1068
 3151 0052 10BD     		pop	{r4, pc}
 3152              		.loc 1 2032 1 view .LVU1069
 3153              		.cfi_endproc
 3154              	.LFE159:
 3156              		.section	.text.USB_OTG_GetEPStatus,"ax",%progbits
 3157              		.align	1
 3158              		.global	USB_OTG_GetEPStatus
 3159              		.syntax unified
 3160              		.thumb
 3161              		.thumb_func
 3162              		.fpu fpv4-sp-d16
 3164              	USB_OTG_GetEPStatus:
 3165              	.LVL284:
 3166              	.LFB160:
2033:USB/core/usb_core.c **** 
2034:USB/core/usb_core.c **** /**
2035:USB/core/usb_core.c **** * @brief  returns the EP Status
2036:USB/core/usb_core.c **** * @param  pdev : Selected device
2037:USB/core/usb_core.c **** *         ep : endpoint structure
2038:USB/core/usb_core.c **** * @retval : EP status
2039:USB/core/usb_core.c **** */
2040:USB/core/usb_core.c **** 
2041:USB/core/usb_core.c **** uint32_t USB_OTG_GetEPStatus(USB_OTG_CORE_HANDLE *pdev ,USB_OTG_EP *ep)
2042:USB/core/usb_core.c **** {
 3167              		.loc 1 2042 1 is_stmt 1 view -0
 3168              		.cfi_startproc
 3169              		@ args = 0, pretend = 0, frame = 0
 3170              		@ frame_needed = 0, uses_anonymous_args = 0
 3171              		@ link register save eliminated.
2043:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 3172              		.loc 1 2043 3 view .LVU1071
2044:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
 3173              		.loc 1 2044 3 view .LVU1072
2045:USB/core/usb_core.c ****   uint32_t Status = 0;  
 3174              		.loc 1 2045 3 view .LVU1073
2046:USB/core/usb_core.c ****   
2047:USB/core/usb_core.c ****   depctl.d32 = 0;
 3175              		.loc 1 2047 3 view .LVU1074
2048:USB/core/usb_core.c ****   if (ep->is_in == 1)
 3176              		.loc 1 2048 3 view .LVU1075
 3177              		.loc 1 2048 9 is_stmt 0 view .LVU1076
 3178 0000 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 3179              		.loc 1 2048 6 view .LVU1077
 3180 0002 012B     		cmp	r3, #1
 3181 0004 10D0     		beq	.L189
2049:USB/core/usb_core.c ****   {
2050:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
2051:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
2052:USB/core/usb_core.c ****     
2053:USB/core/usb_core.c ****     if (depctl.b.stall == 1)  
2054:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_STALL;
2055:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 98


2056:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_NAK;
2057:USB/core/usb_core.c ****     else 
2058:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_VALID;     
2059:USB/core/usb_core.c ****     
2060:USB/core/usb_core.c ****   }
2061:USB/core/usb_core.c ****   else
2062:USB/core/usb_core.c ****   {
2063:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 3182              		.loc 1 2063 5 is_stmt 1 view .LVU1078
 3183              		.loc 1 2063 45 is_stmt 0 view .LVU1079
 3184 0006 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 3185              		.loc 1 2063 42 view .LVU1080
 3186 0008 1433     		adds	r3, r3, #20
 3187 000a 00EB8300 		add	r0, r0, r3, lsl #2
 3188              	.LVL285:
 3189              		.loc 1 2063 42 view .LVU1081
 3190 000e 4368     		ldr	r3, [r0, #4]
 3191              	.LVL286:
2064:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3192              		.loc 1 2064 5 is_stmt 1 view .LVU1082
 3193              		.loc 1 2064 18 is_stmt 0 view .LVU1083
 3194 0010 1B68     		ldr	r3, [r3]
 3195              	.LVL287:
2065:USB/core/usb_core.c ****     if (depctl.b.stall == 1)  
 3196              		.loc 1 2065 5 is_stmt 1 view .LVU1084
 3197 0012 C3F30742 		ubfx	r2, r3, #16, #8
 3198              		.loc 1 2065 8 is_stmt 0 view .LVU1085
 3199 0016 13F4001F 		tst	r3, #2097152
 3200 001a 19D1     		bne	.L187
2066:USB/core/usb_core.c ****       Status = USB_OTG_EP_RX_STALL;
2067:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 3201              		.loc 1 2067 10 is_stmt 1 view .LVU1086
 3202              		.loc 1 2067 13 is_stmt 0 view .LVU1087
 3203 001c 12F0020F 		tst	r2, #2
 3204 0020 19D0     		beq	.L188
2068:USB/core/usb_core.c ****       Status = USB_OTG_EP_RX_NAK;
 3205              		.loc 1 2068 14 view .LVU1088
 3206 0022 4FF40050 		mov	r0, #8192
 3207              	.LVL288:
 3208              		.loc 1 2068 14 view .LVU1089
 3209 0026 7047     		bx	lr
 3210              	.LVL289:
 3211              	.L189:
2050:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3212              		.loc 1 2050 5 is_stmt 1 view .LVU1090
2050:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3213              		.loc 1 2050 44 is_stmt 0 view .LVU1091
 3214 0028 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2050:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3215              		.loc 1 2050 41 view .LVU1092
 3216 002a 0433     		adds	r3, r3, #4
 3217 002c 00EB8300 		add	r0, r0, r3, lsl #2
 3218              	.LVL290:
2050:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3219              		.loc 1 2050 41 view .LVU1093
 3220 0030 8368     		ldr	r3, [r0, #8]
 3221              	.LVL291:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 99


2051:USB/core/usb_core.c ****     
 3222              		.loc 1 2051 5 is_stmt 1 view .LVU1094
2051:USB/core/usb_core.c ****     
 3223              		.loc 1 2051 18 is_stmt 0 view .LVU1095
 3224 0032 1B68     		ldr	r3, [r3]
 3225              	.LVL292:
2053:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_STALL;
 3226              		.loc 1 2053 5 is_stmt 1 view .LVU1096
 3227 0034 C3F30742 		ubfx	r2, r3, #16, #8
2053:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_STALL;
 3228              		.loc 1 2053 8 is_stmt 0 view .LVU1097
 3229 0038 13F4001F 		tst	r3, #2097152
 3230 003c 04D1     		bne	.L185
2055:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_NAK;
 3231              		.loc 1 2055 10 is_stmt 1 view .LVU1098
2055:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_NAK;
 3232              		.loc 1 2055 13 is_stmt 0 view .LVU1099
 3233 003e 12F0020F 		tst	r2, #2
 3234 0042 03D0     		beq	.L186
2056:USB/core/usb_core.c ****     else 
 3235              		.loc 1 2056 14 view .LVU1100
 3236 0044 2020     		movs	r0, #32
 3237              	.LVL293:
2056:USB/core/usb_core.c ****     else 
 3238              		.loc 1 2056 14 view .LVU1101
 3239 0046 7047     		bx	lr
 3240              	.LVL294:
 3241              	.L185:
2054:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 3242              		.loc 1 2054 14 view .LVU1102
 3243 0048 1020     		movs	r0, #16
 3244              	.LVL295:
2054:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 3245              		.loc 1 2054 14 view .LVU1103
 3246 004a 7047     		bx	lr
 3247              	.LVL296:
 3248              	.L186:
2058:USB/core/usb_core.c ****     
 3249              		.loc 1 2058 14 view .LVU1104
 3250 004c 3020     		movs	r0, #48
 3251              	.LVL297:
2058:USB/core/usb_core.c ****     
 3252              		.loc 1 2058 14 view .LVU1105
 3253 004e 7047     		bx	lr
 3254              	.LVL298:
 3255              	.L187:
2066:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 3256              		.loc 1 2066 14 view .LVU1106
 3257 0050 4FF48050 		mov	r0, #4096
 3258              	.LVL299:
2066:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 3259              		.loc 1 2066 14 view .LVU1107
 3260 0054 7047     		bx	lr
 3261              	.LVL300:
 3262              	.L188:
2069:USB/core/usb_core.c ****     else 
2070:USB/core/usb_core.c ****       Status = USB_OTG_EP_RX_VALID; 
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 100


 3263              		.loc 1 2070 14 view .LVU1108
 3264 0056 4FF44050 		mov	r0, #12288
 3265              	.LVL301:
2071:USB/core/usb_core.c ****   } 
2072:USB/core/usb_core.c ****   
2073:USB/core/usb_core.c ****   /* Return the current status */
2074:USB/core/usb_core.c ****   return Status;
 3266              		.loc 1 2074 3 is_stmt 1 view .LVU1109
2075:USB/core/usb_core.c **** }
 3267              		.loc 1 2075 1 is_stmt 0 view .LVU1110
 3268 005a 7047     		bx	lr
 3269              		.cfi_endproc
 3270              	.LFE160:
 3272              		.section	.text.USB_OTG_SetEPStatus,"ax",%progbits
 3273              		.align	1
 3274              		.global	USB_OTG_SetEPStatus
 3275              		.syntax unified
 3276              		.thumb
 3277              		.thumb_func
 3278              		.fpu fpv4-sp-d16
 3280              	USB_OTG_SetEPStatus:
 3281              	.LVL302:
 3282              	.LFB161:
2076:USB/core/usb_core.c **** 
2077:USB/core/usb_core.c **** /**
2078:USB/core/usb_core.c **** * @brief  Set the EP Status
2079:USB/core/usb_core.c **** * @param  pdev : Selected device
2080:USB/core/usb_core.c **** *         Status : new Status
2081:USB/core/usb_core.c **** *         ep : EP structure
2082:USB/core/usb_core.c **** * @retval : None
2083:USB/core/usb_core.c **** */
2084:USB/core/usb_core.c **** void USB_OTG_SetEPStatus (USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep , uint32_t Status)
2085:USB/core/usb_core.c **** {
 3283              		.loc 1 2085 1 is_stmt 1 view -0
 3284              		.cfi_startproc
 3285              		@ args = 0, pretend = 0, frame = 0
 3286              		@ frame_needed = 0, uses_anonymous_args = 0
 3287              		.loc 1 2085 1 is_stmt 0 view .LVU1112
 3288 0000 38B5     		push	{r3, r4, r5, lr}
 3289              	.LCFI34:
 3290              		.cfi_def_cfa_offset 16
 3291              		.cfi_offset 3, -16
 3292              		.cfi_offset 4, -12
 3293              		.cfi_offset 5, -8
 3294              		.cfi_offset 14, -4
2086:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
 3295              		.loc 1 2086 3 is_stmt 1 view .LVU1113
2087:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
 3296              		.loc 1 2087 3 view .LVU1114
2088:USB/core/usb_core.c ****   
2089:USB/core/usb_core.c ****   depctl.d32 = 0;
 3297              		.loc 1 2089 3 view .LVU1115
2090:USB/core/usb_core.c ****   
2091:USB/core/usb_core.c ****   /* Process for IN endpoint */
2092:USB/core/usb_core.c ****   if (ep->is_in == 1)
 3298              		.loc 1 2092 3 view .LVU1116
 3299              		.loc 1 2092 9 is_stmt 0 view .LVU1117
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 101


 3300 0002 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 3301              		.loc 1 2092 6 view .LVU1118
 3302 0004 012B     		cmp	r3, #1
 3303 0006 13D0     		beq	.L204
2093:USB/core/usb_core.c ****   {
2094:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
2095:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
2096:USB/core/usb_core.c ****     
2097:USB/core/usb_core.c ****     if (Status == USB_OTG_EP_TX_STALL)  
2098:USB/core/usb_core.c ****     {
2099:USB/core/usb_core.c ****       USB_OTG_EPSetStall(pdev, ep); return;
2100:USB/core/usb_core.c ****     }
2101:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_NAK)
2102:USB/core/usb_core.c ****       depctl.b.snak = 1;
2103:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_VALID)
2104:USB/core/usb_core.c ****     {
2105:USB/core/usb_core.c ****       if (depctl.b.stall == 1)
2106:USB/core/usb_core.c ****       {  
2107:USB/core/usb_core.c ****         ep->even_odd_frame = 0;
2108:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
2109:USB/core/usb_core.c ****         return;
2110:USB/core/usb_core.c ****       }      
2111:USB/core/usb_core.c ****       depctl.b.cnak = 1;
2112:USB/core/usb_core.c ****       depctl.b.usbactep = 1; 
2113:USB/core/usb_core.c ****       depctl.b.epena = 1;
2114:USB/core/usb_core.c ****     }
2115:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_DIS)
2116:USB/core/usb_core.c ****       depctl.b.usbactep = 0;
2117:USB/core/usb_core.c ****   } 
2118:USB/core/usb_core.c ****   else /* Process for OUT endpoint */
2119:USB/core/usb_core.c ****   {
2120:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 3304              		.loc 1 2120 5 is_stmt 1 view .LVU1119
 3305              		.loc 1 2120 45 is_stmt 0 view .LVU1120
 3306 0008 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 3307              		.loc 1 2120 42 view .LVU1121
 3308 000a 1433     		adds	r3, r3, #20
 3309 000c 00EB8303 		add	r3, r0, r3, lsl #2
 3310 0010 5C68     		ldr	r4, [r3, #4]
 3311              	.LVL303:
2121:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);    
 3312              		.loc 1 2121 5 is_stmt 1 view .LVU1122
 3313              		.loc 1 2121 18 is_stmt 0 view .LVU1123
 3314 0012 2568     		ldr	r5, [r4]
 3315              		.loc 1 2121 16 view .LVU1124
 3316 0014 2B46     		mov	r3, r5
 3317              	.LVL304:
2122:USB/core/usb_core.c ****     
2123:USB/core/usb_core.c ****     if (Status == USB_OTG_EP_RX_STALL)  {
 3318              		.loc 1 2123 5 is_stmt 1 view .LVU1125
 3319              		.loc 1 2123 8 is_stmt 0 view .LVU1126
 3320 0016 B2F5805F 		cmp	r2, #4096
 3321 001a 2DD0     		beq	.L205
2124:USB/core/usb_core.c ****       depctl.b.stall = 1;
2125:USB/core/usb_core.c ****     }
2126:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_NAK)
 3322              		.loc 1 2126 10 is_stmt 1 view .LVU1127
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 102


 3323              		.loc 1 2126 13 is_stmt 0 view .LVU1128
 3324 001c B2F5005F 		cmp	r2, #8192
 3325 0020 2ED0     		beq	.L206
2127:USB/core/usb_core.c ****       depctl.b.snak = 1;
2128:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_VALID)
 3326              		.loc 1 2128 10 is_stmt 1 view .LVU1129
 3327              		.loc 1 2128 13 is_stmt 0 view .LVU1130
 3328 0022 B2F5405F 		cmp	r2, #12288
 3329 0026 2ED0     		beq	.L207
2129:USB/core/usb_core.c ****     {
2130:USB/core/usb_core.c ****       if (depctl.b.stall == 1)
2131:USB/core/usb_core.c ****       {  
2132:USB/core/usb_core.c ****         ep->even_odd_frame = 0;
2133:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
2134:USB/core/usb_core.c ****         return;
2135:USB/core/usb_core.c ****       }  
2136:USB/core/usb_core.c ****       depctl.b.cnak = 1;
2137:USB/core/usb_core.c ****       depctl.b.usbactep = 1;    
2138:USB/core/usb_core.c ****       depctl.b.epena = 1;
2139:USB/core/usb_core.c ****     }
2140:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_DIS)
 3330              		.loc 1 2140 10 is_stmt 1 view .LVU1131
 3331              		.loc 1 2140 13 is_stmt 0 view .LVU1132
 3332 0028 42BB     		cbnz	r2, .L195
2141:USB/core/usb_core.c ****     {
2142:USB/core/usb_core.c ****       depctl.b.usbactep = 0;    
 3333              		.loc 1 2142 7 is_stmt 1 view .LVU1133
 3334              		.loc 1 2142 25 is_stmt 0 view .LVU1134
 3335 002a 6FF3CF33 		bfc	r3, #15, #1
 3336              	.LVL305:
 3337              		.loc 1 2142 25 view .LVU1135
 3338 002e 25E0     		b	.L195
 3339              	.LVL306:
 3340              	.L204:
2094:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3341              		.loc 1 2094 5 is_stmt 1 view .LVU1136
2094:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3342              		.loc 1 2094 44 is_stmt 0 view .LVU1137
 3343 0030 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2094:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 3344              		.loc 1 2094 41 view .LVU1138
 3345 0032 0433     		adds	r3, r3, #4
 3346 0034 00EB8303 		add	r3, r0, r3, lsl #2
 3347 0038 9C68     		ldr	r4, [r3, #8]
 3348              	.LVL307:
2095:USB/core/usb_core.c ****     
 3349              		.loc 1 2095 5 is_stmt 1 view .LVU1139
2095:USB/core/usb_core.c ****     
 3350              		.loc 1 2095 18 is_stmt 0 view .LVU1140
 3351 003a 2568     		ldr	r5, [r4]
2095:USB/core/usb_core.c ****     
 3352              		.loc 1 2095 16 view .LVU1141
 3353 003c 2B46     		mov	r3, r5
2097:USB/core/usb_core.c ****     {
 3354              		.loc 1 2097 5 is_stmt 1 view .LVU1142
2097:USB/core/usb_core.c ****     {
 3355              		.loc 1 2097 8 is_stmt 0 view .LVU1143
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 103


 3356 003e 102A     		cmp	r2, #16
 3357 0040 07D0     		beq	.L208
2101:USB/core/usb_core.c ****       depctl.b.snak = 1;
 3358              		.loc 1 2101 10 is_stmt 1 view .LVU1144
2101:USB/core/usb_core.c ****       depctl.b.snak = 1;
 3359              		.loc 1 2101 13 is_stmt 0 view .LVU1145
 3360 0042 202A     		cmp	r2, #32
 3361 0044 08D0     		beq	.L209
2103:USB/core/usb_core.c ****     {
 3362              		.loc 1 2103 10 is_stmt 1 view .LVU1146
2103:USB/core/usb_core.c ****     {
 3363              		.loc 1 2103 13 is_stmt 0 view .LVU1147
 3364 0046 302A     		cmp	r2, #48
 3365 0048 09D0     		beq	.L210
2115:USB/core/usb_core.c ****       depctl.b.usbactep = 0;
 3366              		.loc 1 2115 10 is_stmt 1 view .LVU1148
2115:USB/core/usb_core.c ****       depctl.b.usbactep = 0;
 3367              		.loc 1 2115 13 is_stmt 0 view .LVU1149
 3368 004a BAB9     		cbnz	r2, .L195
2116:USB/core/usb_core.c ****   } 
 3369              		.loc 1 2116 7 is_stmt 1 view .LVU1150
2116:USB/core/usb_core.c ****   } 
 3370              		.loc 1 2116 25 is_stmt 0 view .LVU1151
 3371 004c 6FF3CF33 		bfc	r3, #15, #1
 3372              	.LVL308:
2116:USB/core/usb_core.c ****   } 
 3373              		.loc 1 2116 25 view .LVU1152
 3374 0050 14E0     		b	.L195
 3375              	.LVL309:
 3376              	.L208:
2099:USB/core/usb_core.c ****     }
 3377              		.loc 1 2099 7 is_stmt 1 view .LVU1153
 3378 0052 FFF7FEFF 		bl	USB_OTG_EPSetStall
 3379              	.LVL310:
2099:USB/core/usb_core.c ****     }
 3380              		.loc 1 2099 37 view .LVU1154
 3381 0056 12E0     		b	.L190
 3382              	.LVL311:
 3383              	.L209:
2102:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_VALID)
 3384              		.loc 1 2102 7 view .LVU1155
2102:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_VALID)
 3385              		.loc 1 2102 21 is_stmt 0 view .LVU1156
 3386 0058 45F00063 		orr	r3, r5, #134217728
2102:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_VALID)
 3387              		.loc 1 2102 21 view .LVU1157
 3388 005c 0EE0     		b	.L195
 3389              	.L210:
2105:USB/core/usb_core.c ****       {  
 3390              		.loc 1 2105 7 is_stmt 1 view .LVU1158
2105:USB/core/usb_core.c ****       {  
 3391              		.loc 1 2105 10 is_stmt 0 view .LVU1159
 3392 005e 15F4001F 		tst	r5, #2097152
 3393 0062 04D1     		bne	.L211
2111:USB/core/usb_core.c ****       depctl.b.usbactep = 1; 
 3394              		.loc 1 2111 7 is_stmt 1 view .LVU1160
2112:USB/core/usb_core.c ****       depctl.b.epena = 1;
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 104


 3395              		.loc 1 2112 7 view .LVU1161
2113:USB/core/usb_core.c ****     }
 3396              		.loc 1 2113 7 view .LVU1162
2113:USB/core/usb_core.c ****     }
 3397              		.loc 1 2113 22 is_stmt 0 view .LVU1163
 3398 0064 45F00443 		orr	r3, r5, #-2080374784
 3399              	.LVL312:
2113:USB/core/usb_core.c ****     }
 3400              		.loc 1 2113 22 view .LVU1164
 3401 0068 43F40043 		orr	r3, r3, #32768
 3402              	.LVL313:
2113:USB/core/usb_core.c ****     }
 3403              		.loc 1 2113 22 view .LVU1165
 3404 006c 06E0     		b	.L195
 3405              	.L211:
2107:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
 3406              		.loc 1 2107 9 is_stmt 1 view .LVU1166
2107:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
 3407              		.loc 1 2107 28 is_stmt 0 view .LVU1167
 3408 006e 0023     		movs	r3, #0
 3409 0070 4B71     		strb	r3, [r1, #5]
2108:USB/core/usb_core.c ****         return;
 3410              		.loc 1 2108 9 is_stmt 1 view .LVU1168
 3411 0072 FFF7FEFF 		bl	USB_OTG_EPClearStall
 3412              	.LVL314:
2109:USB/core/usb_core.c ****       }      
 3413              		.loc 1 2109 9 view .LVU1169
 3414 0076 02E0     		b	.L190
 3415              	.LVL315:
 3416              	.L205:
2124:USB/core/usb_core.c ****     }
 3417              		.loc 1 2124 7 view .LVU1170
2124:USB/core/usb_core.c ****     }
 3418              		.loc 1 2124 22 is_stmt 0 view .LVU1171
 3419 0078 45F40013 		orr	r3, r5, #2097152
 3420              	.LVL316:
 3421              	.L195:
2143:USB/core/usb_core.c ****     }
2144:USB/core/usb_core.c ****   }
2145:USB/core/usb_core.c ****   
2146:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(depctl_addr, depctl.d32); 
 3422              		.loc 1 2146 3 is_stmt 1 discriminator 1 view .LVU1172
 3423 007c 2360     		str	r3, [r4]
 3424              	.LVL317:
 3425              	.L190:
2147:USB/core/usb_core.c **** }
 3426              		.loc 1 2147 1 is_stmt 0 view .LVU1173
 3427 007e 38BD     		pop	{r3, r4, r5, pc}
 3428              	.LVL318:
 3429              	.L206:
2127:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_VALID)
 3430              		.loc 1 2127 7 is_stmt 1 view .LVU1174
2127:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_VALID)
 3431              		.loc 1 2127 21 is_stmt 0 view .LVU1175
 3432 0080 45F00063 		orr	r3, r5, #134217728
2127:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_VALID)
 3433              		.loc 1 2127 21 view .LVU1176
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 105


 3434 0084 FAE7     		b	.L195
 3435              	.L207:
2130:USB/core/usb_core.c ****       {  
 3436              		.loc 1 2130 7 is_stmt 1 view .LVU1177
2130:USB/core/usb_core.c ****       {  
 3437              		.loc 1 2130 10 is_stmt 0 view .LVU1178
 3438 0086 15F4001F 		tst	r5, #2097152
 3439 008a 04D1     		bne	.L212
2136:USB/core/usb_core.c ****       depctl.b.usbactep = 1;    
 3440              		.loc 1 2136 7 is_stmt 1 view .LVU1179
2137:USB/core/usb_core.c ****       depctl.b.epena = 1;
 3441              		.loc 1 2137 7 view .LVU1180
2138:USB/core/usb_core.c ****     }
 3442              		.loc 1 2138 7 view .LVU1181
2138:USB/core/usb_core.c ****     }
 3443              		.loc 1 2138 22 is_stmt 0 view .LVU1182
 3444 008c 45F00443 		orr	r3, r5, #-2080374784
 3445              	.LVL319:
2138:USB/core/usb_core.c ****     }
 3446              		.loc 1 2138 22 view .LVU1183
 3447 0090 43F40043 		orr	r3, r3, #32768
 3448              	.LVL320:
2138:USB/core/usb_core.c ****     }
 3449              		.loc 1 2138 22 view .LVU1184
 3450 0094 F2E7     		b	.L195
 3451              	.L212:
2132:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
 3452              		.loc 1 2132 9 is_stmt 1 view .LVU1185
2132:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
 3453              		.loc 1 2132 28 is_stmt 0 view .LVU1186
 3454 0096 0023     		movs	r3, #0
 3455 0098 4B71     		strb	r3, [r1, #5]
2133:USB/core/usb_core.c ****         return;
 3456              		.loc 1 2133 9 is_stmt 1 view .LVU1187
 3457 009a FFF7FEFF 		bl	USB_OTG_EPClearStall
 3458              	.LVL321:
2134:USB/core/usb_core.c ****       }  
 3459              		.loc 1 2134 9 view .LVU1188
 3460 009e EEE7     		b	.L190
 3461              		.cfi_endproc
 3462              	.LFE161:
 3464              		.text
 3465              	.Letext0:
 3466              		.file 2 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 3467              		.file 3 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
 3468              		.file 4 "USB/core/usb_regs.h"
 3469              		.file 5 "USB/core/usb_defines.h"
 3470              		.file 6 "USB/core/usb_core.h"
 3471              		.file 7 "USB/core/usb_bsp.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 106


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usb_core.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:18     .text.USB_OTG_EnableCommonInt:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:25     .text.USB_OTG_EnableCommonInt:0000000000000000 USB_OTG_EnableCommonInt
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:55     .text.USB_OTG_EnableCommonInt:0000000000000018 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:60     .text.USB_OTG_CoreReset:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:66     .text.USB_OTG_CoreReset:0000000000000000 USB_OTG_CoreReset
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:173    .text.USB_OTG_CoreReset:0000000000000054 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:178    .text.USB_OTG_WritePacket:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:185    .text.USB_OTG_WritePacket:0000000000000000 USB_OTG_WritePacket
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:263    .text.USB_OTG_ReadPacket:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:270    .text.USB_OTG_ReadPacket:0000000000000000 USB_OTG_ReadPacket
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:334    .text.USB_OTG_SelectCore:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:341    .text.USB_OTG_SelectCore:0000000000000000 USB_OTG_SelectCore
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:556    .text.USB_OTG_SelectCore:00000000000000d4 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:561    .text.USB_OTG_CoreInit:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:568    .text.USB_OTG_CoreInit:0000000000000000 USB_OTG_CoreInit
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:734    .text.USB_OTG_EnableGlobalInt:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:741    .text.USB_OTG_EnableGlobalInt:0000000000000000 USB_OTG_EnableGlobalInt
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:768    .text.USB_OTG_DisableGlobalInt:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:775    .text.USB_OTG_DisableGlobalInt:0000000000000000 USB_OTG_DisableGlobalInt
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:802    .text.USB_OTG_FlushTxFifo:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:809    .text.USB_OTG_FlushTxFifo:0000000000000000 USB_OTG_FlushTxFifo
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:889    .text.USB_OTG_FlushTxFifo:0000000000000044 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:894    .text.USB_OTG_FlushRxFifo:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:901    .text.USB_OTG_FlushRxFifo:0000000000000000 USB_OTG_FlushRxFifo
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:974    .text.USB_OTG_FlushRxFifo:000000000000003c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:979    .text.USB_OTG_SetCurrentMode:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:986    .text.USB_OTG_SetCurrentMode:0000000000000000 USB_OTG_SetCurrentMode
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1049   .text.USB_OTG_GetMode:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1056   .text.USB_OTG_GetMode:0000000000000000 USB_OTG_GetMode
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1076   .text.USB_OTG_IsDeviceMode:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1083   .text.USB_OTG_IsDeviceMode:0000000000000000 USB_OTG_IsDeviceMode
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1109   .text.USB_OTG_IsHostMode:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1116   .text.USB_OTG_IsHostMode:0000000000000000 USB_OTG_IsHostMode
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1143   .text.USB_OTG_ReadCoreItr:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1150   .text.USB_OTG_ReadCoreItr:0000000000000000 USB_OTG_ReadCoreItr
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1179   .text.USB_OTG_ReadOtgItr:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1186   .text.USB_OTG_ReadOtgItr:0000000000000000 USB_OTG_ReadOtgItr
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1205   .text.USB_OTG_InitDevSpeed:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1212   .text.USB_OTG_InitDevSpeed:0000000000000000 USB_OTG_InitDevSpeed
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1237   .text.USB_OTG_EnableDevInt:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1244   .text.USB_OTG_EnableDevInt:0000000000000000 USB_OTG_EnableDevInt
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1325   .text.USB_OTG_CoreInitDev:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1332   .text.USB_OTG_CoreInitDev:0000000000000000 USB_OTG_CoreInitDev
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1605   .text.USB_OTG_CoreInitDev:0000000000000100 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1612   .text.USB_OTG_GetDeviceSpeed:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1619   .text.USB_OTG_GetDeviceSpeed:0000000000000000 USB_OTG_GetDeviceSpeed
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1673   .text.USB_OTG_EP0Activate:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1680   .text.USB_OTG_EP0Activate:0000000000000000 USB_OTG_EP0Activate
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1739   .text.USB_OTG_EPActivate:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1746   .text.USB_OTG_EPActivate:0000000000000000 USB_OTG_EPActivate
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1862   .text.USB_OTG_EPDeactivate:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1869   .text.USB_OTG_EPDeactivate:0000000000000000 USB_OTG_EPDeactivate
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1953   .text.USB_OTG_EPStartXfer:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:1960   .text.USB_OTG_EPStartXfer:0000000000000000 USB_OTG_EPStartXfer
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2268   .text.USB_OTG_EP0StartXfer:0000000000000000 $t
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s 			page 107


/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2275   .text.USB_OTG_EP0StartXfer:0000000000000000 USB_OTG_EP0StartXfer
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2543   .text.USB_OTG_EPSetStall:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2550   .text.USB_OTG_EPSetStall:0000000000000000 USB_OTG_EPSetStall
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2634   .text.USB_OTG_EPClearStall:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2641   .text.USB_OTG_EPClearStall:0000000000000000 USB_OTG_EPClearStall
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2721   .text.USB_OTG_ReadDevAllOutEp_itr:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2728   .text.USB_OTG_ReadDevAllOutEp_itr:0000000000000000 USB_OTG_ReadDevAllOutEp_itr
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2759   .text.USB_OTG_ReadDevOutEP_itr:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2766   .text.USB_OTG_ReadDevOutEP_itr:0000000000000000 USB_OTG_ReadDevOutEP_itr
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2800   .text.USB_OTG_ReadDevAllInEPItr:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2807   .text.USB_OTG_ReadDevAllInEPItr:0000000000000000 USB_OTG_ReadDevAllInEPItr
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2838   .text.USB_OTG_EP0_OutStart:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2845   .text.USB_OTG_EP0_OutStart:0000000000000000 USB_OTG_EP0_OutStart
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2924   .text.USB_OTG_ActiveRemoteWakeup:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:2931   .text.USB_OTG_ActiveRemoteWakeup:0000000000000000 USB_OTG_ActiveRemoteWakeup
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:3015   .text.USB_OTG_UngateClock:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:3022   .text.USB_OTG_UngateClock:0000000000000000 USB_OTG_UngateClock
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:3067   .text.USB_OTG_StopDevice:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:3074   .text.USB_OTG_StopDevice:0000000000000000 USB_OTG_StopDevice
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:3157   .text.USB_OTG_GetEPStatus:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:3164   .text.USB_OTG_GetEPStatus:0000000000000000 USB_OTG_GetEPStatus
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:3273   .text.USB_OTG_SetEPStatus:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//cc0Pdru7.s:3280   .text.USB_OTG_SetEPStatus:0000000000000000 USB_OTG_SetEPStatus

UNDEFINED SYMBOLS
USB_OTG_BSP_uDelay
USB_OTG_BSP_mDelay
