  output reg [7:0] out
);

  assign out = (~sel & a) | (sel & b);

endmodule