d80d7f8912a8 ("drm/msm/dpu: Sort INTF registers numerically")
d9388af50843 ("drm/msm/dpu: Remove extraneous register define indentation")
202c044203ac ("drm/msm/dpu: Remove duplicate register defines from INTF")
e3969eadc8ee ("drm/msm/disp/dpu: get timing engine status from intf status register")
91143873a05d ("drm/msm/dpu: Add MISR register support for interface")
3309a7563971 ("drm/msm/dpu: revise timing engine programming to support widebus feature")
d9d6c2c19f94 ("drm/msm/dpu: replace BIT(x) with correspond marco define string")
e18aeea7f5ef ("drm/msm/dpu: adjust display_v_end for eDP and DP")
b78f30a5c8a3 ("drm/msm/dpu: remove msm_dp cached in dpu_encoder_virt")
bb3de286d992 ("drm/msm/dp: Support up to 3 DP controllers")
269e92d84cd2 ("drm/msm/dp: Allow specifying connector_type per controller")
167dac97eb46 ("drm/msm/dp: Modify prototype of encoder based API")
a2f3d32f1434 ("drm/msm/dpu: support setting up two independent DSI connectors")
667e9985ee24 ("drm/msm/dpu: replace IRQ lookup with the data in hw catalog")
597762d5bf50 ("drm/msm/dpu: define interrupt register names")
98fbe6bb5bb2 ("drm/msm/dpu: hw_intr: always call dpu_hw_intr_clear_intr_status_nolock")
09e3a2b4421e ("drm/msm/dpu: merge dpu_hw_intr_get_interrupt_statuses into dpu_hw_intr_dispatch_irqs")
eb9d6c7ebe44 ("drm/msm: pass dump state as a function argument")
d87fe031bf3a ("drm/msm: add support to take dsi, dp and dpu snapshot")
a698b5cdfe63 ("drm/msm/disp/dpu1: add API to take DPU register snapshot")
