/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [12:0] _02_;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [18:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [8:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [11:0] celloutsig_0_72z;
  wire [10:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [27:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~((celloutsig_0_22z[2] | celloutsig_0_15z) & (celloutsig_0_22z[4] | celloutsig_0_24z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | in_data[191]) & (celloutsig_1_3z | in_data[109]));
  assign celloutsig_1_11z = ~((in_data[166] | celloutsig_1_9z) & (in_data[102] | celloutsig_1_4z));
  assign celloutsig_1_14z = ~((celloutsig_1_3z | celloutsig_1_4z) & (celloutsig_1_10z | celloutsig_1_3z));
  assign celloutsig_0_15z = ~((celloutsig_0_8z[9] | in_data[6]) & (celloutsig_0_6z | celloutsig_0_7z));
  assign celloutsig_0_20z = ~((celloutsig_0_18z | celloutsig_0_13z[15]) & (celloutsig_0_14z[9] | celloutsig_0_4z));
  assign celloutsig_0_24z = ~((celloutsig_0_12z | celloutsig_0_16z[5]) & (_00_ | celloutsig_0_10z));
  assign celloutsig_0_31z = celloutsig_0_2z ^ celloutsig_0_9z[2];
  assign celloutsig_0_36z = ~(celloutsig_0_16z[0] ^ celloutsig_0_5z[1]);
  assign celloutsig_0_55z = ~(celloutsig_0_48z[0] ^ celloutsig_0_6z);
  assign celloutsig_0_64z = ~(celloutsig_0_23z ^ celloutsig_0_36z);
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 4'h0;
    else _01_ <= in_data[65:62];
  reg [12:0] _15_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 13'h0000;
    else _15_ <= { celloutsig_0_14z[11:10], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_1z };
  assign { _02_[12], _00_, _02_[10:0] } = _15_;
  assign celloutsig_0_32z = { in_data[47:44], celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_4z } / { 1'h1, celloutsig_0_3z[6:0], 1'h0, celloutsig_0_12z };
  assign celloutsig_0_48z = celloutsig_0_32z[9:3] / { 1'h1, celloutsig_0_14z[11:6] };
  assign celloutsig_0_66z = celloutsig_0_13z[9:1] / { 1'h1, celloutsig_0_3z[5:0], celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[118:112] / { 1'h1, in_data[189:184] };
  assign celloutsig_0_9z = { _01_[1:0], celloutsig_0_7z } / { 1'h1, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_13z[14], celloutsig_0_10z, _01_ } / { 1'h1, in_data[52:49], celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[71:63] / { 1'h1, in_data[79:76], _01_ };
  assign celloutsig_0_30z = celloutsig_0_1z[8:2] / { 1'h1, _00_, _02_[10:6] };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } && celloutsig_1_0z[2:0];
  assign celloutsig_1_4z = { in_data[131:125], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } && in_data[125:116];
  assign celloutsig_1_9z = celloutsig_1_7z[15:4] && in_data[143:132];
  assign celloutsig_0_18z = { celloutsig_0_1z[7:4], celloutsig_0_7z, celloutsig_0_3z } && in_data[43:31];
  assign celloutsig_0_28z = { in_data[56:44], celloutsig_0_20z } && { celloutsig_0_8z[10:2], _01_, celloutsig_0_12z };
  assign celloutsig_1_1z = ! in_data[134:123];
  assign celloutsig_1_2z = ! { in_data[147:137], celloutsig_1_1z };
  assign celloutsig_1_15z = ! { celloutsig_1_12z[1:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_12z = ! { celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_17z = ! { celloutsig_0_8z[21:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_21z = ! { _02_[12], _00_, _02_[10:1] };
  assign celloutsig_0_3z = celloutsig_0_1z[6] ? { _01_[3:2], celloutsig_0_2z, _01_, celloutsig_0_2z } : { in_data[94:91], _01_ };
  assign celloutsig_0_40z = celloutsig_0_16z[5] ? celloutsig_0_8z[22:12] : { celloutsig_0_14z[14:9], celloutsig_0_18z, celloutsig_0_37z, celloutsig_0_20z };
  assign celloutsig_0_41z = celloutsig_0_24z ? { celloutsig_0_40z[9:5], celloutsig_0_17z, celloutsig_0_17z } : { celloutsig_0_22z[3:0], celloutsig_0_37z };
  assign celloutsig_0_54z = celloutsig_0_31z ? { celloutsig_0_48z, celloutsig_0_20z } : { celloutsig_0_39z[7:1], celloutsig_0_4z };
  assign celloutsig_0_73z = celloutsig_0_6z ? { celloutsig_0_72z[8:6], celloutsig_0_30z, celloutsig_0_71z } : { celloutsig_0_41z[4:0], celloutsig_0_11z };
  assign celloutsig_1_8z = celloutsig_1_0z[2] ? { celloutsig_1_0z[5:3], celloutsig_1_4z, celloutsig_1_0z[6:3], 1'h1, celloutsig_1_0z[1:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z } : celloutsig_1_7z[16:1];
  assign celloutsig_0_13z = celloutsig_0_9z[0] ? { celloutsig_0_3z[7:3], celloutsig_0_10z, _01_, celloutsig_0_10z, celloutsig_0_3z } : { in_data[80:73], celloutsig_0_11z, celloutsig_0_6z, _01_ };
  assign celloutsig_0_10z = & { celloutsig_0_7z, celloutsig_0_2z, in_data[83:78] };
  assign celloutsig_0_4z = celloutsig_0_1z[3] & celloutsig_0_3z[6];
  assign celloutsig_0_6z = celloutsig_0_3z[4] & celloutsig_0_5z[0];
  assign celloutsig_0_71z = celloutsig_0_32z[3] & celloutsig_0_48z[4];
  assign celloutsig_0_7z = celloutsig_0_4z & celloutsig_0_3z[6];
  assign celloutsig_0_23z = celloutsig_0_7z & celloutsig_0_10z;
  assign celloutsig_0_29z = celloutsig_0_23z & celloutsig_0_27z[1];
  assign celloutsig_1_10z = ^ { celloutsig_1_0z[2], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_19z = ^ { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_2z = ^ celloutsig_0_1z[7:3];
  assign celloutsig_0_37z = _02_[9:7] >> { celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_8z = { in_data[89:68], celloutsig_0_5z, celloutsig_0_5z } >> { celloutsig_0_1z[2:1], _01_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_12z = in_data[114:112] >> { celloutsig_1_6z[7:6], celloutsig_1_11z };
  assign celloutsig_0_22z = { in_data[83], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_7z } >> { celloutsig_0_8z[20:18], celloutsig_0_7z, celloutsig_0_20z, _01_, celloutsig_0_21z };
  assign celloutsig_0_27z = { celloutsig_0_6z, _01_ } >> celloutsig_0_8z[22:18];
  assign celloutsig_0_5z = { in_data[55], celloutsig_0_2z, celloutsig_0_2z } ~^ { _01_[1:0], celloutsig_0_4z };
  assign celloutsig_0_72z = { celloutsig_0_54z[3:2], celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_55z } ~^ { _01_[1:0], celloutsig_0_64z, celloutsig_0_66z };
  assign celloutsig_1_7z = { celloutsig_1_0z[2:0], celloutsig_1_6z } ~^ { celloutsig_1_6z[7:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_8z[12:5], celloutsig_1_3z } ~^ celloutsig_1_6z[10:2];
  assign celloutsig_0_39z = celloutsig_0_13z ^ { celloutsig_0_8z[24:18], celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_1_6z = { in_data[125:114], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } ^ { in_data[127:121], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_11z = celloutsig_0_8z[11:6] ^ { celloutsig_0_3z[2:1], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_3z } ^ in_data[76:61];
  assign _02_[11] = _00_;
  assign { out_data[136:128], out_data[96], out_data[43:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
