#![doc = r"This file was auto-generated by the [zynq7000-ps7init-extract](https://egit.irs.uni-stuttgart.de/rust/zynq7000-rs/src/branch/main/tools/zynq7000-ps7init-extract) program."]
#![doc = r""]
#![doc = r"This configuration file contains static DDR configuration parameters extracted from the"]
#![doc = r"AMD ps7init.tcl file"]
use zynq7000::ddrc::regs;
use zynq7000_hal::ddr::DdrcConfigSet;
pub const DDRC_CONFIG_ZEDBOARD: DdrcConfigSet = DdrcConfigSet {
    ctrl: regs::DdrcControl::new_with_raw_value(0x00000080),
    two_rank: regs::TwoRankConfig::new_with_raw_value(0x00001082),
    hpr: regs::LprHprQueueControl::new_with_raw_value(0x03c0780f),
    lpr: regs::LprHprQueueControl::new_with_raw_value(0x02001001),
    wr: regs::WriteQueueControl::new_with_raw_value(0x00014001),
    dram_param_0: regs::DramParamReg0::new_with_raw_value(0x0004159b),
    dram_param_1: regs::DramParamReg1::new_with_raw_value(0x44e458d3),
    dram_param_2: regs::DramParamReg2::new_with_raw_value(0x7282bce5),
    dram_param_3: regs::DramParamReg3::new_with_raw_value(0x270872d0),
    dram_param_4: regs::DramParamReg4::new_with_raw_value(0x00000000),
    dram_init_param: regs::DramInitParam::new_with_raw_value(0x00002007),
    dram_emr: regs::DramEmr::new_with_raw_value(0x00000008),
    dram_emr_mr: regs::DramEmrMr::new_with_raw_value(0x00040b30),
    dram_burst8_rdwr: regs::DramBurst8ReadWrite::new_with_raw_value(0x000116d4),
    disable_dq: regs::DisableDq::new_with_raw_value(0x00000000),
    dram_addr_map_bank: regs::DramAddrMapBank::new_with_raw_value(0x00000777),
    dram_addr_map_col: regs::DramAddrMapColumn::new_with_raw_value(0xfff00000),
    dram_addr_map_row: regs::DramAddrMapRow::new_with_raw_value(0x0ff66666),
    dram_odt: regs::DramOdt::new_with_raw_value(0x0003c008),
    phy_cmd_timeout_rddata_cpt: regs::PhyCmdTimeoutRdDataCpt::new_with_raw_value(0x77010800),
    dll_calib: regs::DllCalib::new_with_raw_value(0x00000000),
    odt_delay_hold: regs::OdtDelayHold::new_with_raw_value(0x00005003),
    ctrl_reg1: regs::CtrlReg1::new_with_raw_value(0x0000003e),
    ctrl_reg2: regs::CtrlReg2::new_with_raw_value(0x00020000),
    ctrl_reg3: regs::CtrlReg3::new_with_raw_value(0x00284141),
    ctrl_reg4: regs::CtrlReg4::new_with_raw_value(0x00001610),
    ctrl_reg5: regs::CtrlReg5::new_with_raw_value(0x00466111),
    ctrl_reg6: regs::CtrlReg6::new_with_raw_value(0x00032222),
    che_t_zq: regs::CheTZq::new_with_raw_value(0x10200802),
    che_t_zq_short_interval_reg: regs::CheTZqShortInterval::new_with_raw_value(0x10200802),
    deep_powerdown: regs::DeepPowerdown::new_with_raw_value(0x000001fe),
    reg_2c: regs::Reg2c::new_with_raw_value(0x1cffffff),
    reg_2d: regs::Reg2d::new_with_raw_value(0x00000200),
    dfi_timing: regs::DfiTiming::new_with_raw_value(0x00200066),
    che_ecc_ctrl: regs::CheEccControl::new_with_raw_value(0x00000000),
    ecc_scrub: regs::EccScrub::new_with_raw_value(0x00000008),
    phy_receiver_enable: regs::PhyReceiverEnable::new_with_raw_value(0x00000000),
    phy_config: [
        regs::PhyConfig::new_with_raw_value(0x40000001),
        regs::PhyConfig::new_with_raw_value(0x40000001),
        regs::PhyConfig::new_with_raw_value(0x40000001),
        regs::PhyConfig::new_with_raw_value(0x40000001),
    ],
    phy_init_ratio: [
        regs::PhyInitRatio::new_with_raw_value(0x00033c03),
        regs::PhyInitRatio::new_with_raw_value(0x00034003),
        regs::PhyInitRatio::new_with_raw_value(0x0002f400),
        regs::PhyInitRatio::new_with_raw_value(0x00030400),
    ],
    phy_rd_dqs_config: [
        regs::PhyDqsConfig::new_with_raw_value(0x00000035),
        regs::PhyDqsConfig::new_with_raw_value(0x00000035),
        regs::PhyDqsConfig::new_with_raw_value(0x00000035),
        regs::PhyDqsConfig::new_with_raw_value(0x00000035),
    ],
    phy_wr_dqs_config: [
        regs::PhyDqsConfig::new_with_raw_value(0x00000083),
        regs::PhyDqsConfig::new_with_raw_value(0x00000083),
        regs::PhyDqsConfig::new_with_raw_value(0x0000007f),
        regs::PhyDqsConfig::new_with_raw_value(0x00000078),
    ],
    phy_we_cfg: [
        regs::PhyWriteEnableConfig::new_with_raw_value(0x00000124),
        regs::PhyWriteEnableConfig::new_with_raw_value(0x00000125),
        regs::PhyWriteEnableConfig::new_with_raw_value(0x00000112),
        regs::PhyWriteEnableConfig::new_with_raw_value(0x00000116),
    ],
    phy_wr_data_slv: [
        regs::PhyWriteDataSlaveConfig::new_with_raw_value(0x000000c3),
        regs::PhyWriteDataSlaveConfig::new_with_raw_value(0x000000c3),
        regs::PhyWriteDataSlaveConfig::new_with_raw_value(0x000000bf),
        regs::PhyWriteDataSlaveConfig::new_with_raw_value(0x000000b8),
    ],
    reg64: regs::Reg64::new_with_raw_value(0x00040080),
    reg65: regs::Reg65::new_with_raw_value(0x0001fc82),
    page_mask: 0x00000000,
    axi_priority_wr_port: [
        regs::AxiPriorityWritePort::new_with_raw_value(0x000003ff),
        regs::AxiPriorityWritePort::new_with_raw_value(0x000003ff),
        regs::AxiPriorityWritePort::new_with_raw_value(0x000003ff),
        regs::AxiPriorityWritePort::new_with_raw_value(0x000003ff),
    ],
    axi_priority_rd_port: [
        regs::AxiPriorityReadPort::new_with_raw_value(0x000003ff),
        regs::AxiPriorityReadPort::new_with_raw_value(0x000003ff),
        regs::AxiPriorityReadPort::new_with_raw_value(0x000003ff),
        regs::AxiPriorityReadPort::new_with_raw_value(0x000003ff),
    ],
    lpddr_ctrl_0: regs::LpddrControl0::new_with_raw_value(0x00000000),
    lpddr_ctrl_1: regs::LpddrControl1::new_with_raw_value(0x00000000),
    lpddr_ctrl_2: regs::LpddrControl2::new_with_raw_value(0x00005125),
    lpddr_ctrl_3: regs::LpddrControl3::new_with_raw_value(0x000012a8),
};
