Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: lab1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab1"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : lab1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Lab1/lab1_priority_encoder.v" into library work
Parsing module <lab1_priority_encoder>.
Analyzing Verilog file "/home/ise/Lab1/lab1_round.v" into library work
Parsing module <lab1_round>.
Analyzing Verilog file "/home/ise/Lab1/lab1_middleman.v" into library work
Parsing module <lab1_middleman>.
Analyzing Verilog file "/home/ise/Lab1/lab1_2comp-SM_encoder.v" into library work
Parsing module <lab1_2comp_SM_encoder>.
Analyzing Verilog file "/home/ise/Lab1/lab1.v" into library work
Parsing module <lab1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab1>.

Elaborating module <lab1_2comp_SM_encoder>.
WARNING:HDLCompiler:413 - "/home/ise/Lab1/lab1_2comp-SM_encoder.v" Line 30: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <lab1_middleman>.

Elaborating module <lab1_priority_encoder>.
WARNING:HDLCompiler:413 - "/home/ise/Lab1/lab1_middleman.v" Line 43: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Lab1/lab1_middleman.v" Line 44: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Lab1/lab1_middleman.v" Line 57: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <lab1_round>.
WARNING:HDLCompiler:413 - "/home/ise/Lab1/lab1_round.v" Line 49: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Lab1/lab1_round.v" Line 54: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab1>.
    Related source file is "/home/ise/Lab1/lab1.v".
    Summary:
	no macro.
Unit <lab1> synthesized.

Synthesizing Unit <lab1_2comp_SM_encoder>.
    Related source file is "/home/ise/Lab1/lab1_2comp-SM_encoder.v".
    Found 12-bit adder for signal <n0009> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lab1_2comp_SM_encoder> synthesized.

Synthesizing Unit <lab1_middleman>.
    Related source file is "/home/ise/Lab1/lab1_middleman.v".
    Found 5-bit subtractor for signal <GND_3_o_GND_3_o_sub_4_OUT> created at line 56.
    Found 11-bit shifter logical right for signal <n0018> created at line 56
WARNING:Xst:737 - Found 1-bit latch for signal <calc_shift<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <calc_shift<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <calc_shift<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <calc_shift<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <calc_shift<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Latch(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lab1_middleman> synthesized.

Synthesizing Unit <lab1_priority_encoder>.
    Related source file is "/home/ise/Lab1/lab1_priority_encoder.v".
WARNING:Xst:647 - Input <mag<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <lab1_priority_encoder> synthesized.

Synthesizing Unit <lab1_round>.
    Related source file is "/home/ise/Lab1/lab1_round.v".
    Found 3-bit adder for signal <E[2]_GND_20_o_add_3_OUT> created at line 49.
    Found 4-bit adder for signal <F[3]_GND_20_o_add_6_OUT> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <lab1_round> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Latches                                              : 5
 1-bit latch                                           : 5
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 11-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 11-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 11-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab1> ...

Optimizing unit <lab1_2comp_SM_encoder> ...

Optimizing unit <lab1_middleman> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 39
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 5
#      LUT5                        : 6
#      LUT6                        : 23
# FlipFlops/Latches                : 5
#      LD_1                        : 5
# IO Buffers                       : 20
#      IBUF                        : 12
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  18224     0%  
 Number of Slice LUTs:                   38  out of   9112     0%  
    Number used as Logic:                38  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     38
   Number with an unused Flip Flop:      33  out of     38    86%  
   Number with an unused LUT:             0  out of     38     0%  
   Number of fully used LUT-FF pairs:     5  out of     38    13%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------+---------------------------+-------+
Clock Signal                                                        | Clock buffer(FF name)     | Load  |
--------------------------------------------------------------------+---------------------------+-------+
uut2/GND_3_o_GND_3_o_equal_3_o(uut2/GND_3_o_GND_3_o_equal_3_o<10>:O)| NONE(*)(uut2/calc_shift_1)| 5     |
--------------------------------------------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 7.284ns
   Maximum output required time after clock: 4.910ns
   Maximum combinational path delay: 11.361ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uut2/GND_3_o_GND_3_o_equal_3_o'
  Total number of paths / destination ports: 794 / 5
-------------------------------------------------------------------------
Offset:              7.284ns (Levels of Logic = 6)
  Source:            D<3> (PAD)
  Destination:       uut2/calc_shift_1 (LATCH)
  Destination Clock: uut2/GND_3_o_GND_3_o_equal_3_o rising

  Data Path: D<3> to uut2/calc_shift_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.059  D_3_IBUF (D_3_IBUF)
     LUT5:I0->O            3   0.203   0.879  uut1/Mmux_mag711 (uut1/Mmux_mag71)
     LUT3:I0->O            3   0.205   1.015  uut1/Mmux_mag911 (uut1/Mmux_mag91)
     LUT6:I0->O           11   0.203   1.227  uut1/Mmux_mag92 (mag<7>)
     LUT6:I1->O            1   0.203   0.827  uut2/Mmux__n002924 (uut2/Mmux__n002923)
     LUT6:I2->O            1   0.203   0.000  uut2/Mmux__n002925 (uut2/_n0029<1>)
     LD_1:D                    0.037          uut2/calc_shift_1
    ----------------------------------------
    Total                      7.284ns (2.276ns logic, 5.008ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'uut2/GND_3_o_GND_3_o_equal_3_o'
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Offset:              4.910ns (Levels of Logic = 2)
  Source:            uut2/calc_shift_1 (LATCH)
  Destination:       F<3> (PAD)
  Source Clock:      uut2/GND_3_o_GND_3_o_equal_3_o rising

  Data Path: uut2/calc_shift_1 to F<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             5   0.498   1.059  uut2/calc_shift_1 (uut2/calc_shift_1)
     LUT6:I1->O            1   0.203   0.579  uut3/Mmux_Fout41 (F_3_OBUF)
     OBUF:I->O                 2.571          F_3_OBUF (F<3>)
    ----------------------------------------
    Total                      4.910ns (3.272ns logic, 1.638ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 696 / 6
-------------------------------------------------------------------------
Delay:               11.361ns (Levels of Logic = 8)
  Source:            D<11> (PAD)
  Destination:       E<0> (PAD)

  Data Path: D<11> to E<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.322  D_11_IBUF (D_11_IBUF)
     LUT6:I0->O            4   0.203   0.912  uut1/Mmux_mag511 (uut1/Mmux_mag51)
     LUT4:I1->O            4   0.205   0.684  uut1/Mmux_mag411 (uut1/Mmux_mag41)
     LUT5:I4->O            4   0.205   1.048  uut1/Mmux_mag41 (mag<2>)
     LUT6:I0->O            1   0.203   0.580  uut2/GND_3_o_GND_3_o_equal_3_o<10>_SW0 (N0)
     LUT6:I5->O           10   0.205   1.221  uut2/GND_3_o_GND_3_o_equal_3_o<10> (uut2/GND_3_o_GND_3_o_equal_3_o)
     LUT6:I0->O            1   0.203   0.579  uut3/Mmux_Eout11 (E_0_OBUF)
     OBUF:I->O                 2.571          E_0_OBUF (E<0>)
    ----------------------------------------
    Total                     11.361ns (5.017ns logic, 6.344ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 5.77 secs
 
--> 


Total memory usage is 472856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

