
synthesis -f "kalman_core_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Thu Aug 14 18:54:36 2025


Command Line:  synthesis -f kalman_core_impl1_lattice.synproj -gui -msgset C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = kalman_fsm.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/impl1 (searchpath added)
-p C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core (searchpath added)
Mixed language design
Verilog design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/mat2x1_mult.v
Verilog design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/kalman_core_v2.v
Verilog design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/mat2x2_mult.v
Verilog design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/matrix_inv.v
VHDL library = work
VHDL design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/NRDA_FSM.vhd
VHDL library = work
VHDL design file = C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/divNRDA_FSM.vhd
NGD file = kalman_core_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v. VERI-1482
Analyzing Verilog file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v. VERI-1482
Analyzing Verilog file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v. VERI-1482
Analyzing Verilog file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v. VERI-1482
Analyzing VHDL file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/nrda_fsm.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/nrda_fsm.vhd(28): " arg1="divnrda_fsm" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/nrda_fsm.vhd" arg3="28"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/nrda_fsm.vhd(40): " arg1="behavioral" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/nrda_fsm.vhd" arg3="40"  />
unit kalman_fsm is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(7): " arg1="divnrda_fsm" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg3="7"  />
    <postMsg mid="35921177" type="Warning" dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(7): " arg1="divnrda_fsm" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(20): " arg1="behavioral" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg3="20"  />
unit kalman_fsm is not yet analyzed. VHDL-1485
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/Users/Luso/Desktop/CI_DIGITAL/RTL_FPGA/Projeto_Final/kalman_core/impl1"  />
Top module language type = Verilog.
Top module name (Verilog, mixed language): kalman_fsm
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v(1): " arg1="kalman_fsm" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v(1): " arg1="mat2x1_mult" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v(12): " arg1="32" arg2="16" arg3="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v" arg4="12"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v(13): " arg1="32" arg2="16" arg3="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x1_mult.v" arg4="13"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v(117): " arg1="NRDA_FSM" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v" arg3="117"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v(1): " arg1="mat2x2_mult" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v(19): " arg1="32" arg2="16" arg3="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v" arg4="19"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v(20): " arg1="32" arg2="16" arg3="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v" arg4="20"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v(21): " arg1="32" arg2="16" arg3="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v" arg4="21"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v(22): " arg1="32" arg2="16" arg3="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/mat2x2_mult.v" arg4="22"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v(1): " arg1="matrix_inv" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v" arg3="1"  />
    <postMsg mid="35901231" type="Info"    dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v(64): " arg1="divNRDA_FSM" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v" arg3="64"  />
c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(7): executing divNRDA_FSM(Behavioral)

    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(29): " arg1="&quot;00000000000000010000000000000000&quot;" arg2="dividend" arg3="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg4="29"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(61): " arg1="i" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg3="61"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(69): " arg1="a0" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg3="69"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(75): " arg1="i" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg3="75"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(75): " arg1="rega" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg3="75"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(77): " arg1="i" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg3="77"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(77): " arg1="rega" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg3="77"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(79): " arg1="i" arg2="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg3="79"  />
    <postMsg mid="35921172" type="Info"    dynamic="1" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(89): " arg1="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg2="89"  />
    <postMsg mid="35921613" type="Warning" dynamic="1" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(91): " arg1="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg2="91"  />
    <postMsg mid="35921172" type="Info"    dynamic="1" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd(138): " arg1="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/divnrda_fsm.vhd" arg2="138"  />
    <postMsg mid="35901232" type="Info"    dynamic="1" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v(64): " arg1="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/matrix_inv.v" arg2="64"  />
    <postMsg mid="35001714" type="Warning" dynamic="1" navigation="0" arg0="pwr"  />
	 instance i2



    <postMsg mid="35931000" type="Error"   dynamic="4" navigation="2" arg0="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v(117): " arg1="pwr" arg2="u_omega" arg3="dividend[1]" arg4="c:/users/luso/desktop/ci_digital/rtl_fpga/projeto_final/kalman_core/kalman_core_v2.v" arg5="117"  />
