{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2391, "design__instance__area": 71886.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 3, "power__internal__total": 0.13519002497196198, "power__switching__total": 0.0924391821026802, "power__leakage__total": 7.616216635142337e-07, "power__total": 0.22762997448444366, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5460636541948279, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5460636541948279, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6028027136960113, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.5289984156006766, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.602803, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.528998, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 12, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7807600342792471, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7807600342792471, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.48648375593788923, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.816464585716381, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -265.0862786533305, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.816464585716381, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.339691, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 144, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.816465, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 144, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.44135327197722624, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.44135327197722624, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2773394925547887, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.648297434085779, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.277339, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.415364, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 12, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 3, "clock__skew__worst_hold": -0.43863910967216335, "clock__skew__worst_setup": 0.43863910967216335, "timing__hold__ws": 0.2739571980146103, "timing__setup__ws": -4.272228913783297, "timing__hold__tns": 0, "timing__setup__tns": -296.78080566444686, "timing__hold__wns": 0, "timing__setup__wns": -4.272228913783297, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.273957, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 434, "timing__setup_r2r__ws": -4.272229, "timing__setup_r2r_vio__count": 434, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3227, "design__instance__area__stdcell": 75556.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.724946, "design__instance__utilization__stdcell": 0.724946, "design__rows": 82, "design__rows:GF018hv5v_mcu_sc7": 82, "design__sites": 47478, "design__sites:GF018hv5v_mcu_sc7": 47478, "design__instance__count__class:buffer": 182, "design__instance__area__class:buffer": 4337.72, "design__instance__count__class:inverter": 139, "design__instance__area__class:inverter": 1527.86, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 18242.1, "design__instance__count__class:multi_input_combinational_cell": 1414, "design__instance__area__class:multi_input_combinational_cell": 34980.5, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "design__instance__count__class:timing_repair_buffer": 261, "design__instance__area__class:timing_repair_buffer": 7349.53, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 102912, "design__violations": 0, "design__instance__count__class:clock_buffer": 92, "design__instance__area__class:clock_buffer": 4882.12, "design__instance__count__class:clock_inverter": 23, "design__instance__area__class:clock_inverter": 566.362, "design__instance__count__setup_buffer": 117, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2403, "route__net__special": 2, "route__drc_errors__iter:0": 719, "route__wirelength__iter:0": 112559, "route__drc_errors__iter:1": 210, "route__wirelength__iter:1": 110922, "route__drc_errors__iter:2": 203, "route__wirelength__iter:2": 110759, "route__drc_errors__iter:3": 14, "route__wirelength__iter:3": 110569, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 110550, "route__drc_errors": 0, "route__wirelength": 110550, "route__vias": 16414, "route__vias__singlecut": 16414, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 643.03, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 49, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 49, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 49, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 3, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5419771451702133, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5419771451702133, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5976335151471618, "timing__setup__ws__corner:min_tt_025C_5v00": 2.739652138250748, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.597634, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.739652, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 49, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 5, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7736284054565686, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7736284054565686, "timing__hold__ws__corner:min_ss_125C_4v50": 0.5275047215011015, "timing__setup__ws__corner:min_ss_125C_4v50": -3.4428718628288326, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -239.22743929605642, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.4428718628288326, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.330489, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 144, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.442872, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 144, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 49, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.43863910967216335, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.43863910967216335, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2739571980146103, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.717612656276385, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.273957, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.523142, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 49, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 3, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.551058769768493, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.551058769768493, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6088626442027094, "timing__setup__ws__corner:max_tt_025C_5v00": 2.2748239491544484, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.608863, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.274824, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 49, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 12, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7895447852323458, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7895447852323458, "timing__hold__ws__corner:max_ss_125C_4v50": 0.43942628557446106, "timing__setup__ws__corner:max_ss_125C_4v50": -4.272228913783297, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -296.78080566444686, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.272228913783297, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.350477, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.272229, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 49, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4446625138403182, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4446625138403182, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2813055423778247, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.564328599823319, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.281306, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.287963, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 49, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 49, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9962, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99848, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0037978, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00686831, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00240843, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00686831, "design_powergrid__voltage__worst": 0.00686831, "design_powergrid__voltage__worst__net:VDD": 4.9962, "design_powergrid__drop__worst": 0.00686831, "design_powergrid__drop__worst__net:VDD": 0.0037978, "design_powergrid__voltage__worst__net:VSS": 0.00686831, "design_powergrid__drop__worst__net:VSS": 0.00686831, "ir__voltage__worst": 5, "ir__drop__avg": 0.00152, "ir__drop__worst": 0.0038, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}