{
	"route__net": 263,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 119,
	"route__wirelength__iter:1": 29099,
	"route__drc_errors__iter:2": 14,
	"route__wirelength__iter:2": 29031,
	"route__drc_errors__iter:3": 16,
	"route__wirelength__iter:3": 29042,
	"route__drc_errors__iter:4": 3,
	"route__wirelength__iter:4": 29034,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 29030,
	"route__drc_errors": 0,
	"route__wirelength": 29030,
	"route__vias": 1814,
	"route__vias__singlecut": 1814,
	"route__vias__multicut": 0,
	"design__io": 70,
	"design__die__area": 357500,
	"design__core__area": 336986,
	"design__instance__count": 1258,
	"design__instance__area": 250406,
	"design__instance__count__stdcell": 1256,
	"design__instance__area__stdcell": 3375.74,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.743077,
	"design__instance__utilization__stdcell": 0.037527,
	"design__instance__count__class:macro": 2,
	"design__instance__count__class:fill_cell": 888,
	"design__instance__count__class:tap_cell": 772,
	"design__instance__count__class:antenna_cell": 302,
	"design__instance__count__class:clock_buffer": 6,
	"design__instance__count__class:timing_repair_buffer": 88,
	"design__instance__count__class:inverter": 26,
	"design__instance__count__class:clock_inverter": 2,
	"design__instance__count__class:sequential_cell": 25,
	"design__instance__count__class:multi_input_combinational_cell": 35,
	"flow__warnings__count": 90,
	"flow__errors__count": 0
}