TimeQuest Timing Analyzer report for CME2206Project_2020510014_2020510028_2021510022
Tue May 30 23:28:11 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_Register'
 13. Slow 1200mV 85C Model Setup: 'CLK_Memory'
 14. Slow 1200mV 85C Model Setup: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'
 15. Slow 1200mV 85C Model Hold: 'CLK_Register'
 16. Slow 1200mV 85C Model Hold: 'CLK_Memory'
 17. Slow 1200mV 85C Model Hold: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_Memory'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_Register'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'CLK_Register'
 33. Slow 1200mV 0C Model Setup: 'CLK_Memory'
 34. Slow 1200mV 0C Model Setup: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'
 35. Slow 1200mV 0C Model Hold: 'CLK_Register'
 36. Slow 1200mV 0C Model Hold: 'CLK_Memory'
 37. Slow 1200mV 0C Model Hold: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_Memory'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_Register'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'CLK_Register'
 52. Fast 1200mV 0C Model Setup: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'
 53. Fast 1200mV 0C Model Setup: 'CLK_Memory'
 54. Fast 1200mV 0C Model Hold: 'CLK_Register'
 55. Fast 1200mV 0C Model Hold: 'CLK_Memory'
 56. Fast 1200mV 0C Model Hold: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_Register'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_Memory'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Slow Corner Signal Integrity Metrics
 73. Fast Corner Signal Integrity Metrics
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; CME2206Project_2020510014_2020510028_2021510022                   ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+
; CLK_Memory                                                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_Memory }                                                                                               ;
; CLK_Register                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_Register }                                                                                             ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] } ;
+----------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                      ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 159.13 MHz ; 159.13 MHz      ; CLK_Register                                                                                             ;                                                               ;
; 359.71 MHz ; 250.0 MHz       ; CLK_Memory                                                                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
; 914.08 MHz ; 500.0 MHz       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                               ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_Register                                                                                             ; -5.284 ; -213.226      ;
; CLK_Memory                                                                                               ; -4.904 ; -55.644       ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -4.798 ; -4.798        ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_Register                                                                                             ; -0.583 ; -0.583        ;
; CLK_Memory                                                                                               ; -0.101 ; -0.101        ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.200  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_Memory                                                                                               ; -3.000 ; -68.220       ;
; CLK_Register                                                                                             ; -3.000 ; -50.000       ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -1.000 ; -1.000        ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_Register'                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -5.284 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 6.217      ;
; -5.269 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 6.202      ;
; -5.195 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 6.132      ;
; -5.194 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 6.117      ;
; -5.190 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.063     ; 6.122      ;
; -5.186 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 6.105      ;
; -5.184 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 6.117      ;
; -5.182 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.067     ; 6.110      ;
; -5.180 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 6.117      ;
; -5.176 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.066     ; 6.105      ;
; -5.163 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 6.082      ;
; -5.152 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 6.089      ;
; -5.149 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 6.082      ;
; -5.140 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 6.073      ;
; -5.137 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 6.074      ;
; -5.134 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 6.067      ;
; -5.125 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 6.058      ;
; -5.112 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 6.045      ;
; -5.110 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.063     ; 6.042      ;
; -5.097 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 6.034      ;
; -5.082 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 6.019      ;
; -5.057 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.048     ; 6.004      ;
; -5.056 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.975      ;
; -5.051 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.970      ;
; -5.050 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 5.973      ;
; -5.047 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.067     ; 5.975      ;
; -5.042 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.048     ; 5.989      ;
; -5.042 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.961      ;
; -5.041 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.066     ; 5.970      ;
; -5.028 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.947      ;
; -5.025 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 5.948      ;
; -4.992 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.066     ; 5.921      ;
; -4.990 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.067     ; 5.918      ;
; -4.974 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.907      ;
; -4.967 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 5.890      ;
; -4.959 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.892      ;
; -4.956 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.889      ;
; -4.945 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.864      ;
; -4.941 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.874      ;
; -4.936 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.066     ; 5.865      ;
; -4.929 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 5.852      ;
; -4.926 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 5.863      ;
; -4.924 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 5.847      ;
; -4.921 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.840      ;
; -4.912 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.831      ;
; -4.911 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 5.848      ;
; -4.907 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.826      ;
; -4.904 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.048     ; 5.851      ;
; -4.904 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.061     ; 5.838      ;
; -4.902 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.835      ;
; -4.896 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 5.819      ;
; -4.889 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.048     ; 5.836      ;
; -4.884 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.803      ;
; -4.882 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.061     ; 5.816      ;
; -4.880 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.813      ;
; -4.880 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.067     ; 5.808      ;
; -4.876 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.066     ; 5.805      ;
; -4.869 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 5.792      ;
; -4.865 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.798      ;
; -4.863 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 5.786      ;
; -4.859 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.063     ; 5.791      ;
; -4.858 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.791      ;
; -4.857 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.066     ; 5.786      ;
; -4.856 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.063     ; 5.788      ;
; -4.855 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.067     ; 5.783      ;
; -4.853 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.786      ;
; -4.852 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.771      ;
; -4.845 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.065     ; 5.775      ;
; -4.834 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.767      ;
; -4.829 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.762      ;
; -4.828 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 5.751      ;
; -4.824 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.063     ; 5.756      ;
; -4.822 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 5.759      ;
; -4.821 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.754      ;
; -4.819 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 5.756      ;
; -4.818 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.751      ;
; -4.807 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 5.744      ;
; -4.804 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 5.741      ;
; -4.801 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.066     ; 5.730      ;
; -4.799 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.057     ; 5.737      ;
; -4.798 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.731      ;
; -4.784 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.057     ; 5.722      ;
; -4.781 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.700      ;
; -4.777 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.057     ; 5.715      ;
; -4.776 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.695      ;
; -4.775 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.708      ;
; -4.773 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.063     ; 5.705      ;
; -4.762 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.057     ; 5.700      ;
; -4.756 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.061     ; 5.690      ;
; -4.750 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.239     ; 5.506      ;
; -4.746 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.665      ;
; -4.745 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.072     ; 5.668      ;
; -4.741 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.063     ; 5.673      ;
; -4.739 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.658      ;
; -4.738 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.076     ; 5.657      ;
; -4.736 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.071     ; 5.660      ;
; -4.735 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.239     ; 5.491      ;
; -4.735 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.065     ; 5.665      ;
; -4.735 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.668      ;
; -4.730 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; CLK_Register ; CLK_Register ; 1.000        ; -0.062     ; 5.663      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_Memory'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.904 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.223      ; 6.135      ;
; -4.896 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.219      ; 6.123      ;
; -4.761 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.219      ; 5.988      ;
; -4.683 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.224      ; 5.915      ;
; -4.661 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.224      ; 5.893      ;
; -4.637 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.223      ; 5.868      ;
; -4.623 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.223      ; 5.854      ;
; -4.591 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.219      ; 5.818      ;
; -4.580 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.223      ; 5.811      ;
; -4.568 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.219      ; 5.795      ;
; -4.538 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.223      ; 5.769      ;
; -4.485 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.233      ; 5.726      ;
; -4.402 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.219      ; 5.629      ;
; -4.401 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.223      ; 5.632      ;
; -4.346 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; -0.140     ; 5.214      ;
; -4.340 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.064      ; 5.412      ;
; -4.332 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.233      ; 5.573      ;
; -4.286 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.064      ; 5.358      ;
; -4.261 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.064      ; 5.333      ;
; -4.247 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.223      ; 5.478      ;
; -4.200 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.224      ; 5.432      ;
; -4.146 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.233      ; 5.387      ;
; -4.138 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.219      ; 5.365      ;
; -4.004 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.222      ; 5.234      ;
; -3.925 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.219      ; 5.152      ;
; -3.885 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.219      ; 5.112      ;
; -3.820 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.224      ; 5.052      ;
; -3.798 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.223      ; 5.029      ;
; -3.675 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.061      ; 4.744      ;
; -3.202 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.061      ; 4.271      ;
; -3.202 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.059      ; 4.269      ;
; -3.195 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.059      ; 4.262      ;
; -3.156 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.061      ; 4.225      ;
; -3.145 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.059      ; 4.212      ;
; -3.096 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.061      ; 4.165      ;
; -3.082 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.061      ; 4.151      ;
; -3.067 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.061      ; 4.136      ;
; -3.007 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.059      ; 4.074      ;
; -2.985 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.223      ; 4.216      ;
; -2.928 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.059      ; 3.995      ;
; -2.865 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.059      ; 3.932      ;
; -2.643 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.216      ; 3.867      ;
; -2.508 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.216      ; 3.732      ;
; -2.465 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.215      ; 3.688      ;
; -2.413 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.216      ; 3.637      ;
; -2.375 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.218      ; 3.601      ;
; -2.324 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.215      ; 3.547      ;
; -2.188 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.215      ; 3.411      ;
; -2.051 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.214      ; 3.273      ;
; -2.047 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.215      ; 3.270      ;
; -1.930 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 2.650      ; 5.307      ;
; -1.903 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.214      ; 3.125      ;
; -1.780 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.093     ; 2.616      ;
; -1.777 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.214      ; 2.999      ;
; -1.665 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.023     ; 2.670      ;
; -1.602 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.214      ; 2.824      ;
; -1.592 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.023     ; 2.597      ;
; -1.511 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.216      ; 2.735      ;
; -1.504 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.216      ; 2.728      ;
; -1.504 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.214      ; 2.726      ;
; -1.454 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.214      ; 2.676      ;
; -1.363 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.216      ; 2.587      ;
; -1.262 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 1.000        ; 2.650      ; 5.139      ;
; -1.216 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.216      ; 2.440      ;
; -1.099 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.023     ; 2.104      ;
; -1.020 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.216      ; 2.244      ;
; -0.927 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.216      ; 2.151      ;
; -0.829 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 2.647      ; 4.203      ;
; -0.743 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 2.645      ; 4.115      ;
; -0.698 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 2.647      ; 4.072      ;
; -0.686 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.023     ; 1.691      ;
; -0.608 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 2.645      ; 3.980      ;
; -0.455 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.215      ; 1.678      ;
; -0.319 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.215      ; 1.542      ;
; -0.277 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 1.000        ; 2.647      ; 4.151      ;
; -0.224 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.215      ; 1.447      ;
; -0.187 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 1.000        ; 2.645      ; 4.059      ;
; -0.154 ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.227      ; 1.389      ;
; -0.081 ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.227      ; 1.316      ;
; -0.079 ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.227      ; 1.314      ;
; -0.069 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 1.000        ; 2.647      ; 3.943      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node        ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.798 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.000     ; 4.293      ;
; -4.718 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.004     ; 4.209      ;
; -4.687 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.000     ; 4.182      ;
; -4.632 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.000     ; 4.127      ;
; -4.592 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.990     ; 4.097      ;
; -4.549 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.004     ; 4.040      ;
; -4.484 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.990     ; 3.989      ;
; -4.402 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.000     ; 3.897      ;
; -4.357 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.000     ; 3.852      ;
; -4.334 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.999     ; 3.830      ;
; -4.312 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.999     ; 3.808      ;
; -4.253 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.990     ; 3.758      ;
; -4.251 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.999     ; 3.747      ;
; -4.113 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.000     ; 3.608      ;
; -4.027 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.000     ; 3.522      ;
; -4.007 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.004     ; 3.498      ;
; -3.896 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.004     ; 3.387      ;
; -3.873 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.001     ; 3.367      ;
; -3.834 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.999     ; 3.330      ;
; -3.785 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.159     ; 3.121      ;
; -3.754 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.004     ; 3.245      ;
; -3.674 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.159     ; 3.010      ;
; -0.047 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; 1.427      ; 2.188      ;
; 0.409  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 1.000        ; 1.427      ; 2.232      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_Register'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                   ; Launch Clock                                                                                             ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; -0.583 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.428      ; 2.221      ;
; -0.047 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.428      ; 2.257      ;
; 0.076  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.417      ; 2.869      ;
; 0.175  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.431      ; 2.982      ;
; 0.175  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.431      ; 2.982      ;
; 0.175  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.431      ; 2.982      ;
; 0.221  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.427      ; 3.024      ;
; 0.224  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.426      ; 3.026      ;
; 0.229  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.417      ; 3.022      ;
; 0.261  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.431      ; 3.068      ;
; 0.293  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.428      ; 3.097      ;
; 0.300  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.417      ; 3.093      ;
; 0.405  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 0.624      ;
; 0.410  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 0.628      ;
; 0.462  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; 0.175      ; 0.834      ;
; 0.587  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 0.806      ;
; 0.590  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 0.808      ;
; 0.593  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 0.811      ;
; 0.594  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 0.813      ;
; 0.595  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 0.813      ;
; 0.611  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 0.830      ;
; 0.613  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.417      ; 2.906      ;
; 0.615  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 0.833      ;
; 0.670  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.431      ; 3.477      ;
; 0.670  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.431      ; 3.477      ;
; 0.722  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.420      ; 3.518      ;
; 0.742  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.420      ; 3.538      ;
; 0.744  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.420      ; 3.540      ;
; 0.749  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.428      ; 3.553      ;
; 0.750  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.420      ; 3.546      ;
; 0.750  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.417      ; 3.543      ;
; 0.757  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.427      ; 3.060      ;
; 0.760  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.426      ; 3.062      ;
; 0.764  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.432      ; 3.572      ;
; 0.765  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.417      ; 3.058      ;
; 0.767  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.431      ; 3.074      ;
; 0.767  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.431      ; 3.074      ;
; 0.767  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.431      ; 3.074      ;
; 0.768  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.431      ; 3.575      ;
; 0.768  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.431      ; 3.575      ;
; 0.770  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 0.989      ;
; 0.771  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.420      ; 3.567      ;
; 0.775  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 0.994      ;
; 0.775  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.432      ; 3.583      ;
; 0.777  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.432      ; 3.585      ;
; 0.785  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.432      ; 3.593      ;
; 0.791  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.010      ;
; 0.791  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.417      ; 3.584      ;
; 0.795  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.431      ; 3.102      ;
; 0.807  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]              ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; -0.182     ; 0.822      ;
; 0.827  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.428      ; 3.131      ;
; 0.854  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.431      ; 3.661      ;
; 0.861  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.080      ;
; 0.863  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.082      ;
; 0.865  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 1.083      ;
; 0.866  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.085      ;
; 0.867  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 1.085      ;
; 0.878  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.097      ;
; 0.880  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.099      ;
; 0.882  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 1.100      ;
; 0.882  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 1.100      ;
; 0.884  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 1.102      ;
; 0.884  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 1.102      ;
; 0.888  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.790      ; 4.054      ;
; 0.904  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.417      ; 3.197      ;
; 0.951  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.431      ; 3.758      ;
; 0.964  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.426      ; 3.766      ;
; 0.969  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.417      ; 3.762      ;
; 0.975  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.194      ;
; 0.977  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 1.195      ;
; 0.979  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 1.197      ;
; 0.994  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 1.212      ;
; 0.996  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.061      ; 1.214      ;
; 1.012  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.417      ; 3.805      ;
; 1.030  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.586      ; 3.992      ;
; 1.030  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.586      ; 3.992      ;
; 1.030  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.586      ; 3.992      ;
; 1.049  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.268      ;
; 1.059  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.426      ; 3.861      ;
; 1.059  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.426      ; 3.861      ;
; 1.061  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.280      ;
; 1.063  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.282      ;
; 1.117  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.427      ; 3.920      ;
; 1.125  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.427      ; 3.928      ;
; 1.184  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.062      ; 1.403      ;
; 1.191  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.427      ; 3.994      ;
; 1.191  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.427      ; 3.994      ;
; 1.191  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.427      ; 3.994      ;
; 1.191  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.427      ; 3.994      ;
; 1.191  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.427      ; 3.994      ;
; 1.191  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.427      ; 3.994      ;
; 1.212  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.431      ; 3.519      ;
; 1.212  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.431      ; 3.519      ;
; 1.223  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.428      ; 4.027      ;
; 1.232  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; -0.029     ; 1.400      ;
; 1.237  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.420      ; 3.533      ;
; 1.238  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.420      ; 3.534      ;
; 1.245  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.420      ; 3.541      ;
; 1.277  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.420      ; 3.573      ;
; 1.277  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.420      ; 3.573      ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_Memory'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.101 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 2.732      ; 3.037      ;
; 0.272  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.395      ; 0.894      ;
; 0.276  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.381      ; 0.884      ;
; 0.317  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.393      ; 0.937      ;
; 0.329  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.393      ; 0.949      ;
; 0.435  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 2.732      ; 3.073      ;
; 0.495  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.395      ; 1.117      ;
; 0.526  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.397      ; 1.150      ;
; 0.539  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.395      ; 1.161      ;
; 0.544  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.397      ; 1.168      ;
; 0.548  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.397      ; 1.172      ;
; 0.558  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.382      ; 1.167      ;
; 0.558  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.397      ; 1.182      ;
; 0.567  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 2.730      ; 3.703      ;
; 0.572  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 2.728      ; 3.706      ;
; 0.576  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.397      ; 1.200      ;
; 0.577  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.393      ; 1.197      ;
; 0.586  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.393      ; 1.206      ;
; 0.684  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.393      ; 1.304      ;
; 0.707  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.382      ; 1.316      ;
; 0.725  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 2.728      ; 3.859      ;
; 0.823  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.382      ; 1.432      ;
; 0.839  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 2.730      ; 3.975      ;
; 0.909  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.382      ; 1.518      ;
; 1.177  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 2.728      ; 3.811      ;
; 1.192  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 2.730      ; 3.828      ;
; 1.281  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 2.728      ; 3.915      ;
; 1.294  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.383      ; 1.904      ;
; 1.341  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.097      ; 1.625      ;
; 1.389  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 2.730      ; 4.025      ;
; 1.392  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.383      ; 2.002      ;
; 1.558  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.383      ; 2.168      ;
; 1.594  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.385      ; 2.206      ;
; 1.671  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.097      ; 1.955      ;
; 1.831  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.383      ; 2.441      ;
; 1.838  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.381      ; 2.446      ;
; 1.882  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.383      ; 2.492      ;
; 1.891  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.383      ; 2.501      ;
; 1.895  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.389      ; 2.511      ;
; 1.909  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.390      ; 2.526      ;
; 1.961  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.381      ; 2.569      ;
; 1.980  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.381      ; 2.588      ;
; 2.078  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.389      ; 2.694      ;
; 2.140  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.389      ; 2.756      ;
; 2.147  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.097      ; 2.431      ;
; 2.199  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.381      ; 2.807      ;
; 2.264  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.097      ; 2.548      ;
; 2.278  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.381      ; 2.886      ;
; 2.312  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.399      ; 2.938      ;
; 2.317  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.399      ; 2.943      ;
; 2.327  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.028      ; 2.514      ;
; 2.338  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.235      ; 2.800      ;
; 2.379  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.381      ; 2.987      ;
; 2.406  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.385      ; 3.018      ;
; 2.459  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.382      ; 3.068      ;
; 2.493  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.389      ; 3.109      ;
; 2.539  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.235      ; 3.001      ;
; 2.567  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.382      ; 3.176      ;
; 2.579  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.389      ; 3.195      ;
; 2.634  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.389      ; 3.250      ;
; 2.679  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.390      ; 3.296      ;
; 2.685  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.390      ; 3.302      ;
; 2.697  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.382      ; 3.306      ;
; 2.759  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.383      ; 3.369      ;
; 2.784  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.390      ; 3.401      ;
; 2.792  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.385      ; 3.404      ;
; 2.800  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.389      ; 3.416      ;
; 2.845  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.382      ; 3.454      ;
; 2.874  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.383      ; 3.484      ;
; 2.899  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.399      ; 3.525      ;
; 2.953  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.389      ; 3.569      ;
; 2.986  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.383      ; 3.596      ;
; 3.063  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.389      ; 3.679      ;
; 3.152  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.388      ; 3.767      ;
; 3.166  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.231      ; 3.624      ;
; 3.171  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.235      ; 3.633      ;
; 3.272  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.231      ; 3.730      ;
; 3.283  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.385      ; 3.895      ;
; 3.353  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.385      ; 3.965      ;
; 3.373  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.231      ; 3.831      ;
; 3.416  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.233      ; 3.876      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node        ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.200 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.000        ; 1.522      ; 2.078      ;
; 0.645 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; 1.522      ; 2.023      ;
; 3.028 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.975     ; 1.730      ;
; 3.128 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.975     ; 1.830      ;
; 3.533 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.825     ; 2.385      ;
; 3.627 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.811     ; 2.493      ;
; 3.780 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.825     ; 2.632      ;
; 3.887 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.822     ; 2.742      ;
; 3.913 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.820     ; 2.770      ;
; 3.920 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.821     ; 2.776      ;
; 3.926 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.825     ; 2.778      ;
; 3.954 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.821     ; 2.810      ;
; 3.955 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.820     ; 2.812      ;
; 4.018 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.820     ; 2.875      ;
; 4.046 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.821     ; 2.902      ;
; 4.117 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.821     ; 2.973      ;
; 4.121 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.821     ; 2.977      ;
; 4.134 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.811     ; 3.000      ;
; 4.216 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.820     ; 3.073      ;
; 4.397 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.821     ; 3.253      ;
; 4.623 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.821     ; 3.479      ;
; 4.734 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.811     ; 3.600      ;
; 4.833 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.825     ; 3.685      ;
; 4.962 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.825     ; 3.814      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_Memory'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_Memory ; Rise       ; CLK_Memory                                                                                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~input|o                                                                                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                  ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; inst2|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                  ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                  ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~inputclkctrl|inclk[0]                                                                                             ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~inputclkctrl|outclk                                                                                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_Memory ; Rise       ; CLK_Memory~input|i                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~input|i                                                                                                           ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; CLK_Memory ; Rise       ; CLK_Memory~inputclkctrl|inclk[0]                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_Register'                                                                                                                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK_Register ; Rise       ; CLK_Register                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.329  ; 0.329        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; CLK_Register~input|o                                                                                      ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                    ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; 7476:inst134|8                                                   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; 7476:inst134|8                                                   ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; 7476:inst134|8                                                   ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst134|8|clk                                                    ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst65|combout                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst65|datac                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst65|datac                                                     ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst65|combout                                                   ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst134|8|clk                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; Input_R_[*]  ; CLK_Register ; 2.206  ; 2.641  ; Rise       ; CLK_Register    ;
;  Input_R_[0] ; CLK_Register ; 1.787  ; 2.244  ; Rise       ; CLK_Register    ;
;  Input_R_[1] ; CLK_Register ; 2.206  ; 2.641  ; Rise       ; CLK_Register    ;
;  Input_R_[2] ; CLK_Register ; -0.029 ; 0.047  ; Rise       ; CLK_Register    ;
;  Input_R_[3] ; CLK_Register ; -0.186 ; -0.058 ; Rise       ; CLK_Register    ;
+--------------+--------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; Input_R_[*]  ; CLK_Register ; 0.471  ; 0.342  ; Rise       ; CLK_Register    ;
;  Input_R_[0] ; CLK_Register ; -1.418 ; -1.862 ; Rise       ; CLK_Register    ;
;  Input_R_[1] ; CLK_Register ; -1.822 ; -2.243 ; Rise       ; CLK_Register    ;
;  Input_R_[2] ; CLK_Register ; 0.321  ; 0.241  ; Rise       ; CLK_Register    ;
;  Input_R_[3] ; CLK_Register ; 0.471  ; 0.342  ; Rise       ; CLK_Register    ;
+--------------+--------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-------------------+----------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; DataM_Out[*]      ; CLK_Memory                                                                                               ; 7.030  ; 7.014  ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[0]     ; CLK_Memory                                                                                               ; 6.022  ; 6.012  ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[1]     ; CLK_Memory                                                                                               ; 7.030  ; 7.012  ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[2]     ; CLK_Memory                                                                                               ; 6.692  ; 6.656  ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[3]     ; CLK_Memory                                                                                               ; 7.024  ; 7.014  ; Rise       ; CLK_Memory                                                                                               ;
; SM_Out[*]         ; CLK_Memory                                                                                               ; 7.357  ; 7.363  ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[0]        ; CLK_Memory                                                                                               ; 6.374  ; 6.370  ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[1]        ; CLK_Memory                                                                                               ; 7.009  ; 7.021  ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[2]        ; CLK_Memory                                                                                               ; 6.796  ; 6.793  ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[3]        ; CLK_Memory                                                                                               ; 7.357  ; 7.363  ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[4]        ; CLK_Memory                                                                                               ; 6.794  ; 6.844  ; Rise       ; CLK_Memory                                                                                               ;
; ALU_MUX_1_OUT[*]  ; CLK_Register                                                                                             ; 8.240  ; 8.180  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[0] ; CLK_Register                                                                                             ; 7.836  ; 7.833  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[1] ; CLK_Register                                                                                             ; 7.957  ; 7.945  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[2] ; CLK_Register                                                                                             ; 7.587  ; 7.533  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[3] ; CLK_Register                                                                                             ; 8.240  ; 8.180  ; Rise       ; CLK_Register                                                                                             ;
; ALU_MUX_2_OUT[*]  ; CLK_Register                                                                                             ; 8.209  ; 8.352  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[0] ; CLK_Register                                                                                             ; 7.550  ; 7.592  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[1] ; CLK_Register                                                                                             ; 7.392  ; 7.472  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[2] ; CLK_Register                                                                                             ; 8.209  ; 8.352  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[3] ; CLK_Register                                                                                             ; 7.929  ; 7.942  ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; CLK_Register                                                                                             ; 10.437 ; 10.472 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[0]       ; CLK_Register                                                                                             ; 8.808  ; 8.822  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[1]       ; CLK_Register                                                                                             ; 10.251 ; 10.215 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[2]       ; CLK_Register                                                                                             ; 10.437 ; 10.472 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[3]       ; CLK_Register                                                                                             ; 10.326 ; 10.382 ; Rise       ; CLK_Register                                                                                             ;
; AR_Out[*]         ; CLK_Register                                                                                             ; 6.944  ; 7.095  ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[0]        ; CLK_Register                                                                                             ; 6.549  ; 6.554  ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[1]        ; CLK_Register                                                                                             ; 6.944  ; 7.095  ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[2]        ; CLK_Register                                                                                             ; 6.199  ; 6.286  ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[3]        ; CLK_Register                                                                                             ; 6.171  ; 6.265  ; Rise       ; CLK_Register                                                                                             ;
; BUS_SEL[*]        ; CLK_Register                                                                                             ; 8.832  ; 8.955  ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[0]       ; CLK_Register                                                                                             ; 8.832  ; 8.955  ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[1]       ; CLK_Register                                                                                             ; 8.368  ; 8.289  ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[2]       ; CLK_Register                                                                                             ; 8.328  ; 8.422  ; Rise       ; CLK_Register                                                                                             ;
; GP_LD_EN[*]       ; CLK_Register                                                                                             ; 8.505  ; 8.516  ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[0]      ; CLK_Register                                                                                             ; 8.505  ; 8.516  ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[1]      ; CLK_Register                                                                                             ; 8.276  ; 8.208  ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_0[*]     ; CLK_Register                                                                                             ; 8.026  ; 8.248  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[0]    ; CLK_Register                                                                                             ; 6.089  ; 6.109  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[1]    ; CLK_Register                                                                                             ; 8.026  ; 8.248  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[2]    ; CLK_Register                                                                                             ; 7.305  ; 7.445  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[3]    ; CLK_Register                                                                                             ; 6.325  ; 6.344  ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_1[*]     ; CLK_Register                                                                                             ; 6.440  ; 6.504  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[0]    ; CLK_Register                                                                                             ; 6.440  ; 6.504  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[1]    ; CLK_Register                                                                                             ; 5.873  ; 5.893  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[2]    ; CLK_Register                                                                                             ; 6.008  ; 5.991  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[3]    ; CLK_Register                                                                                             ; 5.966  ; 6.007  ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_2[*]     ; CLK_Register                                                                                             ; 6.729  ; 6.763  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[0]    ; CLK_Register                                                                                             ; 6.121  ; 6.120  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[1]    ; CLK_Register                                                                                             ; 6.729  ; 6.763  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[2]    ; CLK_Register                                                                                             ; 6.045  ; 6.066  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[3]    ; CLK_Register                                                                                             ; 6.431  ; 6.504  ; Rise       ; CLK_Register                                                                                             ;
; Output_R[*]       ; CLK_Register                                                                                             ; 7.553  ; 7.693  ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[0]      ; CLK_Register                                                                                             ; 5.823  ; 5.845  ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[1]      ; CLK_Register                                                                                             ; 5.888  ; 5.914  ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[2]      ; CLK_Register                                                                                             ; 5.846  ; 5.871  ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[3]      ; CLK_Register                                                                                             ; 7.553  ; 7.693  ; Rise       ; CLK_Register                                                                                             ;
; PC_Out[*]         ; CLK_Register                                                                                             ; 6.731  ; 6.753  ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[0]        ; CLK_Register                                                                                             ; 6.128  ; 6.169  ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[1]        ; CLK_Register                                                                                             ; 6.428  ; 6.426  ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[2]        ; CLK_Register                                                                                             ; 6.349  ; 6.355  ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[3]        ; CLK_Register                                                                                             ; 6.731  ; 6.753  ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[4]        ; CLK_Register                                                                                             ; 6.185  ; 6.207  ; Rise       ; CLK_Register                                                                                             ;
; Q_                ; CLK_Register                                                                                             ; 6.067  ; 6.097  ; Rise       ; CLK_Register                                                                                             ;
; Rd_Out[*]         ; CLK_Register                                                                                             ; 6.541  ; 6.589  ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[0]        ; CLK_Register                                                                                             ; 6.382  ; 6.417  ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[1]        ; CLK_Register                                                                                             ; 6.541  ; 6.589  ; Rise       ; CLK_Register                                                                                             ;
; S1_Out[*]         ; CLK_Register                                                                                             ; 6.362  ; 6.399  ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[0]        ; CLK_Register                                                                                             ; 6.362  ; 6.363  ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[1]        ; CLK_Register                                                                                             ; 6.345  ; 6.399  ; Rise       ; CLK_Register                                                                                             ;
; S2_Out[*]         ; CLK_Register                                                                                             ; 6.306  ; 6.307  ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[0]        ; CLK_Register                                                                                             ; 5.919  ; 5.935  ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[1]        ; CLK_Register                                                                                             ; 6.306  ; 6.307  ; Rise       ; CLK_Register                                                                                             ;
; SM_Empty          ; CLK_Register                                                                                             ; 6.861  ; 6.839  ; Rise       ; CLK_Register                                                                                             ;
; SM_Full           ; CLK_Register                                                                                             ; 7.240  ; 7.392  ; Rise       ; CLK_Register                                                                                             ;
; SP_Depth[*]       ; CLK_Register                                                                                             ; 6.718  ; 6.777  ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[0]      ; CLK_Register                                                                                             ; 6.424  ; 6.519  ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[1]      ; CLK_Register                                                                                             ; 6.718  ; 6.777  ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[2]      ; CLK_Register                                                                                             ; 6.036  ; 6.077  ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[3]      ; CLK_Register                                                                                             ; 6.105  ; 6.107  ; Rise       ; CLK_Register                                                                                             ;
; T_[*]             ; CLK_Register                                                                                             ; 6.554  ; 6.585  ; Rise       ; CLK_Register                                                                                             ;
;  T_[0]            ; CLK_Register                                                                                             ; 6.554  ; 6.585  ; Rise       ; CLK_Register                                                                                             ;
;  T_[1]            ; CLK_Register                                                                                             ; 5.863  ; 5.883  ; Rise       ; CLK_Register                                                                                             ;
;  T_[2]            ; CLK_Register                                                                                             ; 6.384  ; 6.455  ; Rise       ; CLK_Register                                                                                             ;
; opcode[*]         ; CLK_Register                                                                                             ; 6.505  ; 6.510  ; Rise       ; CLK_Register                                                                                             ;
;  opcode[1]        ; CLK_Register                                                                                             ; 6.505  ; 6.510  ; Rise       ; CLK_Register                                                                                             ;
;  opcode[2]        ; CLK_Register                                                                                             ; 6.295  ; 6.338  ; Rise       ; CLK_Register                                                                                             ;
;  opcode[3]        ; CLK_Register                                                                                             ; 6.282  ; 6.310  ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.196  ; 6.569  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.866  ; 5.180  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.090  ; 6.054  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.926  ; 4.876  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.196  ; 6.569  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.151  ; 5.385  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.151  ; 5.385  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.921  ; 4.749  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.863  ; 4.689  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;        ; 5.378  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;        ; 5.378  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;        ; 5.070  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.412  ;        ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.412  ;        ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.581  ; 6.352  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.181  ; 4.872  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.170  ; 6.195  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.964  ; 4.946  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.581  ; 6.352  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_overflow      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.526  ; 5.569  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.425  ; 5.307  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.425  ; 5.307  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.864  ; 4.964  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.753  ; 4.976  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.401  ;        ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.401  ;        ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.172  ;        ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;        ; 3.430  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;        ; 3.430  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
+-------------------+----------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; DataM_Out[*]      ; CLK_Memory                                                                                               ; 5.904 ; 5.891 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[0]     ; CLK_Memory                                                                                               ; 5.904 ; 5.891 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[1]     ; CLK_Memory                                                                                               ; 6.876 ; 6.857 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[2]     ; CLK_Memory                                                                                               ; 6.545 ; 6.507 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[3]     ; CLK_Memory                                                                                               ; 6.869 ; 6.858 ; Rise       ; CLK_Memory                                                                                               ;
; SM_Out[*]         ; CLK_Memory                                                                                               ; 6.238 ; 6.231 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[0]        ; CLK_Memory                                                                                               ; 6.238 ; 6.231 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[1]        ; CLK_Memory                                                                                               ; 6.854 ; 6.865 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[2]        ; CLK_Memory                                                                                               ; 6.643 ; 6.638 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[3]        ; CLK_Memory                                                                                               ; 7.190 ; 7.194 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[4]        ; CLK_Memory                                                                                               ; 6.642 ; 6.687 ; Rise       ; CLK_Memory                                                                                               ;
; ALU_MUX_1_OUT[*]  ; CLK_Register                                                                                             ; 6.185 ; 6.145 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[0] ; CLK_Register                                                                                             ; 6.742 ; 6.738 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[1] ; CLK_Register                                                                                             ; 6.674 ; 6.759 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[2] ; CLK_Register                                                                                             ; 6.185 ; 6.145 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[3] ; CLK_Register                                                                                             ; 7.063 ; 7.013 ; Rise       ; CLK_Register                                                                                             ;
; ALU_MUX_2_OUT[*]  ; CLK_Register                                                                                             ; 6.479 ; 6.434 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[0] ; CLK_Register                                                                                             ; 6.479 ; 6.434 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[1] ; CLK_Register                                                                                             ; 6.505 ; 6.531 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[2] ; CLK_Register                                                                                             ; 6.790 ; 6.896 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[3] ; CLK_Register                                                                                             ; 7.057 ; 7.080 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; CLK_Register                                                                                             ; 7.105 ; 7.132 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[0]       ; CLK_Register                                                                                             ; 7.250 ; 7.233 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[1]       ; CLK_Register                                                                                             ; 7.105 ; 7.132 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[2]       ; CLK_Register                                                                                             ; 7.472 ; 7.418 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[3]       ; CLK_Register                                                                                             ; 7.497 ; 7.601 ; Rise       ; CLK_Register                                                                                             ;
; AR_Out[*]         ; CLK_Register                                                                                             ; 6.028 ; 6.116 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[0]        ; CLK_Register                                                                                             ; 6.397 ; 6.401 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[1]        ; CLK_Register                                                                                             ; 6.770 ; 6.913 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[2]        ; CLK_Register                                                                                             ; 6.054 ; 6.136 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[3]        ; CLK_Register                                                                                             ; 6.028 ; 6.116 ; Rise       ; CLK_Register                                                                                             ;
; BUS_SEL[*]        ; CLK_Register                                                                                             ; 6.269 ; 6.308 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[0]       ; CLK_Register                                                                                             ; 6.913 ; 6.959 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[1]       ; CLK_Register                                                                                             ; 6.269 ; 6.308 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[2]       ; CLK_Register                                                                                             ; 6.720 ; 6.764 ; Rise       ; CLK_Register                                                                                             ;
; GP_LD_EN[*]       ; CLK_Register                                                                                             ; 7.294 ; 7.219 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[0]      ; CLK_Register                                                                                             ; 7.294 ; 7.294 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[1]      ; CLK_Register                                                                                             ; 7.295 ; 7.219 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_0[*]     ; CLK_Register                                                                                             ; 5.949 ; 5.966 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[0]    ; CLK_Register                                                                                             ; 5.949 ; 5.966 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[1]    ; CLK_Register                                                                                             ; 7.863 ; 8.080 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[2]    ; CLK_Register                                                                                             ; 7.168 ; 7.306 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[3]    ; CLK_Register                                                                                             ; 6.176 ; 6.192 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_1[*]     ; CLK_Register                                                                                             ; 5.748 ; 5.766 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[0]    ; CLK_Register                                                                                             ; 6.291 ; 6.353 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[1]    ; CLK_Register                                                                                             ; 5.748 ; 5.766 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[2]    ; CLK_Register                                                                                             ; 5.873 ; 5.856 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[3]    ; CLK_Register                                                                                             ; 5.837 ; 5.876 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_2[*]     ; CLK_Register                                                                                             ; 5.907 ; 5.925 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[0]    ; CLK_Register                                                                                             ; 5.980 ; 5.976 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[1]    ; CLK_Register                                                                                             ; 6.570 ; 6.603 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[2]    ; CLK_Register                                                                                             ; 5.907 ; 5.925 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[3]    ; CLK_Register                                                                                             ; 6.278 ; 6.347 ; Rise       ; CLK_Register                                                                                             ;
; Output_R[*]       ; CLK_Register                                                                                             ; 5.694 ; 5.714 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[0]      ; CLK_Register                                                                                             ; 5.694 ; 5.714 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[1]      ; CLK_Register                                                                                             ; 5.762 ; 5.787 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[2]      ; CLK_Register                                                                                             ; 5.717 ; 5.738 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[3]      ; CLK_Register                                                                                             ; 7.409 ; 7.547 ; Rise       ; CLK_Register                                                                                             ;
; PC_Out[*]         ; CLK_Register                                                                                             ; 5.987 ; 6.024 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[0]        ; CLK_Register                                                                                             ; 5.987 ; 6.024 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[1]        ; CLK_Register                                                                                             ; 6.276 ; 6.271 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[2]        ; CLK_Register                                                                                             ; 6.206 ; 6.211 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[3]        ; CLK_Register                                                                                             ; 6.572 ; 6.593 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[4]        ; CLK_Register                                                                                             ; 6.049 ; 6.069 ; Rise       ; CLK_Register                                                                                             ;
; Q_                ; CLK_Register                                                                                             ; 5.929 ; 5.955 ; Rise       ; CLK_Register                                                                                             ;
; Rd_Out[*]         ; CLK_Register                                                                                             ; 6.231 ; 6.262 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[0]        ; CLK_Register                                                                                             ; 6.231 ; 6.262 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[1]        ; CLK_Register                                                                                             ; 6.384 ; 6.429 ; Rise       ; CLK_Register                                                                                             ;
; S1_Out[*]         ; CLK_Register                                                                                             ; 6.202 ; 6.218 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[0]        ; CLK_Register                                                                                             ; 6.217 ; 6.218 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[1]        ; CLK_Register                                                                                             ; 6.202 ; 6.253 ; Rise       ; CLK_Register                                                                                             ;
; S2_Out[*]         ; CLK_Register                                                                                             ; 5.789 ; 5.802 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[0]        ; CLK_Register                                                                                             ; 5.789 ; 5.802 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[1]        ; CLK_Register                                                                                             ; 6.164 ; 6.164 ; Rise       ; CLK_Register                                                                                             ;
; SM_Empty          ; CLK_Register                                                                                             ; 6.287 ; 6.284 ; Rise       ; CLK_Register                                                                                             ;
; SM_Full           ; CLK_Register                                                                                             ; 6.731 ; 6.837 ; Rise       ; CLK_Register                                                                                             ;
; SP_Depth[*]       ; CLK_Register                                                                                             ; 5.899 ; 5.936 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[0]      ; CLK_Register                                                                                             ; 6.271 ; 6.359 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[1]      ; CLK_Register                                                                                             ; 6.559 ; 6.616 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[2]      ; CLK_Register                                                                                             ; 5.899 ; 5.936 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[3]      ; CLK_Register                                                                                             ; 5.964 ; 5.964 ; Rise       ; CLK_Register                                                                                             ;
; T_[*]             ; CLK_Register                                                                                             ; 5.732 ; 5.750 ; Rise       ; CLK_Register                                                                                             ;
;  T_[0]            ; CLK_Register                                                                                             ; 6.403 ; 6.432 ; Rise       ; CLK_Register                                                                                             ;
;  T_[1]            ; CLK_Register                                                                                             ; 5.732 ; 5.750 ; Rise       ; CLK_Register                                                                                             ;
;  T_[2]            ; CLK_Register                                                                                             ; 6.238 ; 6.306 ; Rise       ; CLK_Register                                                                                             ;
; opcode[*]         ; CLK_Register                                                                                             ; 6.135 ; 6.160 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[1]        ; CLK_Register                                                                                             ; 6.356 ; 6.360 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[2]        ; CLK_Register                                                                                             ; 6.149 ; 6.188 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[3]        ; CLK_Register                                                                                             ; 6.135 ; 6.160 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.754 ; 4.761 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.754 ; 4.820 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.819 ; 5.761 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.812 ; 4.761 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.026 ; 6.114 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.475 ; 4.536 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.962 ; 5.069 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.475 ; 4.536 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.479 ; 4.536 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 4.947 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 5.217 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 4.947 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.364 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.364 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.848 ; 4.758 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.897 ; 4.758 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.865 ; 5.788 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.848 ; 4.827 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.177 ; 6.157 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_overflow      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.367 ; 5.409 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.513 ; 4.565 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.119 ; 5.087 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.645 ; 4.565 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.513 ; 4.575 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.049 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.257 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.049 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.381 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.381 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 178.67 MHz  ; 178.67 MHz      ; CLK_Register                                                                                             ;                                                               ;
; 399.2 MHz   ; 250.0 MHz       ; CLK_Memory                                                                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1118.57 MHz ; 500.0 MHz       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_Register                                                                                             ; -4.597 ; -187.520      ;
; CLK_Memory                                                                                               ; -4.311 ; -47.693       ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -4.243 ; -4.243        ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_Register                                                                                             ; -0.566 ; -0.566        ;
; CLK_Memory                                                                                               ; -0.118 ; -0.118        ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.161  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_Memory                                                                                               ; -3.000 ; -68.220       ;
; CLK_Register                                                                                             ; -3.000 ; -50.000       ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -1.000 ; -1.000        ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_Register'                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.597 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.537      ;
; -4.585 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.525      ;
; -4.548 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.475      ;
; -4.544 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.475      ;
; -4.542 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.060     ; 5.477      ;
; -4.540 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.059     ; 5.476      ;
; -4.523 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.467      ;
; -4.519 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.056     ; 5.458      ;
; -4.513 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.453      ;
; -4.510 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.454      ;
; -4.493 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.420      ;
; -4.491 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.435      ;
; -4.484 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.424      ;
; -4.482 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.056     ; 5.421      ;
; -4.478 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.422      ;
; -4.472 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.412      ;
; -4.469 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.056     ; 5.408      ;
; -4.466 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.056     ; 5.405      ;
; -4.455 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.395      ;
; -4.453 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.393      ;
; -4.448 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.392      ;
; -4.441 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.381      ;
; -4.435 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.362      ;
; -4.435 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.379      ;
; -4.429 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.060     ; 5.364      ;
; -4.427 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.059     ; 5.363      ;
; -4.421 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.348      ;
; -4.411 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 5.364      ;
; -4.409 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.336      ;
; -4.404 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.335      ;
; -4.404 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.331      ;
; -4.398 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.060     ; 5.333      ;
; -4.398 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 5.351      ;
; -4.396 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.059     ; 5.332      ;
; -4.380 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.311      ;
; -4.378 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.305      ;
; -4.343 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.059     ; 5.279      ;
; -4.342 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.060     ; 5.277      ;
; -4.333 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.260      ;
; -4.330 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.270      ;
; -4.317 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.257      ;
; -4.313 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.244      ;
; -4.308 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.235      ;
; -4.308 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.239      ;
; -4.302 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.246      ;
; -4.296 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.223      ;
; -4.290 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.234      ;
; -4.286 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.069     ; 5.212      ;
; -4.284 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.224      ;
; -4.281 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.056     ; 5.220      ;
; -4.278 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.059     ; 5.214      ;
; -4.278 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.209      ;
; -4.277 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.204      ;
; -4.276 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.207      ;
; -4.273 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.054     ; 5.214      ;
; -4.270 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.210      ;
; -4.267 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.069     ; 5.193      ;
; -4.265 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.192      ;
; -4.264 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 5.217      ;
; -4.262 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.193      ;
; -4.262 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.202      ;
; -4.253 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.056     ; 5.192      ;
; -4.251 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 5.204      ;
; -4.251 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.054     ; 5.192      ;
; -4.247 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.187      ;
; -4.233 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.164      ;
; -4.232 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.172      ;
; -4.230 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.059     ; 5.166      ;
; -4.229 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.060     ; 5.164      ;
; -4.213 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.153      ;
; -4.212 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.143      ;
; -4.206 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.064     ; 5.137      ;
; -4.204 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.148      ;
; -4.202 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.226     ; 4.971      ;
; -4.202 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.226     ; 4.971      ;
; -4.202 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.226     ; 4.971      ;
; -4.200 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.056     ; 5.139      ;
; -4.199 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.059     ; 5.135      ;
; -4.198 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.138      ;
; -4.198 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.060     ; 5.133      ;
; -4.196 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.058     ; 5.133      ;
; -4.196 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.140      ;
; -4.196 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.136      ;
; -4.191 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.135      ;
; -4.187 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.056     ; 5.126      ;
; -4.187 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.056     ; 5.126      ;
; -4.186 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.373     ; 4.808      ;
; -4.186 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.373     ; 4.808      ;
; -4.186 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.373     ; 4.808      ;
; -4.186 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.050     ; 5.131      ;
; -4.183 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.051     ; 5.127      ;
; -4.181 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.121      ;
; -4.179 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.119      ;
; -4.176 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.116      ;
; -4.173 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.050     ; 5.118      ;
; -4.173 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.055     ; 5.113      ;
; -4.170 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.226     ; 4.939      ;
; -4.164 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.050     ; 5.109      ;
; -4.163 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.059     ; 5.099      ;
; -4.161 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.068     ; 5.088      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_Memory'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.311 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.186      ; 5.497      ;
; -4.285 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.190      ; 5.475      ;
; -4.198 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.186      ; 5.384      ;
; -4.167 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.186      ; 5.353      ;
; -4.097 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.191      ; 5.288      ;
; -4.094 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.190      ; 5.284      ;
; -4.075 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.191      ; 5.266      ;
; -4.029 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.190      ; 5.219      ;
; -3.997 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.190      ; 5.187      ;
; -3.988 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.185      ; 5.173      ;
; -3.953 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.190      ; 5.143      ;
; -3.917 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.199      ; 5.116      ;
; -3.855 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.034      ; 4.889      ;
; -3.854 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.034      ; 4.888      ;
; -3.849 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.034      ; 4.883      ;
; -3.846 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.190      ; 5.036      ;
; -3.836 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.186      ; 5.022      ;
; -3.803 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; -0.132     ; 4.671      ;
; -3.770 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.199      ; 4.969      ;
; -3.702 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.190      ; 4.892      ;
; -3.654 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.191      ; 4.845      ;
; -3.630 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.185      ; 4.815      ;
; -3.585 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.199      ; 4.784      ;
; -3.489 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.188      ; 4.677      ;
; -3.447 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.186      ; 4.633      ;
; -3.375 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.185      ; 4.560      ;
; -3.352 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.190      ; 4.542      ;
; -3.343 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.031      ; 4.374      ;
; -3.314 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.191      ; 4.505      ;
; -2.867 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.030      ; 3.897      ;
; -2.862 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.031      ; 3.893      ;
; -2.854 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.030      ; 3.884      ;
; -2.826 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.030      ; 3.856      ;
; -2.800 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.031      ; 3.831      ;
; -2.790 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.031      ; 3.821      ;
; -2.785 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.031      ; 3.816      ;
; -2.774 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.031      ; 3.805      ;
; -2.623 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.030      ; 3.653      ;
; -2.570 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.030      ; 3.600      ;
; -2.565 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.190      ; 3.755      ;
; -2.560 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.030      ; 3.590      ;
; -2.294 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.183      ; 3.477      ;
; -2.181 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.183      ; 3.364      ;
; -2.162 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 3.344      ;
; -2.150 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.183      ; 3.333      ;
; -2.107 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.186      ; 3.293      ;
; -2.010 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 3.192      ;
; -1.885 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 3.067      ;
; -1.793 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 2.975      ;
; -1.787 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 2.969      ;
; -1.669 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 2.851      ;
; -1.594 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 2.427      ; 4.721      ;
; -1.529 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 2.711      ;
; -1.505 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.090     ; 2.353      ;
; -1.504 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.089     ; 2.353      ;
; -1.448 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.026     ; 2.442      ;
; -1.365 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 2.547      ;
; -1.342 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.026     ; 2.336      ;
; -1.293 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.183      ; 2.476      ;
; -1.287 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.183      ; 2.470      ;
; -1.281 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 2.463      ;
; -1.245 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 2.427      ;
; -1.151 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.183      ; 2.334      ;
; -1.085 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 1.000        ; 2.427      ; 4.712      ;
; -1.018 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.183      ; 2.201      ;
; -0.887 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.026     ; 1.881      ;
; -0.849 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.183      ; 2.032      ;
; -0.764 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.183      ; 1.947      ;
; -0.617 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 2.424      ; 3.741      ;
; -0.597 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 2.424      ; 3.721      ;
; -0.572 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 2.423      ; 3.695      ;
; -0.560 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.026     ; 1.554      ;
; -0.511 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 2.423      ; 3.634      ;
; -0.311 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 1.493      ;
; -0.212 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 1.394      ;
; -0.184 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 1.000        ; 2.424      ; 3.808      ;
; -0.142 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.182      ; 1.324      ;
; -0.091 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 1.000        ; 2.423      ; 3.714      ;
; -0.059 ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.195      ; 1.254      ;
; 0.022  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.195      ; 1.173      ;
; 0.024  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.199      ; 1.175      ;
; 0.024  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.195      ; 1.171      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node        ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.243 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.926     ; 3.812      ;
; -4.171 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.926     ; 3.740      ;
; -4.169 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.931     ; 3.733      ;
; -4.102 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.926     ; 3.671      ;
; -4.090 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.917     ; 3.668      ;
; -4.026 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.930     ; 3.591      ;
; -3.954 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.917     ; 3.532      ;
; -3.892 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.926     ; 3.461      ;
; -3.892 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.926     ; 3.461      ;
; -3.840 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.925     ; 3.410      ;
; -3.818 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.925     ; 3.388      ;
; -3.779 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.925     ; 3.349      ;
; -3.733 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.917     ; 3.311      ;
; -3.689 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.926     ; 3.258      ;
; -3.591 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.926     ; 3.160      ;
; -3.552 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.931     ; 3.116      ;
; -3.486 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.930     ; 3.051      ;
; -3.425 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.082     ; 2.838      ;
; -3.419 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.928     ; 2.986      ;
; -3.392 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.925     ; 2.962      ;
; -3.305 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.931     ; 2.869      ;
; -3.304 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -1.082     ; 2.717      ;
; 0.053  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; 1.311      ; 1.953      ;
; 0.485  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 1.000        ; 1.311      ; 2.021      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_Register'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                   ; Launch Clock                                                                                             ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; -0.566 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.239      ; 2.017      ;
; -0.061 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.239      ; 2.022      ;
; 0.034  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.228      ; 2.606      ;
; 0.115  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.241      ; 2.700      ;
; 0.115  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.241      ; 2.700      ;
; 0.115  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.241      ; 2.700      ;
; 0.153  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.237      ; 2.734      ;
; 0.159  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.236      ; 2.739      ;
; 0.184  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.228      ; 2.756      ;
; 0.212  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.241      ; 2.797      ;
; 0.229  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.239      ; 2.812      ;
; 0.256  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.228      ; 2.828      ;
; 0.359  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.558      ;
; 0.365  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.564      ;
; 0.397  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; 0.164      ; 0.745      ;
; 0.528  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.727      ;
; 0.529  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.728      ;
; 0.532  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.731      ;
; 0.534  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.733      ;
; 0.534  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.733      ;
; 0.545  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.744      ;
; 0.550  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.749      ;
; 0.557  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.228      ; 2.629      ;
; 0.574  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.241      ; 3.159      ;
; 0.574  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.241      ; 3.159      ;
; 0.610  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.229      ; 3.183      ;
; 0.611  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.229      ; 3.184      ;
; 0.619  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.229      ; 3.192      ;
; 0.633  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.242      ; 3.219      ;
; 0.633  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.242      ; 3.219      ;
; 0.639  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.229      ; 3.212      ;
; 0.639  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.229      ; 3.212      ;
; 0.642  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.239      ; 3.225      ;
; 0.664  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.242      ; 3.250      ;
; 0.664  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.242      ; 3.250      ;
; 0.664  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.242      ; 3.250      ;
; 0.664  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.242      ; 3.250      ;
; 0.671  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.228      ; 3.243      ;
; 0.682  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.237      ; 2.763      ;
; 0.684  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.236      ; 2.764      ;
; 0.688  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.241      ; 3.273      ;
; 0.690  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.228      ; 2.762      ;
; 0.696  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.895      ;
; 0.697  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.241      ; 2.782      ;
; 0.697  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.241      ; 2.782      ;
; 0.697  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.241      ; 2.782      ;
; 0.699  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.898      ;
; 0.699  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.228      ; 3.271      ;
; 0.705  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]              ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; -0.153     ; 0.736      ;
; 0.718  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.917      ;
; 0.750  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.241      ; 2.835      ;
; 0.764  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.559      ; 3.667      ;
; 0.767  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.239      ; 2.850      ;
; 0.772  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.971      ;
; 0.773  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.972      ;
; 0.773  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.972      ;
; 0.777  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.976      ;
; 0.777  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.976      ;
; 0.783  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.982      ;
; 0.783  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.982      ;
; 0.785  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.984      ;
; 0.786  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.985      ;
; 0.790  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.989      ;
; 0.790  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 0.989      ;
; 0.803  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.228      ; 2.875      ;
; 0.825  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.236      ; 3.405      ;
; 0.840  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.242      ; 3.426      ;
; 0.851  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.228      ; 3.423      ;
; 0.862  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.228      ; 3.434      ;
; 0.866  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 1.065      ;
; 0.868  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 1.067      ;
; 0.873  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 1.072      ;
; 0.874  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.393      ; 3.611      ;
; 0.874  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.393      ; 3.611      ;
; 0.874  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.393      ; 3.611      ;
; 0.879  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 1.078      ;
; 0.886  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 1.085      ;
; 0.887  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.236      ; 3.467      ;
; 0.887  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.236      ; 3.467      ;
; 0.941  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 1.140      ;
; 0.952  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 1.151      ;
; 0.959  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 1.158      ;
; 1.005  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.237      ; 3.586      ;
; 1.015  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.237      ; 3.596      ;
; 1.041  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.237      ; 3.622      ;
; 1.041  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.237      ; 3.622      ;
; 1.041  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.237      ; 3.622      ;
; 1.041  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.237      ; 3.622      ;
; 1.041  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.237      ; 3.622      ;
; 1.041  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.237      ; 3.622      ;
; 1.066  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 2.238      ; 3.648      ;
; 1.074  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.055      ; 1.273      ;
; 1.077  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; -0.002     ; 1.259      ;
; 1.118  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.241      ; 3.203      ;
; 1.118  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.241      ; 3.203      ;
; 1.124  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.229      ; 3.197      ;
; 1.125  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.229      ; 3.198      ;
; 1.131  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.229      ; 3.204      ;
; 1.144  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; -0.002     ; 1.326      ;
; 1.164  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 2.229      ; 3.237      ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_Memory'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.118 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 2.506      ; 2.757      ;
; 0.270  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.335      ; 0.814      ;
; 0.271  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.348      ; 0.828      ;
; 0.314  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.349      ; 0.872      ;
; 0.321  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.349      ; 0.879      ;
; 0.410  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 2.506      ; 2.785      ;
; 0.441  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 2.502      ; 3.312      ;
; 0.466  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 2.504      ; 3.339      ;
; 0.480  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.348      ; 1.037      ;
; 0.507  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.353      ; 1.069      ;
; 0.519  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.353      ; 1.081      ;
; 0.527  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.348      ; 1.084      ;
; 0.528  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.353      ; 1.090      ;
; 0.536  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.353      ; 1.098      ;
; 0.537  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.336      ; 1.082      ;
; 0.551  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.349      ; 1.109      ;
; 0.553  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.353      ; 1.115      ;
; 0.560  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.349      ; 1.118      ;
; 0.641  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.349      ; 1.199      ;
; 0.659  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 2.502      ; 3.530      ;
; 0.668  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.336      ; 1.213      ;
; 0.773  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 2.504      ; 3.646      ;
; 0.775  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.336      ; 1.320      ;
; 0.849  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.336      ; 1.394      ;
; 1.107  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 2.502      ; 3.478      ;
; 1.127  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 2.504      ; 3.500      ;
; 1.151  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 2.502      ; 3.522      ;
; 1.182  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.337      ; 1.728      ;
; 1.186  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.093      ; 1.448      ;
; 1.209  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 2.504      ; 3.582      ;
; 1.278  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.337      ; 1.824      ;
; 1.429  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.337      ; 1.975      ;
; 1.475  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.339      ; 2.023      ;
; 1.543  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.093      ; 1.805      ;
; 1.662  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.335      ; 2.206      ;
; 1.675  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.337      ; 2.221      ;
; 1.704  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.337      ; 2.250      ;
; 1.705  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.337      ; 2.251      ;
; 1.707  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.343      ; 2.259      ;
; 1.761  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.335      ; 2.305      ;
; 1.772  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.344      ; 2.325      ;
; 1.787  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.335      ; 2.331      ;
; 1.934  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.343      ; 2.486      ;
; 1.937  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.093      ; 2.199      ;
; 1.989  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.343      ; 2.541      ;
; 1.998  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.335      ; 2.542      ;
; 2.029  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.093      ; 2.291      ;
; 2.035  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.335      ; 2.579      ;
; 2.087  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.031      ; 2.260      ;
; 2.088  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.030      ; 2.260      ;
; 2.125  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.352      ; 2.686      ;
; 2.127  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.335      ; 2.671      ;
; 2.131  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.352      ; 2.692      ;
; 2.162  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.193      ; 2.564      ;
; 2.227  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.339      ; 2.775      ;
; 2.241  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.336      ; 2.786      ;
; 2.290  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.193      ; 2.692      ;
; 2.322  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.343      ; 2.874      ;
; 2.342  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.343      ; 2.894      ;
; 2.364  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.336      ; 2.909      ;
; 2.406  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.343      ; 2.958      ;
; 2.451  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.344      ; 3.004      ;
; 2.466  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.344      ; 3.019      ;
; 2.476  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.336      ; 3.021      ;
; 2.488  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.337      ; 3.034      ;
; 2.541  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.339      ; 3.089      ;
; 2.543  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.344      ; 3.096      ;
; 2.567  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.343      ; 3.119      ;
; 2.597  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.336      ; 3.142      ;
; 2.651  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.337      ; 3.197      ;
; 2.681  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.352      ; 3.242      ;
; 2.688  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.343      ; 3.240      ;
; 2.743  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.337      ; 3.289      ;
; 2.828  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.343      ; 3.380      ;
; 2.859  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.189      ; 3.257      ;
; 2.916  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.193      ; 3.318      ;
; 2.938  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.342      ; 3.489      ;
; 2.994  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.339      ; 3.542      ;
; 3.014  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.189      ; 3.412      ;
; 3.063  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.339      ; 3.611      ;
; 3.069  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.191      ; 3.469      ;
; 3.088  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.189      ; 3.486      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node        ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.161 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.000        ; 1.396      ; 1.881      ;
; 0.604 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; 1.396      ; 1.824      ;
; 2.827 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.917     ; 1.574      ;
; 2.916 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.917     ; 1.663      ;
; 3.235 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.771     ; 2.128      ;
; 3.335 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.758     ; 2.241      ;
; 3.490 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.771     ; 2.383      ;
; 3.596 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.768     ; 2.492      ;
; 3.617 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.771     ; 2.510      ;
; 3.634 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.767     ; 2.531      ;
; 3.636 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.767     ; 2.533      ;
; 3.637 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.766     ; 2.535      ;
; 3.666 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.766     ; 2.564      ;
; 3.696 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.767     ; 2.593      ;
; 3.729 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.766     ; 2.627      ;
; 3.780 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.767     ; 2.677      ;
; 3.791 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.767     ; 2.688      ;
; 3.855 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.758     ; 2.761      ;
; 3.912 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.766     ; 2.810      ;
; 4.051 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.767     ; 2.948      ;
; 4.241 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.767     ; 3.138      ;
; 4.386 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.758     ; 3.292      ;
; 4.452 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.771     ; 3.345      ;
; 4.598 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.771     ; 3.491      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_Memory'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_Memory ; Rise       ; CLK_Memory                                                                                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~input|o                                                                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                  ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                  ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; inst2|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                  ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~inputclkctrl|inclk[0]                                                                                             ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~inputclkctrl|outclk                                                                                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_Memory ; Rise       ; CLK_Memory~input|i                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~input|i                                                                                                           ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; CLK_Memory ; Rise       ; CLK_Memory~inputclkctrl|inclk[0]                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_Register'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK_Register ; Rise       ; CLK_Register                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                        ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; CLK_Register~input|o                                                                                      ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                    ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; 7476:inst134|8                                                   ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; 7476:inst134|8                                                   ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; 7476:inst134|8                                                   ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst134|8|clk                                                    ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst65|combout                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst65|datac                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst65|datac                                                     ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst65|combout                                                   ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst134|8|clk                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; Input_R_[*]  ; CLK_Register ; 1.916  ; 2.251  ; Rise       ; CLK_Register    ;
;  Input_R_[0] ; CLK_Register ; 1.525  ; 1.901  ; Rise       ; CLK_Register    ;
;  Input_R_[1] ; CLK_Register ; 1.916  ; 2.251  ; Rise       ; CLK_Register    ;
;  Input_R_[2] ; CLK_Register ; -0.005 ; 0.102  ; Rise       ; CLK_Register    ;
;  Input_R_[3] ; CLK_Register ; -0.163 ; -0.003 ; Rise       ; CLK_Register    ;
+--------------+--------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; Input_R_[*]  ; CLK_Register ; 0.420  ; 0.260  ; Rise       ; CLK_Register    ;
;  Input_R_[0] ; CLK_Register ; -1.199 ; -1.564 ; Rise       ; CLK_Register    ;
;  Input_R_[1] ; CLK_Register ; -1.576 ; -1.901 ; Rise       ; CLK_Register    ;
;  Input_R_[2] ; CLK_Register ; 0.268  ; 0.159  ; Rise       ; CLK_Register    ;
;  Input_R_[3] ; CLK_Register ; 0.420  ; 0.260  ; Rise       ; CLK_Register    ;
+--------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; DataM_Out[*]      ; CLK_Memory                                                                                               ; 6.642 ; 6.588 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[0]     ; CLK_Memory                                                                                               ; 5.703 ; 5.651 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[1]     ; CLK_Memory                                                                                               ; 6.642 ; 6.588 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[2]     ; CLK_Memory                                                                                               ; 6.314 ; 6.214 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[3]     ; CLK_Memory                                                                                               ; 6.631 ; 6.582 ; Rise       ; CLK_Memory                                                                                               ;
; SM_Out[*]         ; CLK_Memory                                                                                               ; 6.943 ; 6.887 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[0]        ; CLK_Memory                                                                                               ; 6.018 ; 5.949 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[1]        ; CLK_Memory                                                                                               ; 6.620 ; 6.569 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[2]        ; CLK_Memory                                                                                               ; 6.405 ; 6.367 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[3]        ; CLK_Memory                                                                                               ; 6.943 ; 6.887 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[4]        ; CLK_Memory                                                                                               ; 6.407 ; 6.366 ; Rise       ; CLK_Memory                                                                                               ;
; ALU_MUX_1_OUT[*]  ; CLK_Register                                                                                             ; 7.728 ; 7.604 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[0] ; CLK_Register                                                                                             ; 7.353 ; 7.274 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[1] ; CLK_Register                                                                                             ; 7.449 ; 7.368 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[2] ; CLK_Register                                                                                             ; 7.115 ; 7.042 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[3] ; CLK_Register                                                                                             ; 7.728 ; 7.604 ; Rise       ; CLK_Register                                                                                             ;
; ALU_MUX_2_OUT[*]  ; CLK_Register                                                                                             ; 7.720 ; 7.771 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[0] ; CLK_Register                                                                                             ; 7.136 ; 7.101 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[1] ; CLK_Register                                                                                             ; 6.972 ; 6.992 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[2] ; CLK_Register                                                                                             ; 7.720 ; 7.771 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[3] ; CLK_Register                                                                                             ; 7.433 ; 7.400 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; CLK_Register                                                                                             ; 9.675 ; 9.649 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[0]       ; CLK_Register                                                                                             ; 8.236 ; 8.180 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[1]       ; CLK_Register                                                                                             ; 9.492 ; 9.431 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[2]       ; CLK_Register                                                                                             ; 9.675 ; 9.649 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[3]       ; CLK_Register                                                                                             ; 9.604 ; 9.565 ; Rise       ; CLK_Register                                                                                             ;
; AR_Out[*]         ; CLK_Register                                                                                             ; 6.553 ; 6.651 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[0]        ; CLK_Register                                                                                             ; 6.214 ; 6.176 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[1]        ; CLK_Register                                                                                             ; 6.553 ; 6.651 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[2]        ; CLK_Register                                                                                             ; 5.855 ; 5.920 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[3]        ; CLK_Register                                                                                             ; 5.900 ; 5.906 ; Rise       ; CLK_Register                                                                                             ;
; BUS_SEL[*]        ; CLK_Register                                                                                             ; 8.289 ; 8.250 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[0]       ; CLK_Register                                                                                             ; 8.289 ; 8.250 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[1]       ; CLK_Register                                                                                             ; 7.782 ; 7.720 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[2]       ; CLK_Register                                                                                             ; 7.821 ; 7.787 ; Rise       ; CLK_Register                                                                                             ;
; GP_LD_EN[*]       ; CLK_Register                                                                                             ; 7.992 ; 7.894 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[0]      ; CLK_Register                                                                                             ; 7.992 ; 7.894 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[1]      ; CLK_Register                                                                                             ; 7.796 ; 7.627 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_0[*]     ; CLK_Register                                                                                             ; 7.666 ; 7.804 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[0]    ; CLK_Register                                                                                             ; 5.769 ; 5.744 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[1]    ; CLK_Register                                                                                             ; 7.666 ; 7.804 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[2]    ; CLK_Register                                                                                             ; 6.990 ; 7.081 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[3]    ; CLK_Register                                                                                             ; 5.992 ; 5.943 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_1[*]     ; CLK_Register                                                                                             ; 6.107 ; 6.124 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[0]    ; CLK_Register                                                                                             ; 6.107 ; 6.124 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[1]    ; CLK_Register                                                                                             ; 5.585 ; 5.580 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[2]    ; CLK_Register                                                                                             ; 5.703 ; 5.668 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[3]    ; CLK_Register                                                                                             ; 5.674 ; 5.664 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_2[*]     ; CLK_Register                                                                                             ; 6.375 ; 6.338 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[0]    ; CLK_Register                                                                                             ; 5.799 ; 5.792 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[1]    ; CLK_Register                                                                                             ; 6.375 ; 6.338 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[2]    ; CLK_Register                                                                                             ; 5.731 ; 5.696 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[3]    ; CLK_Register                                                                                             ; 6.086 ; 6.082 ; Rise       ; CLK_Register                                                                                             ;
; Output_R[*]       ; CLK_Register                                                                                             ; 7.234 ; 7.313 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[0]      ; CLK_Register                                                                                             ; 5.524 ; 5.505 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[1]      ; CLK_Register                                                                                             ; 5.604 ; 5.599 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[2]      ; CLK_Register                                                                                             ; 5.548 ; 5.530 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[3]      ; CLK_Register                                                                                             ; 7.234 ; 7.313 ; Rise       ; CLK_Register                                                                                             ;
; PC_Out[*]         ; CLK_Register                                                                                             ; 6.382 ; 6.351 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[0]        ; CLK_Register                                                                                             ; 5.801 ; 5.789 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[1]        ; CLK_Register                                                                                             ; 6.089 ; 6.051 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[2]        ; CLK_Register                                                                                             ; 6.026 ; 6.005 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[3]        ; CLK_Register                                                                                             ; 6.382 ; 6.351 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[4]        ; CLK_Register                                                                                             ; 5.872 ; 5.859 ; Rise       ; CLK_Register                                                                                             ;
; Q_                ; CLK_Register                                                                                             ; 5.753 ; 5.745 ; Rise       ; CLK_Register                                                                                             ;
; Rd_Out[*]         ; CLK_Register                                                                                             ; 6.183 ; 6.166 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[0]        ; CLK_Register                                                                                             ; 6.046 ; 5.997 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[1]        ; CLK_Register                                                                                             ; 6.183 ; 6.166 ; Rise       ; CLK_Register                                                                                             ;
; S1_Out[*]         ; CLK_Register                                                                                             ; 6.034 ; 6.034 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[0]        ; CLK_Register                                                                                             ; 6.034 ; 6.002 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[1]        ; CLK_Register                                                                                             ; 6.025 ; 6.034 ; Rise       ; CLK_Register                                                                                             ;
; S2_Out[*]         ; CLK_Register                                                                                             ; 5.992 ; 5.949 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[0]        ; CLK_Register                                                                                             ; 5.619 ; 5.593 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[1]        ; CLK_Register                                                                                             ; 5.992 ; 5.949 ; Rise       ; CLK_Register                                                                                             ;
; SM_Empty          ; CLK_Register                                                                                             ; 6.440 ; 6.459 ; Rise       ; CLK_Register                                                                                             ;
; SM_Full           ; CLK_Register                                                                                             ; 6.834 ; 6.876 ; Rise       ; CLK_Register                                                                                             ;
; SP_Depth[*]       ; CLK_Register                                                                                             ; 6.384 ; 6.355 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[0]      ; CLK_Register                                                                                             ; 6.076 ; 6.146 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[1]      ; CLK_Register                                                                                             ; 6.384 ; 6.355 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[2]      ; CLK_Register                                                                                             ; 5.724 ; 5.730 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[3]      ; CLK_Register                                                                                             ; 5.793 ; 5.746 ; Rise       ; CLK_Register                                                                                             ;
; T_[*]             ; CLK_Register                                                                                             ; 6.209 ; 6.193 ; Rise       ; CLK_Register                                                                                             ;
;  T_[0]            ; CLK_Register                                                                                             ; 6.209 ; 6.193 ; Rise       ; CLK_Register                                                                                             ;
;  T_[1]            ; CLK_Register                                                                                             ; 5.564 ; 5.545 ; Rise       ; CLK_Register                                                                                             ;
;  T_[2]            ; CLK_Register                                                                                             ; 6.056 ; 6.078 ; Rise       ; CLK_Register                                                                                             ;
; opcode[*]         ; CLK_Register                                                                                             ; 6.177 ; 6.130 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[1]        ; CLK_Register                                                                                             ; 6.177 ; 6.130 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[2]        ; CLK_Register                                                                                             ; 5.973 ; 5.948 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[3]        ; CLK_Register                                                                                             ; 5.962 ; 5.941 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.892 ; 6.128 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.655 ; 4.856 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.771 ; 5.703 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.696 ; 4.622 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.892 ; 6.128 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.887 ; 5.007 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.887 ; 5.007 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.661 ; 4.455 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.615 ; 4.396 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 5.012 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 5.012 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 4.745 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.322 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.322 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.197 ; 5.909 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.911 ; 4.556 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.794 ; 5.782 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.696 ; 4.652 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.197 ; 5.909 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_overflow      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.263 ; 5.270 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.144 ; 4.929 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.144 ; 4.929 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.600 ; 4.648 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.518 ; 4.649 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.127 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.127 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.931 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.295 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.295 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; DataM_Out[*]      ; CLK_Memory                                                                                               ; 5.590 ; 5.539 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[0]     ; CLK_Memory                                                                                               ; 5.590 ; 5.539 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[1]     ; CLK_Memory                                                                                               ; 6.497 ; 6.444 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[2]     ; CLK_Memory                                                                                               ; 6.176 ; 6.078 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[3]     ; CLK_Memory                                                                                               ; 6.485 ; 6.438 ; Rise       ; CLK_Memory                                                                                               ;
; SM_Out[*]         ; CLK_Memory                                                                                               ; 5.890 ; 5.821 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[0]        ; CLK_Memory                                                                                               ; 5.890 ; 5.821 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[1]        ; CLK_Memory                                                                                               ; 6.473 ; 6.424 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[2]        ; CLK_Memory                                                                                               ; 6.261 ; 6.223 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[3]        ; CLK_Memory                                                                                               ; 6.785 ; 6.731 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[4]        ; CLK_Memory                                                                                               ; 6.264 ; 6.222 ; Rise       ; CLK_Memory                                                                                               ;
; ALU_MUX_1_OUT[*]  ; CLK_Register                                                                                             ; 5.873 ; 5.803 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[0] ; CLK_Register                                                                                             ; 6.379 ; 6.301 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[1] ; CLK_Register                                                                                             ; 6.323 ; 6.328 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[2] ; CLK_Register                                                                                             ; 5.873 ; 5.803 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[3] ; CLK_Register                                                                                             ; 6.692 ; 6.580 ; Rise       ; CLK_Register                                                                                             ;
; ALU_MUX_2_OUT[*]  ; CLK_Register                                                                                             ; 6.145 ; 6.069 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[0] ; CLK_Register                                                                                             ; 6.145 ; 6.069 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[1] ; CLK_Register                                                                                             ; 6.161 ; 6.152 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[2] ; CLK_Register                                                                                             ; 6.418 ; 6.466 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[3] ; CLK_Register                                                                                             ; 6.665 ; 6.640 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; CLK_Register                                                                                             ; 6.690 ; 6.671 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[0]       ; CLK_Register                                                                                             ; 6.846 ; 6.753 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[1]       ; CLK_Register                                                                                             ; 6.690 ; 6.671 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[2]       ; CLK_Register                                                                                             ; 7.022 ; 6.944 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[3]       ; CLK_Register                                                                                             ; 7.093 ; 7.111 ; Rise       ; CLK_Register                                                                                             ;
; AR_Out[*]         ; CLK_Register                                                                                             ; 5.725 ; 5.774 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[0]        ; CLK_Register                                                                                             ; 6.077 ; 6.041 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[1]        ; CLK_Register                                                                                             ; 6.396 ; 6.489 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[2]        ; CLK_Register                                                                                             ; 5.725 ; 5.786 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[3]        ; CLK_Register                                                                                             ; 5.769 ; 5.774 ; Rise       ; CLK_Register                                                                                             ;
; BUS_SEL[*]        ; CLK_Register                                                                                             ; 5.937 ; 5.916 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[0]       ; CLK_Register                                                                                             ; 6.518 ; 6.484 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[1]       ; CLK_Register                                                                                             ; 5.937 ; 5.916 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[2]       ; CLK_Register                                                                                             ; 6.339 ; 6.316 ; Rise       ; CLK_Register                                                                                             ;
; GP_LD_EN[*]       ; CLK_Register                                                                                             ; 6.866 ; 6.737 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[0]      ; CLK_Register                                                                                             ; 6.866 ; 6.800 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[1]      ; CLK_Register                                                                                             ; 6.878 ; 6.737 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_0[*]     ; CLK_Register                                                                                             ; 5.644 ; 5.617 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[0]    ; CLK_Register                                                                                             ; 5.644 ; 5.617 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[1]    ; CLK_Register                                                                                             ; 7.519 ; 7.656 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[2]    ; CLK_Register                                                                                             ; 6.868 ; 6.958 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[3]    ; CLK_Register                                                                                             ; 5.857 ; 5.808 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_1[*]     ; CLK_Register                                                                                             ; 5.473 ; 5.468 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[0]    ; CLK_Register                                                                                             ; 5.973 ; 5.989 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[1]    ; CLK_Register                                                                                             ; 5.473 ; 5.468 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[2]    ; CLK_Register                                                                                             ; 5.583 ; 5.548 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[3]    ; CLK_Register                                                                                             ; 5.558 ; 5.548 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_2[*]     ; CLK_Register                                                                                             ; 5.607 ; 5.572 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[0]    ; CLK_Register                                                                                             ; 5.672 ; 5.664 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[1]    ; CLK_Register                                                                                             ; 6.232 ; 6.197 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[2]    ; CLK_Register                                                                                             ; 5.607 ; 5.572 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[3]    ; CLK_Register                                                                                             ; 5.949 ; 5.942 ; Rise       ; CLK_Register                                                                                             ;
; Output_R[*]       ; CLK_Register                                                                                             ; 5.409 ; 5.389 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[0]      ; CLK_Register                                                                                             ; 5.409 ; 5.389 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[1]      ; CLK_Register                                                                                             ; 5.492 ; 5.486 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[2]      ; CLK_Register                                                                                             ; 5.431 ; 5.412 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[3]      ; CLK_Register                                                                                             ; 7.103 ; 7.183 ; Rise       ; CLK_Register                                                                                             ;
; PC_Out[*]         ; CLK_Register                                                                                             ; 5.674 ; 5.660 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[0]        ; CLK_Register                                                                                             ; 5.674 ; 5.660 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[1]        ; CLK_Register                                                                                             ; 5.951 ; 5.913 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[2]        ; CLK_Register                                                                                             ; 5.896 ; 5.876 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[3]        ; CLK_Register                                                                                             ; 6.238 ; 6.208 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[4]        ; CLK_Register                                                                                             ; 5.749 ; 5.736 ; Rise       ; CLK_Register                                                                                             ;
; Q_                ; CLK_Register                                                                                             ; 5.630 ; 5.620 ; Rise       ; CLK_Register                                                                                             ;
; Rd_Out[*]         ; CLK_Register                                                                                             ; 5.910 ; 5.861 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[0]        ; CLK_Register                                                                                             ; 5.910 ; 5.861 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[1]        ; CLK_Register                                                                                             ; 6.041 ; 6.023 ; Rise       ; CLK_Register                                                                                             ;
; S1_Out[*]         ; CLK_Register                                                                                             ; 5.896 ; 5.873 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[0]        ; CLK_Register                                                                                             ; 5.904 ; 5.873 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[1]        ; CLK_Register                                                                                             ; 5.896 ; 5.904 ; Rise       ; CLK_Register                                                                                             ;
; S2_Out[*]         ; CLK_Register                                                                                             ; 5.502 ; 5.476 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[0]        ; CLK_Register                                                                                             ; 5.502 ; 5.476 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[1]        ; CLK_Register                                                                                             ; 5.864 ; 5.822 ; Rise       ; CLK_Register                                                                                             ;
; SM_Empty          ; CLK_Register                                                                                             ; 5.930 ; 5.947 ; Rise       ; CLK_Register                                                                                             ;
; SM_Full           ; CLK_Register                                                                                             ; 6.365 ; 6.384 ; Rise       ; CLK_Register                                                                                             ;
; SP_Depth[*]       ; CLK_Register                                                                                             ; 5.601 ; 5.605 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[0]      ; CLK_Register                                                                                             ; 5.938 ; 6.003 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[1]      ; CLK_Register                                                                                             ; 6.241 ; 6.212 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[2]      ; CLK_Register                                                                                             ; 5.601 ; 5.605 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[3]      ; CLK_Register                                                                                             ; 5.666 ; 5.619 ; Rise       ; CLK_Register                                                                                             ;
; T_[*]             ; CLK_Register                                                                                             ; 5.448 ; 5.427 ; Rise       ; CLK_Register                                                                                             ;
;  T_[0]            ; CLK_Register                                                                                             ; 6.073 ; 6.057 ; Rise       ; CLK_Register                                                                                             ;
;  T_[1]            ; CLK_Register                                                                                             ; 5.448 ; 5.427 ; Rise       ; CLK_Register                                                                                             ;
;  T_[2]            ; CLK_Register                                                                                             ; 5.925 ; 5.945 ; Rise       ; CLK_Register                                                                                             ;
; opcode[*]         ; CLK_Register                                                                                             ; 5.828 ; 5.807 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[1]        ; CLK_Register                                                                                             ; 6.042 ; 5.996 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[2]        ; CLK_Register                                                                                             ; 5.840 ; 5.815 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[3]        ; CLK_Register                                                                                             ; 5.828 ; 5.807 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.552 ; 4.516 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.552 ; 4.534 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.539 ; 5.407 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.589 ; 4.516 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.732 ; 5.718 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.267 ; 4.258 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.721 ; 4.728 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.267 ; 4.265 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.272 ; 4.258 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 4.635 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 4.869 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 4.635 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.278 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.278 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.591 ; 4.455 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.647 ; 4.455 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.531 ; 5.380 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.591 ; 4.546 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.847 ; 5.738 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_overflow      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.119 ; 5.126 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.310 ; 4.290 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.857 ; 4.740 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.430 ; 4.290 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.310 ; 4.296 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.815 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.994 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.815 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.252 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.252 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_Register                                                                                             ; -2.599 ; -102.695      ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -2.584 ; -2.584        ;
; CLK_Memory                                                                                               ; -2.441 ; -15.704       ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_Register                                                                                             ; -0.439 ; -0.560        ;
; CLK_Memory                                                                                               ; -0.198 ; -0.198        ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.095  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_Register                                                                                             ; -3.000 ; -52.563       ;
; CLK_Memory                                                                                               ; -3.000 ; -36.615       ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -1.000 ; -1.000        ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_Register'                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.599 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.550      ;
; -2.595 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.546      ;
; -2.560 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.501      ;
; -2.555 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.496      ;
; -2.541 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.488      ;
; -2.540 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.485      ;
; -2.534 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.481      ;
; -2.526 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.477      ;
; -2.524 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.032     ; 3.479      ;
; -2.520 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.032     ; 3.475      ;
; -2.519 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.470      ;
; -2.519 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.470      ;
; -2.515 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.466      ;
; -2.502 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.453      ;
; -2.498 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.449      ;
; -2.490 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.431      ;
; -2.480 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.421      ;
; -2.480 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.032     ; 3.435      ;
; -2.477 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.418      ;
; -2.477 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.032     ; 3.432      ;
; -2.476 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.032     ; 3.431      ;
; -2.475 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.416      ;
; -2.475 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.420      ;
; -2.475 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.426      ;
; -2.473 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.032     ; 3.428      ;
; -2.471 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.422      ;
; -2.461 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.408      ;
; -2.454 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.401      ;
; -2.450 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.395      ;
; -2.438 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.026     ; 3.399      ;
; -2.437 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.378      ;
; -2.434 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.026     ; 3.395      ;
; -2.422 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.032     ; 3.377      ;
; -2.418 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.365      ;
; -2.418 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.032     ; 3.373      ;
; -2.415 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.366      ;
; -2.414 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.361      ;
; -2.413 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.360      ;
; -2.411 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.362      ;
; -2.411 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.356      ;
; -2.410 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.351      ;
; -2.402 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.347      ;
; -2.397 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.338      ;
; -2.378 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.323      ;
; -2.377 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.328      ;
; -2.376 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.317      ;
; -2.373 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.035     ; 3.325      ;
; -2.372 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.317      ;
; -2.371 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.312      ;
; -2.369 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.035     ; 3.321      ;
; -2.369 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.320      ;
; -2.364 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.315      ;
; -2.364 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.315      ;
; -2.363 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.035     ; 3.315      ;
; -2.361 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.312      ;
; -2.360 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.311      ;
; -2.359 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.035     ; 3.311      ;
; -2.358 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.303      ;
; -2.357 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.304      ;
; -2.357 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.308      ;
; -2.357 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.308      ;
; -2.355 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.300      ;
; -2.353 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.294      ;
; -2.350 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.297      ;
; -2.345 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.290      ;
; -2.338 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.164     ; 3.161      ;
; -2.338 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.164     ; 3.161      ;
; -2.338 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.164     ; 3.161      ;
; -2.338 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.164     ; 3.161      ;
; -2.338 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.164     ; 3.161      ;
; -2.338 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.289      ;
; -2.338 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.285      ;
; -2.334 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.026     ; 3.295      ;
; -2.334 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.281      ;
; -2.333 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.280      ;
; -2.331 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.282      ;
; -2.330 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.157     ; 3.160      ;
; -2.330 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.157     ; 3.160      ;
; -2.330 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.157     ; 3.160      ;
; -2.330 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.026     ; 3.291      ;
; -2.324 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.275      ;
; -2.323 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.039     ; 3.271      ;
; -2.323 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.268      ;
; -2.323 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.264      ;
; -2.316 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.267      ;
; -2.313 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.258      ;
; -2.309 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.260      ;
; -2.309 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.254      ;
; -2.306 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.247      ;
; -2.303 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.254      ;
; -2.302 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.253      ;
; -2.300 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.042     ; 3.245      ;
; -2.298 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.249      ;
; -2.297 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; CLK_Register ; CLK_Register ; 1.000        ; -0.036     ; 3.248      ;
; -2.296 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; CLK_Register ; CLK_Register ; 1.000        ; -0.157     ; 3.126      ;
; -2.293 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.234      ;
; -2.292 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.157     ; 3.122      ;
; -2.290 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register ; CLK_Register ; 1.000        ; -0.040     ; 3.237      ;
; -2.288 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; CLK_Register ; CLK_Register ; 1.000        ; -0.041     ; 3.234      ;
; -2.288 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; CLK_Register ; CLK_Register ; 1.000        ; -0.046     ; 3.229      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node        ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.584 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.616     ; 2.455      ;
; -2.571 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.620     ; 2.438      ;
; -2.523 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.616     ; 2.394      ;
; -2.520 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.616     ; 2.391      ;
; -2.481 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.610     ; 2.358      ;
; -2.457 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.620     ; 2.324      ;
; -2.432 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.610     ; 2.309      ;
; -2.353 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.616     ; 2.224      ;
; -2.299 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.615     ; 2.171      ;
; -2.298 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.616     ; 2.169      ;
; -2.289 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.615     ; 2.161      ;
; -2.284 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.610     ; 2.161      ;
; -2.269 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.615     ; 2.141      ;
; -2.198 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.616     ; 2.069      ;
; -2.150 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.620     ; 2.017      ;
; -2.139 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.616     ; 2.010      ;
; -2.092 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.617     ; 1.962      ;
; -2.084 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.620     ; 1.951      ;
; -2.057 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.727     ; 1.817      ;
; -2.050 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.727     ; 1.810      ;
; -2.034 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.615     ; 1.906      ;
; -2.019 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; -0.620     ; 1.886      ;
; 0.160  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.500        ; 0.800      ; 1.252      ;
; 0.619  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 1.000        ; 0.800      ; 1.293      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_Memory'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.441 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.115      ; 3.545      ;
; -2.440 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.111      ; 3.540      ;
; -2.360 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.111      ; 3.460      ;
; -2.312 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.116      ; 3.417      ;
; -2.302 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.116      ; 3.407      ;
; -2.300 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.115      ; 3.404      ;
; -2.263 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.115      ; 3.367      ;
; -2.256 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.111      ; 3.356      ;
; -2.238 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.115      ; 3.342      ;
; -2.196 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.115      ; 3.300      ;
; -2.193 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.111      ; 3.293      ;
; -2.167 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.115      ; 3.271      ;
; -2.154 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.121      ; 3.264      ;
; -2.123 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.004      ; 3.116      ;
; -2.101 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; -0.081     ; 3.009      ;
; -2.100 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.004      ; 3.093      ;
; -2.096 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.004      ; 3.089      ;
; -2.082 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.111      ; 3.182      ;
; -2.052 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.121      ; 3.162      ;
; -1.990 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.111      ; 3.090      ;
; -1.980 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.116      ; 3.085      ;
; -1.969 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.115      ; 3.073      ;
; -1.955 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.121      ; 3.065      ;
; -1.932 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.114      ; 3.035      ;
; -1.859 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.111      ; 2.959      ;
; -1.834 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.002      ; 2.825      ;
; -1.820 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.111      ; 2.920      ;
; -1.783 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.115      ; 2.887      ;
; -1.768 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.116      ; 2.873      ;
; -1.496 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.002      ; 2.487      ;
; -1.472 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.002      ; 2.463      ;
; -1.467 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.001      ; 2.457      ;
; -1.467 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.002      ; 2.458      ;
; -1.466 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.002      ; 2.457      ;
; -1.463 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.001      ; 2.453      ;
; -1.452 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.001      ; 2.442      ;
; -1.430 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.002      ; 2.421      ;
; -1.429 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.001      ; 2.419      ;
; -1.394 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.001      ; 2.384      ;
; -1.337 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.115      ; 2.441      ;
; -1.292 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.001      ; 2.282      ;
; -1.188 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 2.286      ;
; -1.108 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 2.206      ;
; -1.087 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.112      ; 2.188      ;
; -1.073 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 2.171      ;
; -1.004 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 2.102      ;
; -0.986 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 2.084      ;
; -0.929 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 1.531      ; 3.074      ;
; -0.911 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 2.009      ;
; -0.833 ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 1.931      ;
; -0.735 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.108      ; 1.832      ;
; -0.669 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.108      ; 1.766      ;
; -0.649 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.108      ; 1.746      ;
; -0.611 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.022     ; 1.598      ;
; -0.548 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.022     ; 1.535      ;
; -0.504 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.108      ; 1.601      ;
; -0.486 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.108      ; 1.583      ;
; -0.451 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 1.549      ;
; -0.444 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 1.542      ;
; -0.420 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 1.518      ;
; -0.392 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.108      ; 1.489      ;
; -0.342 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 1.529      ; 2.485      ;
; -0.338 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.061     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.060     ; 1.232      ;
; -0.313 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 1.528      ; 2.455      ;
; -0.278 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 1.000        ; 1.531      ; 2.923      ;
; -0.269 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.110      ; 1.368      ;
; -0.259 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.022     ; 1.246      ;
; -0.166 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 1.529      ; 2.309      ;
; -0.148 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.110      ; 1.247      ;
; -0.100 ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.110      ; 1.199      ;
; -0.068 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.500        ; 1.528      ; 2.210      ;
; -0.005 ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 1.000        ; -0.022     ; 0.992      ;
; 0.099  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 0.999      ;
; 0.159  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 0.939      ;
; 0.195  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 0.903      ;
; 0.295  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.118      ; 0.812      ;
; 0.328  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.109      ; 0.770      ;
; 0.335  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.118      ; 0.772      ;
; 0.335  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.118      ; 0.772      ;
; 0.335  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 1.000        ; 1.528      ; 2.307      ;
; 0.341  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 1.000        ; 0.120      ; 0.768      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_Register'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                   ; Launch Clock                                                                                             ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; -0.439 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.417      ; 1.187      ;
; -0.082 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.410      ; 1.537      ;
; -0.021 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.416      ; 1.604      ;
; -0.016 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.415      ; 1.608      ;
; -0.002 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.410      ; 1.617      ;
; 0.022  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.417      ; 1.648      ;
; 0.022  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.410      ; 1.641      ;
; 0.041  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.670      ;
; 0.059  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.688      ;
; 0.059  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.688      ;
; 0.059  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.688      ;
; 0.158  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.417      ; 1.284      ;
; 0.214  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.334      ;
; 0.218  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.337      ;
; 0.224  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; 0.099      ; 0.447      ;
; 0.249  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.412      ; 1.870      ;
; 0.257  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.410      ; 1.876      ;
; 0.259  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.417      ; 1.885      ;
; 0.287  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.410      ; 1.906      ;
; 0.288  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.917      ;
; 0.288  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.917      ;
; 0.301  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.412      ; 1.922      ;
; 0.308  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.412      ; 1.929      ;
; 0.308  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.412      ; 1.929      ;
; 0.311  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.940      ;
; 0.311  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.940      ;
; 0.315  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.435      ;
; 0.318  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.437      ;
; 0.319  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.439      ;
; 0.319  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.438      ;
; 0.320  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.439      ;
; 0.320  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.949      ;
; 0.325  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.954      ;
; 0.326  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.955      ;
; 0.328  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.448      ;
; 0.331  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.450      ;
; 0.338  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.412      ; 1.959      ;
; 0.349  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 1.978      ;
; 0.373  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.410      ; 1.992      ;
; 0.390  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.612      ; 2.211      ;
; 0.395  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 2.024      ;
; 0.409  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.529      ;
; 0.410  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]              ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; -0.091     ; 0.443      ;
; 0.411  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.531      ;
; 0.422  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.542      ;
; 0.441  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.527      ; 2.177      ;
; 0.441  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.527      ; 2.177      ;
; 0.441  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.527      ; 2.177      ;
; 0.449  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.416      ; 2.074      ;
; 0.452  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.415      ; 2.076      ;
; 0.464  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.585      ;
; 0.467  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.586      ;
; 0.467  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.420      ; 2.096      ;
; 0.468  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.587      ;
; 0.477  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.597      ;
; 0.478  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.597      ;
; 0.478  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.597      ;
; 0.478  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.598      ;
; 0.479  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.415      ; 2.103      ;
; 0.479  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.415      ; 2.103      ;
; 0.481  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.600      ;
; 0.481  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.600      ;
; 0.491  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.410      ; 2.110      ;
; 0.503  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.416      ; 2.128      ;
; 0.515  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.410      ; 1.634      ;
; 0.531  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]        ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.651      ;
; 0.531  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.650      ;
; 0.534  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.653      ;
; 0.544  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.663      ;
; 0.547  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.035      ; 0.666      ;
; 0.547  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.417      ; 1.673      ;
; 0.555  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.416      ; 2.180      ;
; 0.555  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.416      ; 2.180      ;
; 0.555  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.416      ; 2.180      ;
; 0.555  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.416      ; 2.180      ;
; 0.555  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.416      ; 2.180      ;
; 0.555  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.416      ; 2.180      ;
; 0.560  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.680      ;
; 0.566  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.420      ; 1.695      ;
; 0.570  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; 0.000        ; 1.417      ; 2.196      ;
; 0.571  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.691      ;
; 0.574  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]      ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.694      ;
; 0.576  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.416      ; 1.701      ;
; 0.581  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.415      ; 1.705      ;
; 0.592  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.420      ; 1.721      ;
; 0.592  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.420      ; 1.721      ;
; 0.592  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.420      ; 1.721      ;
; 0.595  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.410      ; 1.714      ;
; 0.617  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.410      ; 1.736      ;
; 0.626  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.036      ; 0.746      ;
; 0.630  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; 0.014      ; 0.768      ;
; 0.666  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; 0.014      ; 0.804      ;
; 0.705  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]              ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; -0.094     ; 0.735      ;
; 0.708  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; 0.014      ; 0.846      ;
; 0.779  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.040      ; 0.903      ;
; 0.780  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; CLK_Register                                                                                             ; CLK_Register ; 0.000        ; 0.037      ; 0.901      ;
; 0.784  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register ; -0.500       ; 1.417      ; 1.910      ;
; 0.788  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; CLK_Memory                                                                                               ; CLK_Register ; 0.000        ; -0.097     ; 0.815      ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_Memory'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                      ; Launch Clock                                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.198 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 1.587      ; 1.618      ;
; 0.114  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.225      ; 0.483      ;
; 0.124  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.215      ; 0.483      ;
; 0.142  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.224      ; 0.510      ;
; 0.145  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.224      ; 0.513      ;
; 0.234  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.225      ; 0.603      ;
; 0.256  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.226      ; 0.626      ;
; 0.263  ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.225      ; 0.632      ;
; 0.267  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.226      ; 0.637      ;
; 0.270  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.226      ; 0.640      ;
; 0.276  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.226      ; 0.646      ;
; 0.284  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.226      ; 0.654      ;
; 0.284  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.224      ; 0.652      ;
; 0.286  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.224      ; 0.654      ;
; 0.292  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 0.653      ;
; 0.319  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 1.585      ; 2.133      ;
; 0.334  ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.224      ; 0.702      ;
; 0.343  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 1.587      ; 2.159      ;
; 0.355  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 1.587      ; 2.171      ;
; 0.391  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 0.752      ;
; 0.397  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; 0.000        ; 1.585      ; 2.211      ;
; 0.399  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 1.587      ; 1.715      ;
; 0.436  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 0.797      ;
; 0.479  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 0.840      ;
; 0.705  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.062      ; 0.871      ;
; 0.734  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.095      ;
; 0.786  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.147      ;
; 0.800  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 1.585      ; 2.114      ;
; 0.813  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.174      ;
; 0.850  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 1.587      ; 2.166      ;
; 0.874  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.235      ;
; 0.902  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.062      ; 1.068      ;
; 0.966  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.331      ;
; 0.967  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.332      ;
; 0.996  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.357      ;
; 1.028  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 1.585      ; 2.342      ;
; 1.035  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035  ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg        ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.026      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.025      ; 1.151      ;
; 1.063  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.215      ; 1.422      ;
; 1.065  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.215      ; 1.424      ;
; 1.065  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]               ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory  ; -0.500       ; 1.587      ; 2.381      ;
; 1.084  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.445      ;
; 1.084  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.449      ;
; 1.085  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.446      ;
; 1.111  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.476      ;
; 1.128  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.215      ; 1.487      ;
; 1.147  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.062      ; 1.313      ;
; 1.173  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.215      ; 1.532      ;
; 1.192  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.227      ; 1.563      ;
; 1.203  ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                            ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Memory                                                                                               ; CLK_Memory  ; 0.000        ; 0.062      ; 1.369      ;
; 1.208  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.227      ; 1.579      ;
; 1.241  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.114      ; 1.499      ;
; 1.253  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.614      ;
; 1.258  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.215      ; 1.617      ;
; 1.326  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.215      ; 1.685      ;
; 1.336  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.697      ;
; 1.339  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.114      ; 1.597      ;
; 1.350  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.715      ;
; 1.372  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.737      ;
; 1.392  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.757      ;
; 1.394  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.755      ;
; 1.398  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.763      ;
; 1.410  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.775      ;
; 1.448  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.813      ;
; 1.460  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.825      ;
; 1.472  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.833      ;
; 1.536  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]              ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.219      ; 1.899      ;
; 1.543  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.908      ;
; 1.544  ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                      ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.905      ;
; 1.550  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.911      ;
; 1.557  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.227      ; 1.928      ;
; 1.565  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.926      ;
; 1.626  ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                    ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 1.987      ;
; 1.626  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.221      ; 1.991      ;
; 1.677  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.114      ; 1.935      ;
; 1.690  ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.220      ; 2.054      ;
; 1.733  ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                     ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 2.094      ;
; 1.751  ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                        ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 2.112      ;
; 1.803  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.112      ; 2.059      ;
; 1.812  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.112      ; 2.068      ;
; 1.839  ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.217      ; 2.200      ;
; 1.862  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]               ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ; CLK_Register                                                                                             ; CLK_Memory  ; 0.000        ; 0.112      ; 2.118      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node        ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.095 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0.000        ; 0.854      ; 1.138      ;
; 0.555 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 7476:inst134|8 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; 0.854      ; 1.098      ;
; 1.947 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.619     ; 0.932      ;
; 2.000 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.619     ; 0.985      ;
; 2.200 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.516     ; 1.288      ;
; 2.237 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.506     ; 1.335      ;
; 2.334 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.516     ; 1.422      ;
; 2.385 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.477      ;
; 2.394 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.513     ; 1.485      ;
; 2.406 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.498      ;
; 2.412 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.504      ;
; 2.412 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.516     ; 1.500      ;
; 2.441 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.533      ;
; 2.462 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.554      ;
; 2.491 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.583      ;
; 2.499 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.591      ;
; 2.509 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.506     ; 1.607      ;
; 2.520 ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.612      ;
; 2.559 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.651      ;
; 2.649 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.741      ;
; 2.757 ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.512     ; 1.849      ;
; 2.823 ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.506     ; 1.921      ;
; 2.872 ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.516     ; 1.960      ;
; 2.953 ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; 7476:inst134|8 ; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -0.500       ; -0.516     ; 2.041      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_Register'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK_Register ; Rise       ; CLK_Register                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst11|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]           ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Input_Register:inst19|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Output_Register:inst20|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Sequence_Counter:inst4|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]       ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]         ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]         ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]         ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Stack_Pointer:inst17|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]         ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Address_Register:inst18|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]           ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]           ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; GP_Register:inst10|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Program_Counter:inst16|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.030  ; 0.214        ; 0.184          ; Low Pulse Width ; CLK_Register ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; CLK_Register~input|o                                                                                      ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CLK_Register ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_Memory'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK_Memory ; Rise       ; CLK_Memory                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~input|o                                                                                                           ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                  ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; inst2|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                  ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~inputclkctrl|inclk[0]                                                                                             ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~inputclkctrl|outclk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_Memory ; Rise       ; CLK_Memory~input|i                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_Memory ; Rise       ; CLK_Memory~input|i                                                                                                           ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[0]                                  ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[1]                                  ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[2]                                  ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|q_a[3]                                  ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[0]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[10]                         ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[1]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[2]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[3]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[4]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[5]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[6]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[7]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[8]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|q_a[9]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[0]                                 ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[1]                                 ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[2]                                 ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[3]                                 ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|q_a[4]                                 ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_re_reg               ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; DataMemory_16x4:inst2|altsyncram:altsyncram_component|altsyncram_l5k1:auto_generated|ram_block1a0~porta_we_reg               ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; InstructionMemory_32x11:inst1|altsyncram:altsyncram_component|altsyncram_6pc1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_re_reg              ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; CLK_Memory ; Rise       ; StackMemory_16x5:inst3|altsyncram:altsyncram_component|altsyncram_j9k1:auto_generated|ram_block1a0~porta_we_reg              ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; CLK_Memory ; Rise       ; CLK_Memory~inputclkctrl|inclk[0]                                                                                             ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]'                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                    ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; 7476:inst134|8                                                   ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; 7476:inst134|8                                                   ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; 7476:inst134|8                                                   ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst134|8|clk                                                    ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst65|combout                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|q ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst65|datac                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Rise       ; inst65|datac                                                     ;
; 0.504  ; 0.504        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst65|combout                                                   ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Fall       ; inst134|8|clk                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+--------------+--------------+--------+-------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+-------+------------+-----------------+
; Input_R_[*]  ; CLK_Register ; 1.224  ; 1.828 ; Rise       ; CLK_Register    ;
;  Input_R_[0] ; CLK_Register ; 0.994  ; 1.583 ; Rise       ; CLK_Register    ;
;  Input_R_[1] ; CLK_Register ; 1.224  ; 1.828 ; Rise       ; CLK_Register    ;
;  Input_R_[2] ; CLK_Register ; -0.003 ; 0.261 ; Rise       ; CLK_Register    ;
;  Input_R_[3] ; CLK_Register ; -0.134 ; 0.176 ; Rise       ; CLK_Register    ;
+--------------+--------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; Input_R_[*]  ; CLK_Register ; 0.295  ; -0.017 ; Rise       ; CLK_Register    ;
;  Input_R_[0] ; CLK_Register ; -0.782 ; -1.365 ; Rise       ; CLK_Register    ;
;  Input_R_[1] ; CLK_Register ; -1.005 ; -1.601 ; Rise       ; CLK_Register    ;
;  Input_R_[2] ; CLK_Register ; 0.169  ; -0.100 ; Rise       ; CLK_Register    ;
;  Input_R_[3] ; CLK_Register ; 0.295  ; -0.017 ; Rise       ; CLK_Register    ;
+--------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; DataM_Out[*]      ; CLK_Memory                                                                                               ; 4.240 ; 4.337 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[0]     ; CLK_Memory                                                                                               ; 3.577 ; 3.663 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[1]     ; CLK_Memory                                                                                               ; 4.240 ; 4.337 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[2]     ; CLK_Memory                                                                                               ; 3.952 ; 4.050 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[3]     ; CLK_Memory                                                                                               ; 4.210 ; 4.314 ; Rise       ; CLK_Memory                                                                                               ;
; SM_Out[*]         ; CLK_Memory                                                                                               ; 4.418 ; 4.552 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[0]        ; CLK_Memory                                                                                               ; 3.799 ; 3.873 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[1]        ; CLK_Memory                                                                                               ; 4.210 ; 4.313 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[2]        ; CLK_Memory                                                                                               ; 4.047 ; 4.158 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[3]        ; CLK_Memory                                                                                               ; 4.418 ; 4.552 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[4]        ; CLK_Memory                                                                                               ; 4.083 ; 4.182 ; Rise       ; CLK_Memory                                                                                               ;
; ALU_MUX_1_OUT[*]  ; CLK_Register                                                                                             ; 4.897 ; 4.962 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[0] ; CLK_Register                                                                                             ; 4.642 ; 4.721 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[1] ; CLK_Register                                                                                             ; 4.713 ; 4.773 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[2] ; CLK_Register                                                                                             ; 4.508 ; 4.546 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[3] ; CLK_Register                                                                                             ; 4.897 ; 4.962 ; Rise       ; CLK_Register                                                                                             ;
; ALU_MUX_2_OUT[*]  ; CLK_Register                                                                                             ; 4.833 ; 5.042 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[0] ; CLK_Register                                                                                             ; 4.457 ; 4.630 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[1] ; CLK_Register                                                                                             ; 4.370 ; 4.487 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[2] ; CLK_Register                                                                                             ; 4.833 ; 5.042 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[3] ; CLK_Register                                                                                             ; 4.750 ; 4.819 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; CLK_Register                                                                                             ; 6.112 ; 6.249 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[0]       ; CLK_Register                                                                                             ; 5.141 ; 5.257 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[1]       ; CLK_Register                                                                                             ; 6.000 ; 6.096 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[2]       ; CLK_Register                                                                                             ; 6.062 ; 6.249 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[3]       ; CLK_Register                                                                                             ; 6.112 ; 6.214 ; Rise       ; CLK_Register                                                                                             ;
; AR_Out[*]         ; CLK_Register                                                                                             ; 4.225 ; 4.419 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[0]        ; CLK_Register                                                                                             ; 3.938 ; 4.025 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[1]        ; CLK_Register                                                                                             ; 4.225 ; 4.419 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[2]        ; CLK_Register                                                                                             ; 3.737 ; 3.878 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[3]        ; CLK_Register                                                                                             ; 3.734 ; 3.861 ; Rise       ; CLK_Register                                                                                             ;
; BUS_SEL[*]        ; CLK_Register                                                                                             ; 5.126 ; 5.352 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[0]       ; CLK_Register                                                                                             ; 5.126 ; 5.352 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[1]       ; CLK_Register                                                                                             ; 4.922 ; 4.903 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[2]       ; CLK_Register                                                                                             ; 4.832 ; 5.026 ; Rise       ; CLK_Register                                                                                             ;
; GP_LD_EN[*]       ; CLK_Register                                                                                             ; 5.001 ; 5.148 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[0]      ; CLK_Register                                                                                             ; 5.001 ; 5.148 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[1]      ; CLK_Register                                                                                             ; 4.832 ; 4.947 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_0[*]     ; CLK_Register                                                                                             ; 4.919 ; 5.211 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[0]    ; CLK_Register                                                                                             ; 3.609 ; 3.711 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[1]    ; CLK_Register                                                                                             ; 4.919 ; 5.211 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[2]    ; CLK_Register                                                                                             ; 4.511 ; 4.707 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[3]    ; CLK_Register                                                                                             ; 3.756 ; 3.871 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_1[*]     ; CLK_Register                                                                                             ; 3.878 ; 4.001 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[0]    ; CLK_Register                                                                                             ; 3.878 ; 4.001 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[1]    ; CLK_Register                                                                                             ; 3.548 ; 3.606 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[2]    ; CLK_Register                                                                                             ; 3.557 ; 3.675 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[3]    ; CLK_Register                                                                                             ; 3.589 ; 3.668 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_2[*]     ; CLK_Register                                                                                             ; 4.031 ; 4.151 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[0]    ; CLK_Register                                                                                             ; 3.634 ; 3.735 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[1]    ; CLK_Register                                                                                             ; 4.031 ; 4.151 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[2]    ; CLK_Register                                                                                             ; 3.596 ; 3.690 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[3]    ; CLK_Register                                                                                             ; 3.867 ; 3.970 ; Rise       ; CLK_Register                                                                                             ;
; Output_R[*]       ; CLK_Register                                                                                             ; 4.612 ; 4.850 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[0]      ; CLK_Register                                                                                             ; 3.475 ; 3.561 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[1]      ; CLK_Register                                                                                             ; 3.545 ; 3.616 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[2]      ; CLK_Register                                                                                             ; 3.492 ; 3.581 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[3]      ; CLK_Register                                                                                             ; 4.612 ; 4.850 ; Rise       ; CLK_Register                                                                                             ;
; PC_Out[*]         ; CLK_Register                                                                                             ; 4.027 ; 4.139 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[0]        ; CLK_Register                                                                                             ; 3.658 ; 3.761 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[1]        ; CLK_Register                                                                                             ; 3.790 ; 3.908 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[2]        ; CLK_Register                                                                                             ; 3.821 ; 3.901 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[3]        ; CLK_Register                                                                                             ; 4.027 ; 4.139 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[4]        ; CLK_Register                                                                                             ; 3.724 ; 3.789 ; Rise       ; CLK_Register                                                                                             ;
; Q_                ; CLK_Register                                                                                             ; 3.628 ; 3.730 ; Rise       ; CLK_Register                                                                                             ;
; Rd_Out[*]         ; CLK_Register                                                                                             ; 3.874 ; 3.977 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[0]        ; CLK_Register                                                                                             ; 3.769 ; 3.887 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[1]        ; CLK_Register                                                                                             ; 3.874 ; 3.977 ; Rise       ; CLK_Register                                                                                             ;
; S1_Out[*]         ; CLK_Register                                                                                             ; 3.829 ; 3.934 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[0]        ; CLK_Register                                                                                             ; 3.802 ; 3.888 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[1]        ; CLK_Register                                                                                             ; 3.829 ; 3.934 ; Rise       ; CLK_Register                                                                                             ;
; S2_Out[*]         ; CLK_Register                                                                                             ; 3.773 ; 3.861 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[0]        ; CLK_Register                                                                                             ; 3.500 ; 3.616 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[1]        ; CLK_Register                                                                                             ; 3.773 ; 3.861 ; Rise       ; CLK_Register                                                                                             ;
; SM_Empty          ; CLK_Register                                                                                             ; 4.152 ; 4.012 ; Rise       ; CLK_Register                                                                                             ;
; SM_Full           ; CLK_Register                                                                                             ; 4.246 ; 4.451 ; Rise       ; CLK_Register                                                                                             ;
; SP_Depth[*]       ; CLK_Register                                                                                             ; 4.005 ; 4.141 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[0]      ; CLK_Register                                                                                             ; 3.884 ; 4.043 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[1]      ; CLK_Register                                                                                             ; 4.005 ; 4.141 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[2]      ; CLK_Register                                                                                             ; 3.583 ; 3.704 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[3]      ; CLK_Register                                                                                             ; 3.593 ; 3.710 ; Rise       ; CLK_Register                                                                                             ;
; T_[*]             ; CLK_Register                                                                                             ; 3.928 ; 4.028 ; Rise       ; CLK_Register                                                                                             ;
;  T_[0]            ; CLK_Register                                                                                             ; 3.928 ; 4.028 ; Rise       ; CLK_Register                                                                                             ;
;  T_[1]            ; CLK_Register                                                                                             ; 3.512 ; 3.588 ; Rise       ; CLK_Register                                                                                             ;
;  T_[2]            ; CLK_Register                                                                                             ; 3.853 ; 3.938 ; Rise       ; CLK_Register                                                                                             ;
; opcode[*]         ; CLK_Register                                                                                             ; 3.892 ; 3.991 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[1]        ; CLK_Register                                                                                             ; 3.892 ; 3.991 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[2]        ; CLK_Register                                                                                             ; 3.769 ; 3.878 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[3]        ; CLK_Register                                                                                             ; 3.713 ; 3.845 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.662 ; 3.981 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.862 ; 3.131 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.559 ; 3.651 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.869 ; 2.970 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.662 ; 3.981 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.030 ; 3.281 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.030 ; 3.281 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.896 ; 2.894 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.850 ; 2.884 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.317 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.317 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.116 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.107 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.107 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.946 ; 3.952 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.072 ; 3.025 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.727 ; 3.850 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.970 ; 3.090 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.946 ; 3.952 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_overflow      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.316 ; 3.441 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.177 ; 3.247 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.177 ; 3.247 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.869 ; 3.006 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.802 ; 3.035 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.177 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.177 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.008 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 2.178 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 2.178 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; DataM_Out[*]      ; CLK_Memory                                                                                               ; 3.500 ; 3.583 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[0]     ; CLK_Memory                                                                                               ; 3.500 ; 3.583 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[1]     ; CLK_Memory                                                                                               ; 4.142 ; 4.235 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[2]     ; CLK_Memory                                                                                               ; 3.860 ; 3.953 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[3]     ; CLK_Memory                                                                                               ; 4.112 ; 4.212 ; Rise       ; CLK_Memory                                                                                               ;
; SM_Out[*]         ; CLK_Memory                                                                                               ; 3.710 ; 3.781 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[0]        ; CLK_Memory                                                                                               ; 3.710 ; 3.781 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[1]        ; CLK_Memory                                                                                               ; 4.111 ; 4.210 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[2]        ; CLK_Memory                                                                                               ; 3.949 ; 4.055 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[3]        ; CLK_Memory                                                                                               ; 4.313 ; 4.441 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[4]        ; CLK_Memory                                                                                               ; 3.983 ; 4.078 ; Rise       ; CLK_Memory                                                                                               ;
; ALU_MUX_1_OUT[*]  ; CLK_Register                                                                                             ; 3.701 ; 3.748 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[0] ; CLK_Register                                                                                             ; 4.019 ; 4.092 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[1] ; CLK_Register                                                                                             ; 3.975 ; 4.084 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[2] ; CLK_Register                                                                                             ; 3.701 ; 3.748 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[3] ; CLK_Register                                                                                             ; 4.187 ; 4.256 ; Rise       ; CLK_Register                                                                                             ;
; ALU_MUX_2_OUT[*]  ; CLK_Register                                                                                             ; 3.863 ; 3.939 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[0] ; CLK_Register                                                                                             ; 3.863 ; 3.939 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[1] ; CLK_Register                                                                                             ; 3.876 ; 3.957 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[2] ; CLK_Register                                                                                             ; 4.051 ; 4.183 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[3] ; CLK_Register                                                                                             ; 4.189 ; 4.276 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; CLK_Register                                                                                             ; 4.143 ; 4.289 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[0]       ; CLK_Register                                                                                             ; 4.235 ; 4.361 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[1]       ; CLK_Register                                                                                             ; 4.143 ; 4.289 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[2]       ; CLK_Register                                                                                             ; 4.363 ; 4.476 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[3]       ; CLK_Register                                                                                             ; 4.466 ; 4.630 ; Rise       ; CLK_Register                                                                                             ;
; AR_Out[*]         ; CLK_Register                                                                                             ; 3.648 ; 3.770 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[0]        ; CLK_Register                                                                                             ; 3.850 ; 3.933 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[1]        ; CLK_Register                                                                                             ; 4.120 ; 4.306 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[2]        ; CLK_Register                                                                                             ; 3.650 ; 3.785 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[3]        ; CLK_Register                                                                                             ; 3.648 ; 3.770 ; Rise       ; CLK_Register                                                                                             ;
; BUS_SEL[*]        ; CLK_Register                                                                                             ; 3.700 ; 3.811 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[0]       ; CLK_Register                                                                                             ; 4.081 ; 4.203 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[1]       ; CLK_Register                                                                                             ; 3.700 ; 3.811 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[2]       ; CLK_Register                                                                                             ; 3.957 ; 4.079 ; Rise       ; CLK_Register                                                                                             ;
; GP_LD_EN[*]       ; CLK_Register                                                                                             ; 4.256 ; 4.339 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[0]      ; CLK_Register                                                                                             ; 4.299 ; 4.409 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[1]      ; CLK_Register                                                                                             ; 4.256 ; 4.339 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_0[*]     ; CLK_Register                                                                                             ; 3.528 ; 3.625 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[0]    ; CLK_Register                                                                                             ; 3.528 ; 3.625 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[1]    ; CLK_Register                                                                                             ; 4.824 ; 5.110 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[2]    ; CLK_Register                                                                                             ; 4.431 ; 4.623 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[3]    ; CLK_Register                                                                                             ; 3.669 ; 3.779 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_1[*]     ; CLK_Register                                                                                             ; 3.476 ; 3.530 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[0]    ; CLK_Register                                                                                             ; 3.792 ; 3.909 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[1]    ; CLK_Register                                                                                             ; 3.476 ; 3.530 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[2]    ; CLK_Register                                                                                             ; 3.479 ; 3.594 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[3]    ; CLK_Register                                                                                             ; 3.515 ; 3.590 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_2[*]     ; CLK_Register                                                                                             ; 3.517 ; 3.606 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[0]    ; CLK_Register                                                                                             ; 3.552 ; 3.649 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[1]    ; CLK_Register                                                                                             ; 3.941 ; 4.056 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[2]    ; CLK_Register                                                                                             ; 3.517 ; 3.606 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[3]    ; CLK_Register                                                                                             ; 3.776 ; 3.875 ; Rise       ; CLK_Register                                                                                             ;
; Output_R[*]       ; CLK_Register                                                                                             ; 3.399 ; 3.481 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[0]      ; CLK_Register                                                                                             ; 3.399 ; 3.481 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[1]      ; CLK_Register                                                                                             ; 3.473 ; 3.541 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[2]      ; CLK_Register                                                                                             ; 3.416 ; 3.501 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[3]      ; CLK_Register                                                                                             ; 4.529 ; 4.763 ; Rise       ; CLK_Register                                                                                             ;
; PC_Out[*]         ; CLK_Register                                                                                             ; 3.575 ; 3.674 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[0]        ; CLK_Register                                                                                             ; 3.575 ; 3.674 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[1]        ; CLK_Register                                                                                             ; 3.703 ; 3.816 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[2]        ; CLK_Register                                                                                             ; 3.738 ; 3.814 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[3]        ; CLK_Register                                                                                             ; 3.936 ; 4.043 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[4]        ; CLK_Register                                                                                             ; 3.646 ; 3.707 ; Rise       ; CLK_Register                                                                                             ;
; Q_                ; CLK_Register                                                                                             ; 3.547 ; 3.644 ; Rise       ; CLK_Register                                                                                             ;
; Rd_Out[*]         ; CLK_Register                                                                                             ; 3.682 ; 3.795 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[0]        ; CLK_Register                                                                                             ; 3.682 ; 3.795 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[1]        ; CLK_Register                                                                                             ; 3.783 ; 3.882 ; Rise       ; CLK_Register                                                                                             ;
; S1_Out[*]         ; CLK_Register                                                                                             ; 3.719 ; 3.801 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[0]        ; CLK_Register                                                                                             ; 3.719 ; 3.801 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[1]        ; CLK_Register                                                                                             ; 3.745 ; 3.846 ; Rise       ; CLK_Register                                                                                             ;
; S2_Out[*]         ; CLK_Register                                                                                             ; 3.425 ; 3.537 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[0]        ; CLK_Register                                                                                             ; 3.425 ; 3.537 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[1]        ; CLK_Register                                                                                             ; 3.691 ; 3.776 ; Rise       ; CLK_Register                                                                                             ;
; SM_Empty          ; CLK_Register                                                                                             ; 3.820 ; 3.709 ; Rise       ; CLK_Register                                                                                             ;
; SM_Full           ; CLK_Register                                                                                             ; 3.966 ; 4.126 ; Rise       ; CLK_Register                                                                                             ;
; SP_Depth[*]       ; CLK_Register                                                                                             ; 3.503 ; 3.619 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[0]      ; CLK_Register                                                                                             ; 3.791 ; 3.944 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[1]      ; CLK_Register                                                                                             ; 3.915 ; 4.044 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[2]      ; CLK_Register                                                                                             ; 3.503 ; 3.619 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[3]      ; CLK_Register                                                                                             ; 3.511 ; 3.624 ; Rise       ; CLK_Register                                                                                             ;
; T_[*]             ; CLK_Register                                                                                             ; 3.435 ; 3.508 ; Rise       ; CLK_Register                                                                                             ;
;  T_[0]            ; CLK_Register                                                                                             ; 3.841 ; 3.936 ; Rise       ; CLK_Register                                                                                             ;
;  T_[1]            ; CLK_Register                                                                                             ; 3.435 ; 3.508 ; Rise       ; CLK_Register                                                                                             ;
;  T_[2]            ; CLK_Register                                                                                             ; 3.768 ; 3.849 ; Rise       ; CLK_Register                                                                                             ;
; opcode[*]         ; CLK_Register                                                                                             ; 3.628 ; 3.754 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[1]        ; CLK_Register                                                                                             ; 3.806 ; 3.900 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[2]        ; CLK_Register                                                                                             ; 3.682 ; 3.787 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[3]        ; CLK_Register                                                                                             ; 3.628 ; 3.754 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.802 ; 2.902 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.802 ; 2.927 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.351 ; 3.473 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.806 ; 2.902 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.570 ; 3.719 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.629 ; 2.770 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.924 ; 3.106 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.629 ; 2.770 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.642 ; 2.793 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.044 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.225 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.044 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.081 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.081 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.903 ; 2.957 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.926 ; 2.957 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.439 ; 3.576 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.903 ; 3.018 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.661 ; 3.835 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_overflow      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.226 ; 3.346 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.667 ; 2.799 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.019 ; 3.120 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.717 ; 2.799 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.667 ; 2.807 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.939 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.094 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.939 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 2.149 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 2.149 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                                     ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                          ; -5.284   ; -0.583 ; N/A      ; N/A     ; -3.000              ;
;  CLK_Memory                                                                                               ; -4.904   ; -0.198 ; N/A      ; N/A     ; -3.000              ;
;  CLK_Register                                                                                             ; -5.284   ; -0.583 ; N/A      ; N/A     ; -3.000              ;
;  Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -4.798   ; 0.095  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                           ; -273.668 ; -0.758 ; 0.0      ; 0.0     ; -119.22             ;
;  CLK_Memory                                                                                               ; -55.644  ; -0.198 ; N/A      ; N/A     ; -68.220             ;
;  CLK_Register                                                                                             ; -213.226 ; -0.583 ; N/A      ; N/A     ; -52.563             ;
;  Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; -4.798   ; 0.000  ; N/A      ; N/A     ; -1.000              ;
+-----------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+--------------+--------------+--------+-------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+-------+------------+-----------------+
; Input_R_[*]  ; CLK_Register ; 2.206  ; 2.641 ; Rise       ; CLK_Register    ;
;  Input_R_[0] ; CLK_Register ; 1.787  ; 2.244 ; Rise       ; CLK_Register    ;
;  Input_R_[1] ; CLK_Register ; 2.206  ; 2.641 ; Rise       ; CLK_Register    ;
;  Input_R_[2] ; CLK_Register ; -0.003 ; 0.261 ; Rise       ; CLK_Register    ;
;  Input_R_[3] ; CLK_Register ; -0.134 ; 0.176 ; Rise       ; CLK_Register    ;
+--------------+--------------+--------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; Input_R_[*]  ; CLK_Register ; 0.471  ; 0.342  ; Rise       ; CLK_Register    ;
;  Input_R_[0] ; CLK_Register ; -0.782 ; -1.365 ; Rise       ; CLK_Register    ;
;  Input_R_[1] ; CLK_Register ; -1.005 ; -1.601 ; Rise       ; CLK_Register    ;
;  Input_R_[2] ; CLK_Register ; 0.321  ; 0.241  ; Rise       ; CLK_Register    ;
;  Input_R_[3] ; CLK_Register ; 0.471  ; 0.342  ; Rise       ; CLK_Register    ;
+--------------+--------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-------------------+----------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; DataM_Out[*]      ; CLK_Memory                                                                                               ; 7.030  ; 7.014  ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[0]     ; CLK_Memory                                                                                               ; 6.022  ; 6.012  ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[1]     ; CLK_Memory                                                                                               ; 7.030  ; 7.012  ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[2]     ; CLK_Memory                                                                                               ; 6.692  ; 6.656  ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[3]     ; CLK_Memory                                                                                               ; 7.024  ; 7.014  ; Rise       ; CLK_Memory                                                                                               ;
; SM_Out[*]         ; CLK_Memory                                                                                               ; 7.357  ; 7.363  ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[0]        ; CLK_Memory                                                                                               ; 6.374  ; 6.370  ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[1]        ; CLK_Memory                                                                                               ; 7.009  ; 7.021  ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[2]        ; CLK_Memory                                                                                               ; 6.796  ; 6.793  ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[3]        ; CLK_Memory                                                                                               ; 7.357  ; 7.363  ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[4]        ; CLK_Memory                                                                                               ; 6.794  ; 6.844  ; Rise       ; CLK_Memory                                                                                               ;
; ALU_MUX_1_OUT[*]  ; CLK_Register                                                                                             ; 8.240  ; 8.180  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[0] ; CLK_Register                                                                                             ; 7.836  ; 7.833  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[1] ; CLK_Register                                                                                             ; 7.957  ; 7.945  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[2] ; CLK_Register                                                                                             ; 7.587  ; 7.533  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[3] ; CLK_Register                                                                                             ; 8.240  ; 8.180  ; Rise       ; CLK_Register                                                                                             ;
; ALU_MUX_2_OUT[*]  ; CLK_Register                                                                                             ; 8.209  ; 8.352  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[0] ; CLK_Register                                                                                             ; 7.550  ; 7.592  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[1] ; CLK_Register                                                                                             ; 7.392  ; 7.472  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[2] ; CLK_Register                                                                                             ; 8.209  ; 8.352  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[3] ; CLK_Register                                                                                             ; 7.929  ; 7.942  ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; CLK_Register                                                                                             ; 10.437 ; 10.472 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[0]       ; CLK_Register                                                                                             ; 8.808  ; 8.822  ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[1]       ; CLK_Register                                                                                             ; 10.251 ; 10.215 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[2]       ; CLK_Register                                                                                             ; 10.437 ; 10.472 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[3]       ; CLK_Register                                                                                             ; 10.326 ; 10.382 ; Rise       ; CLK_Register                                                                                             ;
; AR_Out[*]         ; CLK_Register                                                                                             ; 6.944  ; 7.095  ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[0]        ; CLK_Register                                                                                             ; 6.549  ; 6.554  ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[1]        ; CLK_Register                                                                                             ; 6.944  ; 7.095  ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[2]        ; CLK_Register                                                                                             ; 6.199  ; 6.286  ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[3]        ; CLK_Register                                                                                             ; 6.171  ; 6.265  ; Rise       ; CLK_Register                                                                                             ;
; BUS_SEL[*]        ; CLK_Register                                                                                             ; 8.832  ; 8.955  ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[0]       ; CLK_Register                                                                                             ; 8.832  ; 8.955  ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[1]       ; CLK_Register                                                                                             ; 8.368  ; 8.289  ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[2]       ; CLK_Register                                                                                             ; 8.328  ; 8.422  ; Rise       ; CLK_Register                                                                                             ;
; GP_LD_EN[*]       ; CLK_Register                                                                                             ; 8.505  ; 8.516  ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[0]      ; CLK_Register                                                                                             ; 8.505  ; 8.516  ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[1]      ; CLK_Register                                                                                             ; 8.276  ; 8.208  ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_0[*]     ; CLK_Register                                                                                             ; 8.026  ; 8.248  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[0]    ; CLK_Register                                                                                             ; 6.089  ; 6.109  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[1]    ; CLK_Register                                                                                             ; 8.026  ; 8.248  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[2]    ; CLK_Register                                                                                             ; 7.305  ; 7.445  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[3]    ; CLK_Register                                                                                             ; 6.325  ; 6.344  ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_1[*]     ; CLK_Register                                                                                             ; 6.440  ; 6.504  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[0]    ; CLK_Register                                                                                             ; 6.440  ; 6.504  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[1]    ; CLK_Register                                                                                             ; 5.873  ; 5.893  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[2]    ; CLK_Register                                                                                             ; 6.008  ; 5.991  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[3]    ; CLK_Register                                                                                             ; 5.966  ; 6.007  ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_2[*]     ; CLK_Register                                                                                             ; 6.729  ; 6.763  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[0]    ; CLK_Register                                                                                             ; 6.121  ; 6.120  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[1]    ; CLK_Register                                                                                             ; 6.729  ; 6.763  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[2]    ; CLK_Register                                                                                             ; 6.045  ; 6.066  ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[3]    ; CLK_Register                                                                                             ; 6.431  ; 6.504  ; Rise       ; CLK_Register                                                                                             ;
; Output_R[*]       ; CLK_Register                                                                                             ; 7.553  ; 7.693  ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[0]      ; CLK_Register                                                                                             ; 5.823  ; 5.845  ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[1]      ; CLK_Register                                                                                             ; 5.888  ; 5.914  ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[2]      ; CLK_Register                                                                                             ; 5.846  ; 5.871  ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[3]      ; CLK_Register                                                                                             ; 7.553  ; 7.693  ; Rise       ; CLK_Register                                                                                             ;
; PC_Out[*]         ; CLK_Register                                                                                             ; 6.731  ; 6.753  ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[0]        ; CLK_Register                                                                                             ; 6.128  ; 6.169  ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[1]        ; CLK_Register                                                                                             ; 6.428  ; 6.426  ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[2]        ; CLK_Register                                                                                             ; 6.349  ; 6.355  ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[3]        ; CLK_Register                                                                                             ; 6.731  ; 6.753  ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[4]        ; CLK_Register                                                                                             ; 6.185  ; 6.207  ; Rise       ; CLK_Register                                                                                             ;
; Q_                ; CLK_Register                                                                                             ; 6.067  ; 6.097  ; Rise       ; CLK_Register                                                                                             ;
; Rd_Out[*]         ; CLK_Register                                                                                             ; 6.541  ; 6.589  ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[0]        ; CLK_Register                                                                                             ; 6.382  ; 6.417  ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[1]        ; CLK_Register                                                                                             ; 6.541  ; 6.589  ; Rise       ; CLK_Register                                                                                             ;
; S1_Out[*]         ; CLK_Register                                                                                             ; 6.362  ; 6.399  ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[0]        ; CLK_Register                                                                                             ; 6.362  ; 6.363  ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[1]        ; CLK_Register                                                                                             ; 6.345  ; 6.399  ; Rise       ; CLK_Register                                                                                             ;
; S2_Out[*]         ; CLK_Register                                                                                             ; 6.306  ; 6.307  ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[0]        ; CLK_Register                                                                                             ; 5.919  ; 5.935  ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[1]        ; CLK_Register                                                                                             ; 6.306  ; 6.307  ; Rise       ; CLK_Register                                                                                             ;
; SM_Empty          ; CLK_Register                                                                                             ; 6.861  ; 6.839  ; Rise       ; CLK_Register                                                                                             ;
; SM_Full           ; CLK_Register                                                                                             ; 7.240  ; 7.392  ; Rise       ; CLK_Register                                                                                             ;
; SP_Depth[*]       ; CLK_Register                                                                                             ; 6.718  ; 6.777  ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[0]      ; CLK_Register                                                                                             ; 6.424  ; 6.519  ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[1]      ; CLK_Register                                                                                             ; 6.718  ; 6.777  ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[2]      ; CLK_Register                                                                                             ; 6.036  ; 6.077  ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[3]      ; CLK_Register                                                                                             ; 6.105  ; 6.107  ; Rise       ; CLK_Register                                                                                             ;
; T_[*]             ; CLK_Register                                                                                             ; 6.554  ; 6.585  ; Rise       ; CLK_Register                                                                                             ;
;  T_[0]            ; CLK_Register                                                                                             ; 6.554  ; 6.585  ; Rise       ; CLK_Register                                                                                             ;
;  T_[1]            ; CLK_Register                                                                                             ; 5.863  ; 5.883  ; Rise       ; CLK_Register                                                                                             ;
;  T_[2]            ; CLK_Register                                                                                             ; 6.384  ; 6.455  ; Rise       ; CLK_Register                                                                                             ;
; opcode[*]         ; CLK_Register                                                                                             ; 6.505  ; 6.510  ; Rise       ; CLK_Register                                                                                             ;
;  opcode[1]        ; CLK_Register                                                                                             ; 6.505  ; 6.510  ; Rise       ; CLK_Register                                                                                             ;
;  opcode[2]        ; CLK_Register                                                                                             ; 6.295  ; 6.338  ; Rise       ; CLK_Register                                                                                             ;
;  opcode[3]        ; CLK_Register                                                                                             ; 6.282  ; 6.310  ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.196  ; 6.569  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.866  ; 5.180  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.090  ; 6.054  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.926  ; 4.876  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.196  ; 6.569  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.151  ; 5.385  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.151  ; 5.385  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.921  ; 4.749  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.863  ; 4.689  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;        ; 5.378  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;        ; 5.378  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;        ; 5.070  ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.412  ;        ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.412  ;        ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.581  ; 6.352  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.181  ; 4.872  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.170  ; 6.195  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.964  ; 4.946  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 6.581  ; 6.352  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_overflow      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.526  ; 5.569  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.425  ; 5.307  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.425  ; 5.307  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.864  ; 4.964  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 4.753  ; 4.976  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.401  ;        ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.401  ;        ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 5.172  ;        ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;        ; 3.430  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;        ; 3.430  ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
+-------------------+----------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; DataM_Out[*]      ; CLK_Memory                                                                                               ; 3.500 ; 3.583 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[0]     ; CLK_Memory                                                                                               ; 3.500 ; 3.583 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[1]     ; CLK_Memory                                                                                               ; 4.142 ; 4.235 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[2]     ; CLK_Memory                                                                                               ; 3.860 ; 3.953 ; Rise       ; CLK_Memory                                                                                               ;
;  DataM_Out[3]     ; CLK_Memory                                                                                               ; 4.112 ; 4.212 ; Rise       ; CLK_Memory                                                                                               ;
; SM_Out[*]         ; CLK_Memory                                                                                               ; 3.710 ; 3.781 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[0]        ; CLK_Memory                                                                                               ; 3.710 ; 3.781 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[1]        ; CLK_Memory                                                                                               ; 4.111 ; 4.210 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[2]        ; CLK_Memory                                                                                               ; 3.949 ; 4.055 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[3]        ; CLK_Memory                                                                                               ; 4.313 ; 4.441 ; Rise       ; CLK_Memory                                                                                               ;
;  SM_Out[4]        ; CLK_Memory                                                                                               ; 3.983 ; 4.078 ; Rise       ; CLK_Memory                                                                                               ;
; ALU_MUX_1_OUT[*]  ; CLK_Register                                                                                             ; 3.701 ; 3.748 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[0] ; CLK_Register                                                                                             ; 4.019 ; 4.092 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[1] ; CLK_Register                                                                                             ; 3.975 ; 4.084 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[2] ; CLK_Register                                                                                             ; 3.701 ; 3.748 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_1_OUT[3] ; CLK_Register                                                                                             ; 4.187 ; 4.256 ; Rise       ; CLK_Register                                                                                             ;
; ALU_MUX_2_OUT[*]  ; CLK_Register                                                                                             ; 3.863 ; 3.939 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[0] ; CLK_Register                                                                                             ; 3.863 ; 3.939 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[1] ; CLK_Register                                                                                             ; 3.876 ; 3.957 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[2] ; CLK_Register                                                                                             ; 4.051 ; 4.183 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_MUX_2_OUT[3] ; CLK_Register                                                                                             ; 4.189 ; 4.276 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; CLK_Register                                                                                             ; 4.143 ; 4.289 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[0]       ; CLK_Register                                                                                             ; 4.235 ; 4.361 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[1]       ; CLK_Register                                                                                             ; 4.143 ; 4.289 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[2]       ; CLK_Register                                                                                             ; 4.363 ; 4.476 ; Rise       ; CLK_Register                                                                                             ;
;  ALU_out[3]       ; CLK_Register                                                                                             ; 4.466 ; 4.630 ; Rise       ; CLK_Register                                                                                             ;
; AR_Out[*]         ; CLK_Register                                                                                             ; 3.648 ; 3.770 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[0]        ; CLK_Register                                                                                             ; 3.850 ; 3.933 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[1]        ; CLK_Register                                                                                             ; 4.120 ; 4.306 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[2]        ; CLK_Register                                                                                             ; 3.650 ; 3.785 ; Rise       ; CLK_Register                                                                                             ;
;  AR_Out[3]        ; CLK_Register                                                                                             ; 3.648 ; 3.770 ; Rise       ; CLK_Register                                                                                             ;
; BUS_SEL[*]        ; CLK_Register                                                                                             ; 3.700 ; 3.811 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[0]       ; CLK_Register                                                                                             ; 4.081 ; 4.203 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[1]       ; CLK_Register                                                                                             ; 3.700 ; 3.811 ; Rise       ; CLK_Register                                                                                             ;
;  BUS_SEL[2]       ; CLK_Register                                                                                             ; 3.957 ; 4.079 ; Rise       ; CLK_Register                                                                                             ;
; GP_LD_EN[*]       ; CLK_Register                                                                                             ; 4.256 ; 4.339 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[0]      ; CLK_Register                                                                                             ; 4.299 ; 4.409 ; Rise       ; CLK_Register                                                                                             ;
;  GP_LD_EN[1]      ; CLK_Register                                                                                             ; 4.256 ; 4.339 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_0[*]     ; CLK_Register                                                                                             ; 3.528 ; 3.625 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[0]    ; CLK_Register                                                                                             ; 3.528 ; 3.625 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[1]    ; CLK_Register                                                                                             ; 4.824 ; 5.110 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[2]    ; CLK_Register                                                                                             ; 4.431 ; 4.623 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_0[3]    ; CLK_Register                                                                                             ; 3.669 ; 3.779 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_1[*]     ; CLK_Register                                                                                             ; 3.476 ; 3.530 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[0]    ; CLK_Register                                                                                             ; 3.792 ; 3.909 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[1]    ; CLK_Register                                                                                             ; 3.476 ; 3.530 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[2]    ; CLK_Register                                                                                             ; 3.479 ; 3.594 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_1[3]    ; CLK_Register                                                                                             ; 3.515 ; 3.590 ; Rise       ; CLK_Register                                                                                             ;
; GP_R_out_2[*]     ; CLK_Register                                                                                             ; 3.517 ; 3.606 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[0]    ; CLK_Register                                                                                             ; 3.552 ; 3.649 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[1]    ; CLK_Register                                                                                             ; 3.941 ; 4.056 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[2]    ; CLK_Register                                                                                             ; 3.517 ; 3.606 ; Rise       ; CLK_Register                                                                                             ;
;  GP_R_out_2[3]    ; CLK_Register                                                                                             ; 3.776 ; 3.875 ; Rise       ; CLK_Register                                                                                             ;
; Output_R[*]       ; CLK_Register                                                                                             ; 3.399 ; 3.481 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[0]      ; CLK_Register                                                                                             ; 3.399 ; 3.481 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[1]      ; CLK_Register                                                                                             ; 3.473 ; 3.541 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[2]      ; CLK_Register                                                                                             ; 3.416 ; 3.501 ; Rise       ; CLK_Register                                                                                             ;
;  Output_R[3]      ; CLK_Register                                                                                             ; 4.529 ; 4.763 ; Rise       ; CLK_Register                                                                                             ;
; PC_Out[*]         ; CLK_Register                                                                                             ; 3.575 ; 3.674 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[0]        ; CLK_Register                                                                                             ; 3.575 ; 3.674 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[1]        ; CLK_Register                                                                                             ; 3.703 ; 3.816 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[2]        ; CLK_Register                                                                                             ; 3.738 ; 3.814 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[3]        ; CLK_Register                                                                                             ; 3.936 ; 4.043 ; Rise       ; CLK_Register                                                                                             ;
;  PC_Out[4]        ; CLK_Register                                                                                             ; 3.646 ; 3.707 ; Rise       ; CLK_Register                                                                                             ;
; Q_                ; CLK_Register                                                                                             ; 3.547 ; 3.644 ; Rise       ; CLK_Register                                                                                             ;
; Rd_Out[*]         ; CLK_Register                                                                                             ; 3.682 ; 3.795 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[0]        ; CLK_Register                                                                                             ; 3.682 ; 3.795 ; Rise       ; CLK_Register                                                                                             ;
;  Rd_Out[1]        ; CLK_Register                                                                                             ; 3.783 ; 3.882 ; Rise       ; CLK_Register                                                                                             ;
; S1_Out[*]         ; CLK_Register                                                                                             ; 3.719 ; 3.801 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[0]        ; CLK_Register                                                                                             ; 3.719 ; 3.801 ; Rise       ; CLK_Register                                                                                             ;
;  S1_Out[1]        ; CLK_Register                                                                                             ; 3.745 ; 3.846 ; Rise       ; CLK_Register                                                                                             ;
; S2_Out[*]         ; CLK_Register                                                                                             ; 3.425 ; 3.537 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[0]        ; CLK_Register                                                                                             ; 3.425 ; 3.537 ; Rise       ; CLK_Register                                                                                             ;
;  S2_Out[1]        ; CLK_Register                                                                                             ; 3.691 ; 3.776 ; Rise       ; CLK_Register                                                                                             ;
; SM_Empty          ; CLK_Register                                                                                             ; 3.820 ; 3.709 ; Rise       ; CLK_Register                                                                                             ;
; SM_Full           ; CLK_Register                                                                                             ; 3.966 ; 4.126 ; Rise       ; CLK_Register                                                                                             ;
; SP_Depth[*]       ; CLK_Register                                                                                             ; 3.503 ; 3.619 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[0]      ; CLK_Register                                                                                             ; 3.791 ; 3.944 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[1]      ; CLK_Register                                                                                             ; 3.915 ; 4.044 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[2]      ; CLK_Register                                                                                             ; 3.503 ; 3.619 ; Rise       ; CLK_Register                                                                                             ;
;  SP_Depth[3]      ; CLK_Register                                                                                             ; 3.511 ; 3.624 ; Rise       ; CLK_Register                                                                                             ;
; T_[*]             ; CLK_Register                                                                                             ; 3.435 ; 3.508 ; Rise       ; CLK_Register                                                                                             ;
;  T_[0]            ; CLK_Register                                                                                             ; 3.841 ; 3.936 ; Rise       ; CLK_Register                                                                                             ;
;  T_[1]            ; CLK_Register                                                                                             ; 3.435 ; 3.508 ; Rise       ; CLK_Register                                                                                             ;
;  T_[2]            ; CLK_Register                                                                                             ; 3.768 ; 3.849 ; Rise       ; CLK_Register                                                                                             ;
; opcode[*]         ; CLK_Register                                                                                             ; 3.628 ; 3.754 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[1]        ; CLK_Register                                                                                             ; 3.806 ; 3.900 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[2]        ; CLK_Register                                                                                             ; 3.682 ; 3.787 ; Rise       ; CLK_Register                                                                                             ;
;  opcode[3]        ; CLK_Register                                                                                             ; 3.628 ; 3.754 ; Rise       ; CLK_Register                                                                                             ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.802 ; 2.902 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.802 ; 2.927 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.351 ; 3.473 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.806 ; 2.902 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.570 ; 3.719 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.629 ; 2.770 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.924 ; 3.106 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.629 ; 2.770 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.642 ; 2.793 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.044 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.225 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 3.044 ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.081 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.081 ;       ; Rise       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_out[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.903 ; 2.957 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.926 ; 2.957 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.439 ; 3.576 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.903 ; 3.018 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  ALU_out[3]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.661 ; 3.835 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; ALU_overflow      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.226 ; 3.346 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; BUS_SEL[*]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.667 ; 2.799 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[0]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.019 ; 3.120 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[1]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.717 ; 2.799 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  BUS_SEL[2]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.667 ; 2.807 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; GP_LD_EN[*]       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.939 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[0]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 3.094 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  GP_LD_EN[1]      ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 2.939 ;       ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
; opcode[*]         ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 2.149 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
;  opcode[0]        ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;       ; 2.149 ; Fall       ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ;
+-------------------+----------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ALU_overflow     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SM_Empty         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SM_Full          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SM_Out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SM_Out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SM_Out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SM_Out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SM_Out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_MUX_1_OUT[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_MUX_1_OUT[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_MUX_1_OUT[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_MUX_1_OUT[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_0[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_0[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_0[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_0[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_1[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_1[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_1[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_1[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_2[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_2[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_2[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_R_out_2[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_out[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataM_Out[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataM_Out[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataM_Out[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataM_Out[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_MUX_2_OUT[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_MUX_2_OUT[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_MUX_2_OUT[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_MUX_2_OUT[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q_               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_LD_EN[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GP_LD_EN[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; opcode[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; opcode[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; opcode[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; opcode[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rd_Out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rd_Out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S1_Out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S1_Out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S2_Out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S2_Out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Depth[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Depth[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Depth[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Depth[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T_[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T_[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T_[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_Register            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_Memory              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input_R_[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input_R_[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input_R_[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input_R_[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_overflow     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SM_Empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SM_Full          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SM_Out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SM_Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SM_Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SM_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SM_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_MUX_1_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_MUX_1_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_MUX_1_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_MUX_1_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_0[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_0[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; GP_R_out_0[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GP_R_out_0[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_1[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_1[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; GP_R_out_1[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_1[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_2[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_2[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_2[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_2[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; ALU_out[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataM_Out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DataM_Out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataM_Out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DataM_Out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; ALU_MUX_2_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_MUX_2_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_MUX_2_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_MUX_2_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Q_               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GP_LD_EN[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GP_LD_EN[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; opcode[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; opcode[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; opcode[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; opcode[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Output_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; Output_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Output_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Output_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Rd_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Rd_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; S1_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; S1_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; S2_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; S2_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; SP_Depth[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SP_Depth[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SP_Depth[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SP_Depth[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; T_[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; T_[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; T_[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_overflow     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SM_Empty         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SM_Full          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PC_Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PC_Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PC_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SM_Out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SM_Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SM_Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SM_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SM_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_MUX_1_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_MUX_1_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_MUX_1_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_MUX_1_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GP_R_out_0[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_0[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; GP_R_out_0[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GP_R_out_0[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_1[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GP_R_out_1[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; GP_R_out_1[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GP_R_out_1[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GP_R_out_2[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_2[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GP_R_out_2[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GP_R_out_2[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_out[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_out[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; ALU_out[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataM_Out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DataM_Out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataM_Out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DataM_Out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; ALU_MUX_2_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_MUX_2_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_MUX_2_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_MUX_2_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q_               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS_SEL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GP_LD_EN[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GP_LD_EN[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; opcode[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; opcode[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; opcode[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; opcode[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Output_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; Output_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Output_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Output_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Rd_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Rd_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; S1_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; S1_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; S2_Out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; S2_Out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; SP_Depth[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SP_Depth[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SP_Depth[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SP_Depth[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; T_[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; T_[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; T_[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_Memory                                                                                               ; CLK_Memory                                                                                               ; 24       ; 0        ; 0        ; 0        ;
; CLK_Register                                                                                             ; CLK_Memory                                                                                               ; 1981     ; 0        ; 0        ; 0        ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory                                                                                               ; 247      ; 247      ; 0        ; 0        ;
; CLK_Memory                                                                                               ; CLK_Register                                                                                             ; 36       ; 0        ; 0        ; 0        ;
; CLK_Register                                                                                             ; CLK_Register                                                                                             ; 12078    ; 0        ; 0        ; 0        ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register                                                                                             ; 1576     ; 1591     ; 0        ; 0        ;
; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0        ; 0        ; 94       ; 0        ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0        ; 0        ; 2        ; 2        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_Memory                                                                                               ; CLK_Memory                                                                                               ; 24       ; 0        ; 0        ; 0        ;
; CLK_Register                                                                                             ; CLK_Memory                                                                                               ; 1981     ; 0        ; 0        ; 0        ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Memory                                                                                               ; 247      ; 247      ; 0        ; 0        ;
; CLK_Memory                                                                                               ; CLK_Register                                                                                             ; 36       ; 0        ; 0        ; 0        ;
; CLK_Register                                                                                             ; CLK_Register                                                                                             ; 12078    ; 0        ; 0        ; 0        ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; CLK_Register                                                                                             ; 1576     ; 1591     ; 0        ; 0        ;
; CLK_Register                                                                                             ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0        ; 0        ; 94       ; 0        ;
; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; 0        ; 0        ; 2        ; 2        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 72    ; 72   ;
; Unconstrained Output Port Paths ; 233   ; 233  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 30 23:28:08 2023
Info: Command: quartus_sta CME2206Project_2020510014_2020510028_2021510022 -c CME2206Project_2020510014_2020510028_2021510022
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CME2206Project_2020510014_2020510028_2021510022.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_Register CLK_Register
    Info (332105): create_clock -period 1.000 -name Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]
    Info (332105): create_clock -period 1.000 -name CLK_Memory CLK_Memory
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.284      -213.226 CLK_Register 
    Info (332119):    -4.904       -55.644 CLK_Memory 
    Info (332119):    -4.798        -4.798 Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] 
Info (332146): Worst-case hold slack is -0.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.583        -0.583 CLK_Register 
    Info (332119):    -0.101        -0.101 CLK_Memory 
    Info (332119):     0.200         0.000 Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -68.220 CLK_Memory 
    Info (332119):    -3.000       -50.000 CLK_Register 
    Info (332119):    -1.000        -1.000 Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.597      -187.520 CLK_Register 
    Info (332119):    -4.311       -47.693 CLK_Memory 
    Info (332119):    -4.243        -4.243 Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] 
Info (332146): Worst-case hold slack is -0.566
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.566        -0.566 CLK_Register 
    Info (332119):    -0.118        -0.118 CLK_Memory 
    Info (332119):     0.161         0.000 Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -68.220 CLK_Memory 
    Info (332119):    -3.000       -50.000 CLK_Register 
    Info (332119):    -1.000        -1.000 Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.599      -102.695 CLK_Register 
    Info (332119):    -2.584        -2.584 Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] 
    Info (332119):    -2.441       -15.704 CLK_Memory 
Info (332146): Worst-case hold slack is -0.439
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.439        -0.560 CLK_Register 
    Info (332119):    -0.198        -0.198 CLK_Memory 
    Info (332119):     0.095         0.000 Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -52.563 CLK_Register 
    Info (332119):    -3.000       -36.615 CLK_Memory 
    Info (332119):    -1.000        -1.000 Instruction_Register:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4589 megabytes
    Info: Processing ended: Tue May 30 23:28:11 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


