-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\inc_enc_v26\Incremental_Encoder_v26_src_AB_Line_Switch.vhd
-- Created: 2023-03-07 12:48:47
-- 
-- Generated by MATLAB 9.13 and HDL Coder 4.0
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Incremental_Encoder_v26_src_AB_Line_Switch
-- Source Path: inc_enc_v26/IncEnc_V26/AB-Line-Switch
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Incremental_Encoder_v26_src_AB_Line_Switch IS
  PORT( A_in                              :   IN    std_logic;
        B_in                              :   IN    std_logic;
        CW_CCW_Switch                     :   IN    std_logic;
        A_out                             :   OUT   std_logic;
        B_out                             :   OUT   std_logic
        );
END Incremental_Encoder_v26_src_AB_Line_Switch;


ARCHITECTURE rtl OF Incremental_Encoder_v26_src_AB_Line_Switch IS

  -- Signals
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL Switch_out1                      : std_logic;
  SIGNAL switch_compare_1_1               : std_logic;
  SIGNAL Switch1_out1                     : std_logic;

BEGIN
  
  switch_compare_1 <= '1' WHEN CW_CCW_Switch > '0' ELSE
      '0';

  
  Switch_out1 <= A_in WHEN switch_compare_1 = '0' ELSE
      B_in;

  
  switch_compare_1_1 <= '1' WHEN CW_CCW_Switch > '0' ELSE
      '0';

  
  Switch1_out1 <= B_in WHEN switch_compare_1_1 = '0' ELSE
      A_in;

  A_out <= Switch_out1;

  B_out <= Switch1_out1;

END rtl;

