// Seed: 3806593916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_7;
  always @(id_6 or 1) begin
    id_2 <= id_5 - id_6.id_7;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6[1] = (!id_3 == 1);
  wire id_11;
  reg  id_12 = 1'b0;
  always @* begin
    id_12 <= 1;
  end
  module_0(
      id_11, id_12, id_8, id_5, id_1, id_9
  );
endmodule
