--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml cla_32_final.twx cla_32_final.ncd -o cla_32_final.twr
cla_32_final.pcf -ucf cla_32_final.ucf

Design file:              cla_32_final.ncd
Physical constraint file: cla_32_final.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock add_1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ADD_1<0>    |   -0.130(R)|      FAST  |    3.108(R)|      SLOW  |add_1_BUFGP       |   0.000|
ADD_1<1>    |   -0.147(R)|      FAST  |    3.009(R)|      SLOW  |add_1_BUFGP       |   0.000|
ADD_1<2>    |   -0.413(R)|      FAST  |    3.336(R)|      SLOW  |add_1_BUFGP       |   0.000|
ADD_1<3>    |    0.114(R)|      FAST  |    2.682(R)|      SLOW  |add_1_BUFGP       |   0.000|
ena         |    1.078(R)|      SLOW  |    2.097(R)|      SLOW  |add_1_BUFGP       |   0.000|
number<0>   |    0.029(R)|      FAST  |    3.117(R)|      SLOW  |add_1_BUFGP       |   0.000|
number<1>   |    0.125(R)|      FAST  |    3.378(R)|      SLOW  |add_1_BUFGP       |   0.000|
number<2>   |    0.138(R)|      FAST  |    3.235(R)|      SLOW  |add_1_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock add_2
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ADD_1<0>    |    2.894(R)|      SLOW  |   -0.645(R)|      SLOW  |add_2_BUFGP       |   0.000|
ADD_1<1>    |    2.922(R)|      SLOW  |   -0.864(R)|      SLOW  |add_2_BUFGP       |   0.000|
ADD_1<2>    |    2.599(R)|      SLOW  |   -0.369(R)|      SLOW  |add_2_BUFGP       |   0.000|
ADD_1<3>    |    3.101(R)|      SLOW  |   -0.841(R)|      SLOW  |add_2_BUFGP       |   0.000|
ena         |    4.289(R)|      SLOW  |   -1.250(R)|      FAST  |add_2_BUFGP       |   0.000|
number<0>   |    3.279(R)|      SLOW  |   -0.178(R)|      SLOW  |add_2_BUFGP       |   0.000|
number<1>   |    3.191(R)|      SLOW  |   -0.277(R)|      SLOW  |add_2_BUFGP       |   0.000|
number<2>   |    3.347(R)|      SLOW  |   -0.687(R)|      SLOW  |add_2_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock start
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
c_in        |   14.214(R)|      SLOW  |    0.105(R)|      SLOW  |start_BUFGP       |   0.000|
number<0>   |    2.055(R)|      SLOW  |    0.786(R)|      SLOW  |start_BUFGP       |   0.000|
number<1>   |    2.262(R)|      SLOW  |    0.681(R)|      SLOW  |start_BUFGP       |   0.000|
number<2>   |    1.381(R)|      SLOW  |    0.803(R)|      SLOW  |start_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock add_1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
co          |        25.340(R)|      SLOW  |         6.917(R)|      FAST  |add_1_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock add_2 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
co          |        21.910(R)|      SLOW  |         4.614(R)|      FAST  |add_2_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock start to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
c<0>        |         9.074(R)|      SLOW  |         4.914(R)|      FAST  |start_BUFGP       |   0.000|
c<1>        |         9.074(R)|      SLOW  |         4.914(R)|      FAST  |start_BUFGP       |   0.000|
c<2>        |         9.124(R)|      SLOW  |         4.964(R)|      FAST  |start_BUFGP       |   0.000|
c<3>        |         9.124(R)|      SLOW  |         4.964(R)|      FAST  |start_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock add_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
add_1          |    0.990|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock add_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
add_2          |    0.990|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock start
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
add_1          |   18.835|         |         |         |
add_2          |   15.414|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
c_in           |co             |   20.745|
---------------+---------------+---------+


Analysis completed Mon Nov 04 18:45:26 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



