#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e04e3a37e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e04e3a3970 .scope module, "tb_32_bit" "tb_32_bit" 3 1;
 .timescale 0 0;
v000001e04e3fc490_0 .var "A", 31 0;
v000001e04e3ff370_0 .var "B", 31 0;
v000001e04e401030_0 .net "Y", 31 0, v000001e04e3fdbb0_0;  1 drivers
v000001e04e3ffa50_0 .net "carry", 0 0, L_000001e04e3ffd70;  1 drivers
v000001e04e400950_0 .var "op", 3 0;
S_000001e04e39ef30 .scope module, "DUT" "top_alu" 3 9, 4 1 0, S_000001e04e3a3970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "Y";
    .port_info 4 /OUTPUT 1 "carry";
v000001e04e3fcb70_0 .net "A", 31 0, v000001e04e3fc490_0;  1 drivers
v000001e04e3fd070_0 .net "B", 31 0, v000001e04e3ff370_0;  1 drivers
v000001e04e3fde30_0 .net "Y", 31 0, v000001e04e3fdbb0_0;  alias, 1 drivers
v000001e04e3fd430_0 .net "arithmetic_op", 0 0, v000001e04e39f250_0;  1 drivers
v000001e04e3fd750_0 .net "carry", 0 0, L_000001e04e3ffd70;  alias, 1 drivers
v000001e04e3fc8f0_0 .net "logic_op", 0 0, v000001e04e3fbb60_0;  1 drivers
v000001e04e3fc170_0 .net "mul_op", 0 0, v000001e04e3fb7a0_0;  1 drivers
v000001e04e3fc990_0 .net "op", 3 0, v000001e04e400950_0;  1 drivers
v000001e04e3fd9d0_0 .net "sel", 1 0, v000001e04e3fc060_0;  1 drivers
v000001e04e3fccb0_0 .net "shift_op", 0 0, v000001e04e3fb5c0_0;  1 drivers
v000001e04e3fded0_0 .net "shift_right", 0 0, v000001e04e3fbd40_0;  1 drivers
v000001e04e3fc350_0 .net "sub", 0 0, v000001e04e3fb480_0;  1 drivers
v000001e04e3fdf70_0 .net "trans_op", 0 0, v000001e04e3fb840_0;  1 drivers
v000001e04e3fc3f0_0 .net "trans_sel", 0 0, v000001e04e3fbca0_0;  1 drivers
S_000001e04e39f0c0 .scope module, "CTRL" "controller" 4 13, 5 1 0, S_000001e04e39ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /OUTPUT 1 "arithmic_op";
    .port_info 2 /OUTPUT 1 "sub";
    .port_info 3 /OUTPUT 1 "logic_op";
    .port_info 4 /OUTPUT 2 "sel";
    .port_info 5 /OUTPUT 1 "shift_op";
    .port_info 6 /OUTPUT 1 "shift_right";
    .port_info 7 /OUTPUT 1 "mul_op";
    .port_info 8 /OUTPUT 1 "trans_op";
    .port_info 9 /OUTPUT 1 "trans_sel";
v000001e04e39f250_0 .var "arithmic_op", 0 0;
v000001e04e3fbb60_0 .var "logic_op", 0 0;
v000001e04e3fb7a0_0 .var "mul_op", 0 0;
v000001e04e3fb700_0 .net "op", 3 0, v000001e04e400950_0;  alias, 1 drivers
v000001e04e3fc060_0 .var "sel", 1 0;
v000001e04e3fb5c0_0 .var "shift_op", 0 0;
v000001e04e3fbd40_0 .var "shift_right", 0 0;
v000001e04e3fb480_0 .var "sub", 0 0;
v000001e04e3fb840_0 .var "trans_op", 0 0;
v000001e04e3fbca0_0 .var "trans_sel", 0 0;
E_000001e04e3a84d0 .event anyedge, v000001e04e3fb700_0;
S_000001e04e384520 .scope module, "DP" "datapath" 4 26, 6 1 0, S_000001e04e39ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "arithmic_op";
    .port_info 3 /INPUT 1 "sub";
    .port_info 4 /INPUT 1 "logic_op";
    .port_info 5 /INPUT 2 "sel";
    .port_info 6 /INPUT 1 "shift_op";
    .port_info 7 /INPUT 1 "shift_right";
    .port_info 8 /INPUT 1 "mul_op";
    .port_info 9 /INPUT 1 "trans_op";
    .port_info 10 /INPUT 1 "trans_sel";
    .port_info 11 /OUTPUT 32 "Y";
    .port_info 12 /OUTPUT 1 "carry";
v000001e04e3fd390_0 .net "A", 31 0, v000001e04e3fc490_0;  alias, 1 drivers
v000001e04e3fdd90_0 .net "B", 31 0, v000001e04e3ff370_0;  alias, 1 drivers
v000001e04e3fdbb0_0 .var "Y", 31 0;
v000001e04e3fca30_0 .net "arith_out", 32 0, L_000001e04e3ff9b0;  1 drivers
v000001e04e3fc7b0_0 .net "arithmic_op", 0 0, v000001e04e39f250_0;  alias, 1 drivers
v000001e04e3fe010_0 .net "carry", 0 0, L_000001e04e3ffd70;  alias, 1 drivers
v000001e04e3fd1b0_0 .net "logic_op", 0 0, v000001e04e3fbb60_0;  alias, 1 drivers
v000001e04e3fd570_0 .net "logic_out", 31 0, v000001e04e3fb3e0_0;  1 drivers
v000001e04e3fd610_0 .net "mul_op", 0 0, v000001e04e3fb7a0_0;  alias, 1 drivers
v000001e04e3fc710_0 .net "mul_out", 31 0, L_000001e04e3ffb90;  1 drivers
v000001e04e3fcad0_0 .net "sel", 1 0, v000001e04e3fc060_0;  alias, 1 drivers
v000001e04e3fd930_0 .net "shift_op", 0 0, v000001e04e3fb5c0_0;  alias, 1 drivers
v000001e04e3fc850_0 .net "shift_out", 31 0, L_000001e04e400d10;  1 drivers
v000001e04e3fdcf0_0 .net "shift_right", 0 0, v000001e04e3fbd40_0;  alias, 1 drivers
v000001e04e3fd110_0 .net "sub", 0 0, v000001e04e3fb480_0;  alias, 1 drivers
v000001e04e3fcfd0_0 .net "trans_op", 0 0, v000001e04e3fb840_0;  alias, 1 drivers
v000001e04e3fd250_0 .net "trans_out", 31 0, L_000001e04e3ffc30;  1 drivers
v000001e04e3fd6b0_0 .net "trans_sel", 0 0, v000001e04e3fbca0_0;  alias, 1 drivers
E_000001e04e3a8d10/0 .event anyedge, v000001e04e39f250_0, v000001e04e3fb980_0, v000001e04e3fbb60_0, v000001e04e3fb3e0_0;
E_000001e04e3a8d10/1 .event anyedge, v000001e04e3fb5c0_0, v000001e04e3fc530_0, v000001e04e3fb7a0_0, v000001e04e3fd4d0_0;
E_000001e04e3a8d10/2 .event anyedge, v000001e04e3fb840_0, v000001e04e3fdc50_0;
E_000001e04e3a8d10 .event/or E_000001e04e3a8d10/0, E_000001e04e3a8d10/1, E_000001e04e3a8d10/2;
L_000001e04e3ffd70 .part L_000001e04e3ff9b0, 32, 1;
S_000001e04e39e480 .scope module, "AU" "arthimatic_unit" 6 22, 7 1 0, S_000001e04e384520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 33 "Y";
L_000001e04e3818c0 .functor XOR 32, v000001e04e3ff370_0, L_000001e04e3fff50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e04e3fb160_0 .net "A", 31 0, v000001e04e3fc490_0;  alias, 1 drivers
v000001e04e3fb8e0_0 .net "B", 31 0, v000001e04e3ff370_0;  alias, 1 drivers
v000001e04e3fba20_0 .net "B_xor", 31 0, L_000001e04e3818c0;  1 drivers
v000001e04e3fb980_0 .net "Y", 32 0, L_000001e04e3ff9b0;  alias, 1 drivers
v000001e04e3fb200_0 .net *"_ivl_0", 31 0, L_000001e04e3fff50;  1 drivers
L_000001e04e4400d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e04e3fbfc0_0 .net *"_ivl_11", 0 0, L_000001e04e4400d0;  1 drivers
v000001e04e3fbde0_0 .net *"_ivl_12", 32 0, L_000001e04e400f90;  1 drivers
v000001e04e3fb520_0 .net *"_ivl_14", 32 0, L_000001e04e400770;  1 drivers
L_000001e04e440118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e04e3fb340_0 .net *"_ivl_17", 31 0, L_000001e04e440118;  1 drivers
v000001e04e3fbac0_0 .net *"_ivl_4", 32 0, L_000001e04e3ff190;  1 drivers
L_000001e04e440088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e04e3fbc00_0 .net *"_ivl_7", 0 0, L_000001e04e440088;  1 drivers
v000001e04e3fb2a0_0 .net *"_ivl_8", 32 0, L_000001e04e3ff550;  1 drivers
v000001e04e3fb660_0 .net "sub", 0 0, v000001e04e3fb480_0;  alias, 1 drivers
LS_000001e04e3fff50_0_0 .concat [ 1 1 1 1], v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0;
LS_000001e04e3fff50_0_4 .concat [ 1 1 1 1], v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0;
LS_000001e04e3fff50_0_8 .concat [ 1 1 1 1], v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0;
LS_000001e04e3fff50_0_12 .concat [ 1 1 1 1], v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0;
LS_000001e04e3fff50_0_16 .concat [ 1 1 1 1], v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0;
LS_000001e04e3fff50_0_20 .concat [ 1 1 1 1], v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0;
LS_000001e04e3fff50_0_24 .concat [ 1 1 1 1], v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0;
LS_000001e04e3fff50_0_28 .concat [ 1 1 1 1], v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0, v000001e04e3fb480_0;
LS_000001e04e3fff50_1_0 .concat [ 4 4 4 4], LS_000001e04e3fff50_0_0, LS_000001e04e3fff50_0_4, LS_000001e04e3fff50_0_8, LS_000001e04e3fff50_0_12;
LS_000001e04e3fff50_1_4 .concat [ 4 4 4 4], LS_000001e04e3fff50_0_16, LS_000001e04e3fff50_0_20, LS_000001e04e3fff50_0_24, LS_000001e04e3fff50_0_28;
L_000001e04e3fff50 .concat [ 16 16 0 0], LS_000001e04e3fff50_1_0, LS_000001e04e3fff50_1_4;
L_000001e04e3ff190 .concat [ 32 1 0 0], v000001e04e3fc490_0, L_000001e04e440088;
L_000001e04e3ff550 .concat [ 32 1 0 0], L_000001e04e3818c0, L_000001e04e4400d0;
L_000001e04e400f90 .arith/sum 33, L_000001e04e3ff190, L_000001e04e3ff550;
L_000001e04e400770 .concat [ 1 32 0 0], v000001e04e3fb480_0, L_000001e04e440118;
L_000001e04e3ff9b0 .arith/sum 33, L_000001e04e400f90, L_000001e04e400770;
S_000001e04e39e610 .scope module, "LU" "logical_unit" 6 23, 8 1 0, S_000001e04e384520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 2 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v000001e04e3fbe80_0 .net "A", 31 0, v000001e04e3fc490_0;  alias, 1 drivers
v000001e04e3fbf20_0 .net "B", 31 0, v000001e04e3ff370_0;  alias, 1 drivers
v000001e04e3fb3e0_0 .var "Y", 31 0;
v000001e04e3fcdf0_0 .net "sel", 1 0, v000001e04e3fc060_0;  alias, 1 drivers
E_000001e04e3a8410 .event anyedge, v000001e04e3fc060_0, v000001e04e3fb160_0, v000001e04e3fb8e0_0;
S_000001e04e392e30 .scope module, "MU" "multipler" 6 25, 9 1 0, S_000001e04e384520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Y";
v000001e04e3fcd50_0 .net "A", 31 0, v000001e04e3fc490_0;  alias, 1 drivers
v000001e04e3fd7f0_0 .net "B", 31 0, v000001e04e3ff370_0;  alias, 1 drivers
v000001e04e3fd4d0_0 .net "Y", 31 0, L_000001e04e3ffb90;  alias, 1 drivers
L_000001e04e3ffb90 .arith/mult 32, v000001e04e3fc490_0, v000001e04e3ff370_0;
S_000001e04e392fc0 .scope module, "SU" "shifter_unit" 6 24, 10 1 0, S_000001e04e384520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 1 "shift";
    .port_info 2 /OUTPUT 32 "Y";
v000001e04e3fc2b0_0 .net "A", 31 0, v000001e04e3fc490_0;  alias, 1 drivers
v000001e04e3fc530_0 .net "Y", 31 0, L_000001e04e400d10;  alias, 1 drivers
v000001e04e3fda70_0 .net *"_ivl_0", 31 0, L_000001e04e400bd0;  1 drivers
L_000001e04e4401a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e04e3fc5d0_0 .net *"_ivl_10", 0 0, L_000001e04e4401a8;  1 drivers
v000001e04e3fce90_0 .net *"_ivl_2", 30 0, L_000001e04e400b30;  1 drivers
L_000001e04e440160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e04e3fc210_0 .net *"_ivl_4", 0 0, L_000001e04e440160;  1 drivers
v000001e04e3fcf30_0 .net *"_ivl_6", 31 0, L_000001e04e3ffaf0;  1 drivers
v000001e04e3fd2f0_0 .net *"_ivl_8", 30 0, L_000001e04e4008b0;  1 drivers
v000001e04e3fd890_0 .net "shift", 0 0, v000001e04e3fbd40_0;  alias, 1 drivers
L_000001e04e400b30 .part v000001e04e3fc490_0, 1, 31;
L_000001e04e400bd0 .concat [ 31 1 0 0], L_000001e04e400b30, L_000001e04e440160;
L_000001e04e4008b0 .part v000001e04e3fc490_0, 0, 31;
L_000001e04e3ffaf0 .concat [ 1 31 0 0], L_000001e04e4401a8, L_000001e04e4008b0;
L_000001e04e400d10 .functor MUXZ 32, L_000001e04e3ffaf0, L_000001e04e400bd0, v000001e04e3fbd40_0, C4<>;
S_000001e04e389960 .scope module, "TU" "transfer_unit" 6 26, 11 1 0, S_000001e04e384520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v000001e04e3fc670_0 .net "A", 31 0, v000001e04e3fc490_0;  alias, 1 drivers
v000001e04e3fcc10_0 .net "B", 31 0, v000001e04e3ff370_0;  alias, 1 drivers
v000001e04e3fdc50_0 .net "Y", 31 0, L_000001e04e3ffc30;  alias, 1 drivers
v000001e04e3fdb10_0 .net "sel", 0 0, v000001e04e3fbca0_0;  alias, 1 drivers
L_000001e04e3ffc30 .functor MUXZ 32, v000001e04e3fc490_0, v000001e04e3ff370_0, v000001e04e3fbca0_0, C4<>;
    .scope S_000001e04e39f0c0;
T_0 ;
    %wait E_000001e04e3a84d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e39f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e3fb480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e3fbb60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e04e3fc060_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e3fb5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e3fbd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e3fb7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e3fb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e3fbca0_0, 0, 1;
    %load/vec4 v000001e04e3fb700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e39f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e3fb480_0, 0, 1;
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e39f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fb480_0, 0, 1;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fbb60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e04e3fc060_0, 0, 2;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fbb60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e04e3fc060_0, 0, 2;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fbb60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e04e3fc060_0, 0, 2;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fbb60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e04e3fc060_0, 0, 2;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fb5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e3fbd40_0, 0, 1;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fb5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fbd40_0, 0, 1;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fb7a0_0, 0, 1;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e04e3fbca0_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fb840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e04e3fbca0_0, 0, 1;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e04e39e610;
T_1 ;
    %wait E_000001e04e3a8410;
    %load/vec4 v000001e04e3fcdf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e04e3fb3e0_0, 0, 32;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v000001e04e3fbe80_0;
    %load/vec4 v000001e04e3fbf20_0;
    %and;
    %store/vec4 v000001e04e3fb3e0_0, 0, 32;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000001e04e3fbe80_0;
    %load/vec4 v000001e04e3fbf20_0;
    %or;
    %store/vec4 v000001e04e3fb3e0_0, 0, 32;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001e04e3fbe80_0;
    %load/vec4 v000001e04e3fbf20_0;
    %xor;
    %store/vec4 v000001e04e3fb3e0_0, 0, 32;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000001e04e3fbe80_0;
    %inv;
    %store/vec4 v000001e04e3fb3e0_0, 0, 32;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e04e384520;
T_2 ;
    %wait E_000001e04e3a8d10;
    %load/vec4 v000001e04e3fc7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001e04e3fca30_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001e04e3fdbb0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e04e3fd1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e04e3fd570_0;
    %store/vec4 v000001e04e3fdbb0_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001e04e3fd930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001e04e3fc850_0;
    %store/vec4 v000001e04e3fdbb0_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001e04e3fd610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000001e04e3fc710_0;
    %store/vec4 v000001e04e3fdbb0_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001e04e3fcfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v000001e04e3fd250_0;
    %store/vec4 v000001e04e3fdbb0_0, 0, 32;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e04e3fdbb0_0, 0, 32;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e04e3a3970;
T_3 ;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v000001e04e3fc490_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001e04e3ff370_0, 0, 32;
    %vpi_call/w 3 14 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call/w 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e04e3a3970 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e04e400950_0, 0, 4;
    %vpi_call/w 3 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "32_bitTB.v";
    "top_alu.v";
    "controller.v";
    "data_path.v";
    "arthimatic_unit.v";
    "logical_unit.v";
    "multipler.v";
    "shifter_unit.v";
    "transfer_unit.v";
