// Seed: 1581960925
module module_0 (
    input tri0 id_0,
    input wor  id_1
    , id_3
);
  assign id_3 = 1 * 1;
  wire id_4, id_5;
  logic [-1 : -1] id_6;
  assign id_6 = id_6[-1'b0];
  always disable id_7;
  assign id_5 = id_1;
  wire id_8;
  assign id_6 = id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd74
) (
    output tri   id_0,
    input  tri1  id_1,
    output uwire id_2,
    output wand  id_3,
    output uwire id_4,
    input  wand  _id_5
);
  logic [-1 : id_5] id_7 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
