Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed May  1 16:17:12 2024
| Host         : brunoPC running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vespa_soc_wrapper_timing_summary_routed.rpt -pb vespa_soc_wrapper_timing_summary_routed.pb -rpx vespa_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : vespa_soc_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     39          
LUTAR-1    Warning           LUT drives async reset alert    65          
TIMING-16  Warning           Large setup violation           233         
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               69          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1151)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (197)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1151)
---------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: vespa_soc_i/UartSlave_0/inst/_UartBaudRate/tick_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_P/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_P/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[1]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[3]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[4]_P/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[5]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[6]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[7]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[8]_P/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[9]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/r_Enable_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/CONTROLUNIT/state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (197)
--------------------------------------------------
 There are 197 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -64.047    -1802.910                    398                  971        0.042        0.000                      0                  971        3.020        0.000                       0                   439  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -64.047    -1157.321                    378                  938        0.042        0.000                      0                  938        3.020        0.000                       0                   439  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin            -60.803     -645.589                     20                   33        0.401        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   
(none)        sys_clk_pin   sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          378  Failing Endpoints,  Worst Slack      -64.047ns,  Total Violation    -1157.321ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -64.047ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        70.893ns  (logic 40.907ns (57.703%)  route 29.986ns (42.297%))
  Logic Levels:           96  (CARRY4=29 LDCE=22 LUT2=22 LUT5=22 LUT6=1)
  Clock Path Skew:        -3.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    69.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    69.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    70.113 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    70.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.489 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.708 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    71.009    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    71.304 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    71.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    72.529 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    73.242    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    73.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    73.366    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.316    74.109    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.306    74.415 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.348    74.763    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    75.648 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.308    75.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    76.080 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    76.080    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    76.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.314    76.973    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X31Y45         LUT5 (Prop_lut5_I1_O)        0.301    77.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2/O
                         net (fo=1, routed)           0.480    77.754    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    78.639 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/Q
                         net (fo=2, routed)           0.453    79.091    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_n_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    79.215 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[31]_i_2/O
                         net (fo=1, routed)           0.000    79.215    vespa_soc_i/timerSlave_0/inst/inst_n_2
    SLICE_X26Y44         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502    14.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/C
                         clock pessimism              0.277    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)        0.032    15.168    vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -79.215    
  -------------------------------------------------------------------
                         slack                                -64.047    

Slack (VIOLATED) :        -61.047ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        67.891ns  (logic 39.019ns (57.473%)  route 28.872ns (42.527%))
  Logic Levels:           92  (CARRY4=28 LDCE=21 LUT2=21 LUT5=21 LUT6=1)
  Clock Path Skew:        -3.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    69.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    69.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    70.113 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    70.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.489 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.708 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    71.009    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    71.304 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    71.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    72.529 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    73.242    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    73.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    73.366    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.316    74.109    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.306    74.415 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.348    74.763    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    75.648 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.441    76.090    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    76.214 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[30]_i_1/O
                         net (fo=1, routed)           0.000    76.214    vespa_soc_i/timerSlave_0/inst/inst_n_3
    SLICE_X26Y44         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502    14.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/C
                         clock pessimism              0.277    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)        0.031    15.167    vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -76.214    
  -------------------------------------------------------------------
                         slack                                -61.047    

Slack (VIOLATED) :        -57.962ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        64.806ns  (logic 37.277ns (57.521%)  route 27.529ns (42.479%))
  Logic Levels:           88  (CARRY4=27 LDCE=20 LUT2=20 LUT5=20 LUT6=1)
  Clock Path Skew:        -3.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    69.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    69.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    70.113 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    70.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.489 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.708 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    71.009    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    71.304 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    71.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    72.529 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.476    73.005    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    73.129 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[29]_i_1/O
                         net (fo=1, routed)           0.000    73.129    vespa_soc_i/timerSlave_0/inst/inst_n_4
    SLICE_X26Y44         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502    14.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/C
                         clock pessimism              0.277    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)        0.031    15.167    vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -73.129    
  -------------------------------------------------------------------
                         slack                                -57.962    

Slack (VIOLATED) :        -55.052ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        61.897ns  (logic 35.378ns (57.156%)  route 26.519ns (42.844%))
  Logic Levels:           83  (CARRY4=25 LDCE=19 LUT2=19 LUT5=19 LUT6=1)
  Clock Path Skew:        -3.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    69.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.424    70.095    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.124    70.219 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[28]_i_1/O
                         net (fo=1, routed)           0.000    70.219    vespa_soc_i/timerSlave_0/inst/inst_n_5
    SLICE_X27Y43         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502    14.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/C
                         clock pessimism              0.277    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X27Y43         FDRE (Setup_fdre_C_D)        0.032    15.168    vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -70.219    
  -------------------------------------------------------------------
                         slack                                -55.052    

Slack (VIOLATED) :        -52.207ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        59.049ns  (logic 33.697ns (57.066%)  route 25.352ns (42.934%))
  Logic Levels:           79  (CARRY4=24 LDCE=18 LUT2=18 LUT5=18 LUT6=1)
  Clock Path Skew:        -3.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.671    67.247    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    67.371 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[27]_i_1/O
                         net (fo=1, routed)           0.000    67.371    vespa_soc_i/timerSlave_0/inst/inst_n_6
    SLICE_X26Y44         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502    14.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/C
                         clock pessimism              0.277    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)        0.029    15.165    vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -67.371    
  -------------------------------------------------------------------
                         slack                                -52.207    

Slack (VIOLATED) :        -48.963ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.807ns  (logic 31.796ns (56.975%)  route 24.011ns (43.025%))
  Logic Levels:           75  (CARRY4=23 LDCE=17 LUT2=17 LUT5=17 LUT6=1)
  Clock Path Skew:        -3.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.757    64.005    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X26Y42         LUT6 (Prop_lut6_I0_O)        0.124    64.129 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[26]_i_1/O
                         net (fo=1, routed)           0.000    64.129    vespa_soc_i/timerSlave_0/inst/inst_n_7
    SLICE_X26Y42         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.501    14.893    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y42         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[26]/C
                         clock pessimism              0.277    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X26Y42         FDRE (Setup_fdre_C_D)        0.032    15.167    vespa_soc_i/timerSlave_0/inst/o_RData_reg[26]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -64.130    
  -------------------------------------------------------------------
                         slack                                -48.963    

Slack (VIOLATED) :        -45.665ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.509ns  (logic 30.054ns (57.235%)  route 22.455ns (42.765%))
  Logic Levels:           71  (CARRY4=22 LDCE=16 LUT2=16 LUT5=16 LUT6=1)
  Clock Path Skew:        -3.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.427    60.708    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.124    60.832 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[25]_i_1/O
                         net (fo=1, routed)           0.000    60.832    vespa_soc_i/timerSlave_0/inst/inst_n_8
    SLICE_X27Y43         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502    14.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/C
                         clock pessimism              0.277    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X27Y43         FDRE (Setup_fdre_C_D)        0.031    15.167    vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -60.832    
  -------------------------------------------------------------------
                         slack                                -45.665    

Slack (VIOLATED) :        -42.608ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        49.449ns  (logic 28.155ns (56.938%)  route 21.294ns (43.062%))
  Logic Levels:           66  (CARRY4=20 LDCE=15 LUT2=15 LUT5=15 LUT6=1)
  Clock Path Skew:        -3.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.564    57.647    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124    57.771 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[24]_i_1/O
                         net (fo=1, routed)           0.000    57.771    vespa_soc_i/timerSlave_0/inst/inst_n_9
    SLICE_X25Y43         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.498    14.890    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X25Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[24]/C
                         clock pessimism              0.277    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)        0.031    15.163    vespa_soc_i/timerSlave_0/inst/o_RData_reg[24]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -57.771    
  -------------------------------------------------------------------
                         slack                                -42.608    

Slack (VIOLATED) :        -39.163ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.006ns  (logic 26.474ns (57.545%)  route 19.532ns (42.455%))
  Logic Levels:           62  (CARRY4=19 LDCE=14 LUT2=14 LUT5=14 LUT6=1)
  Clock Path Skew:        -3.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.427    54.204    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.124    54.328 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[23]_i_1/O
                         net (fo=1, routed)           0.000    54.328    vespa_soc_i/timerSlave_0/inst/inst_n_10
    SLICE_X27Y43         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502    14.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]/C
                         clock pessimism              0.277    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X27Y43         FDRE (Setup_fdre_C_D)        0.029    15.165    vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -54.328    
  -------------------------------------------------------------------
                         slack                                -39.163    

Slack (VIOLATED) :        -36.469ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        43.307ns  (logic 24.586ns (56.771%)  route 18.721ns (43.229%))
  Logic Levels:           58  (CARRY4=18 LDCE=13 LUT2=13 LUT5=13 LUT6=1)
  Clock Path Skew:        -3.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.838    51.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.124    51.630 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[22]_i_1/O
                         net (fo=1, routed)           0.000    51.630    vespa_soc_i/timerSlave_0/inst/inst_n_11
    SLICE_X25Y43         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.498    14.890    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X25Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[22]/C
                         clock pessimism              0.277    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)        0.029    15.161    vespa_soc_i/timerSlave_0/inst/o_RData_reg[22]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -51.630    
  -------------------------------------------------------------------
                         slack                                -36.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.226ns (57.160%)  route 0.169ns (42.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X21Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[4]/Q
                         net (fo=2, routed)           0.169     1.768    vespa_soc_i/UartSlave_0/inst/_UartRx/Q[4]
    SLICE_X22Y35         LUT6 (Prop_lut6_I4_O)        0.098     1.866 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.866    vespa_soc_i/UartSlave_0/inst/_UartRx_n_5
    SLICE_X22Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X22Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.091     1.824    vespa_soc_i/UartSlave_0/inst/o_RData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.127%)  route 0.226ns (54.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X21Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[0]/Q
                         net (fo=2, routed)           0.226     1.837    vespa_soc_i/UartSlave_0/inst/_UartRx/Q[0]
    SLICE_X22Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    vespa_soc_i/UartSlave_0/inst/_UartRx_n_9
    SLICE_X22Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X22Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[0]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.092     1.825    vespa_soc_i/UartSlave_0/inst/o_RData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.671%)  route 0.182ns (56.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.564     1.476    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/i_Clk
    SLICE_X7Y34          FDRE                                         r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[8]/Q
                         net (fo=9, routed)           0.182     1.799    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y6          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.871     2.031    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.532    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.715    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.358%)  route 0.192ns (57.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.564     1.476    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/i_Clk
    SLICE_X7Y34          FDRE                                         r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[6]/Q
                         net (fo=9, routed)           0.192     1.809    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y6          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.871     2.031    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.532    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.715    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.094%)  route 0.278ns (59.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X21Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[1]/Q
                         net (fo=2, routed)           0.278     1.889    vespa_soc_i/UartSlave_0/inst/_UartRx/Q[1]
    SLICE_X22Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.934 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.934    vespa_soc_i/UartSlave_0/inst/_UartRx_n_8
    SLICE_X22Y36         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X22Y36         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[1]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.091     1.824    vespa_soc_i/UartSlave_0/inst/o_RData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.559     1.471    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X29Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.668    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X29Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X29Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X29Y32         FDPE (Hold_fdpe_C_D)         0.075     1.546    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.581     1.493    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X1Y36          FDRE                                         r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.121     1.755    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/p_0_in[1]
    SLICE_X0Y36          SRL16E                                       r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.848     2.007    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X0Y36          SRL16E                                       r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.501     1.506    
    SLICE_X0Y36          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.621    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.803%)  route 0.279ns (57.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.567     1.479    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/i_Clk
    SLICE_X6Y40          FDRE                                         r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[31]/Q
                         net (fo=4, routed)           0.161     1.805    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/ALU/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16[30]
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/ALU/rf1_i_2/O
                         net (fo=2, routed)           0.118     1.967    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[31]
    RAMB36_X0Y7          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.873     2.033    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.534    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.296     1.830    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.247%)  route 0.224ns (57.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.567     1.479    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/i_Clk
    SLICE_X6Y41          FDRE                                         r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[19]/Q
                         net (fo=3, routed)           0.224     1.867    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y8          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.878     2.038    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.722    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.556%)  route 0.245ns (63.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.563     1.475    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/i_Clk
    SLICE_X7Y33          FDRE                                         r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/PC_reg[4]/Q
                         net (fo=9, routed)           0.245     1.861    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y6          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.871     2.031    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.532    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.715    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         10.000      7.424      RAMB18_X1Y12  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         10.000      7.424      RAMB18_X1Y12  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X20Y45  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X20Y45  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y32  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X30Y32  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X0Y41   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X0Y41   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X0Y36   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X0Y36   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X0Y36   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X0Y36   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y45  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y45  vespa_soc_i/DataMemory_0/inst/_Bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y32  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y32  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y41   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y41   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y36   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y36   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y36   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y36   vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           20  Failing Endpoints,  Worst Slack      -60.803ns,  Total Violation     -645.589ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -60.803ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        70.125ns  (logic 39.891ns (56.885%)  route 30.234ns (43.115%))
  Logic Levels:           94  (CARRY4=29 LDCE=21 LUT2=22 LUT5=22)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.498ns = ( 17.498 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    69.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    69.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    70.113 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    70.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.489 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.708 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    71.009    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    71.304 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    71.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    72.529 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    73.242    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    73.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    73.366    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.316    74.109    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.306    74.415 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.348    74.763    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    75.648 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.308    75.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    76.080 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    76.080    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    76.658 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.592    77.251    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.294    77.545 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           0.903    78.448    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1_n_2
    SLICE_X28Y46         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894    15.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100    15.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522    15.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.499    17.498    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X28Y46         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/C
                         clock pessimism              0.767    18.265    
                         clock uncertainty           -0.035    18.230    
    SLICE_X28Y46         FDPE (Recov_fdpe_C_PRE)     -0.585    17.645    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P
  -------------------------------------------------------------------
                         required time                         17.645    
                         arrival time                         -78.448    
  -------------------------------------------------------------------
                         slack                                -60.803    

Slack (VIOLATED) :        -58.908ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        68.247ns  (logic 38.005ns (55.688%)  route 30.242ns (44.312%))
  Logic Levels:           90  (CARRY4=28 LDCE=20 LUT2=21 LUT5=21)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.498ns = ( 17.498 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    69.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    69.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    70.113 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    70.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.489 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.708 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    71.009    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    71.304 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    71.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    72.529 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    73.242    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    73.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    73.366    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.853    74.647    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.301    74.948 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           1.621    76.569    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1_n_2
    SLICE_X30Y46         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894    15.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100    15.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522    15.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.499    17.498    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X30Y46         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/C
                         clock pessimism              0.767    18.265    
                         clock uncertainty           -0.035    18.230    
    SLICE_X30Y46         FDPE (Recov_fdpe_C_PRE)     -0.569    17.661    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P
  -------------------------------------------------------------------
                         required time                         17.661    
                         arrival time                         -76.569    
  -------------------------------------------------------------------
                         slack                                -58.908    

Slack (VIOLATED) :        -55.548ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        64.893ns  (logic 36.260ns (55.877%)  route 28.633ns (44.123%))
  Logic Levels:           86  (CARRY4=27 LDCE=19 LUT2=20 LUT5=20)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.498ns = ( 17.498 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    69.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    69.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    70.113 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    70.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.489 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.708 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.577    71.285    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.287    71.572 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           1.643    73.215    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1_n_2
    SLICE_X27Y46         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894    15.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100    15.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522    15.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.499    17.498    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X27Y46         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/C
                         clock pessimism              0.767    18.265    
                         clock uncertainty           -0.035    18.230    
    SLICE_X27Y46         FDPE (Recov_fdpe_C_PRE)     -0.563    17.667    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P
  -------------------------------------------------------------------
                         required time                         17.667    
                         arrival time                         -73.215    
  -------------------------------------------------------------------
                         slack                                -55.548    

Slack (VIOLATED) :        -52.426ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        61.767ns  (logic 34.351ns (55.614%)  route 27.416ns (44.386%))
  Logic Levels:           81  (CARRY4=25 LDCE=18 LUT2=19 LUT5=19)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.498ns = ( 17.498 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.302    68.437 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           1.652    70.089    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1_n_2
    SLICE_X26Y45         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894    15.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100    15.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522    15.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.499    17.498    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X26Y45         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/C
                         clock pessimism              0.767    18.265    
                         clock uncertainty           -0.035    18.230    
    SLICE_X26Y45         FDPE (Recov_fdpe_C_PRE)     -0.567    17.663    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P
  -------------------------------------------------------------------
                         required time                         17.663    
                         arrival time                         -70.089    
  -------------------------------------------------------------------
                         slack                                -52.426    

Slack (VIOLATED) :        -49.380ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        58.704ns  (logic 32.668ns (55.649%)  route 26.036ns (44.351%))
  Logic Levels:           77  (CARRY4=24 LDCE=17 LUT2=18 LUT5=18)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.499ns = ( 17.499 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.592    65.001    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.294    65.295 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           1.731    67.026    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1_n_2
    SLICE_X30Y49         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894    15.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100    15.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522    15.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.500    17.499    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X30Y49         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/C
                         clock pessimism              0.767    18.266    
                         clock uncertainty           -0.035    18.231    
    SLICE_X30Y49         FDPE (Recov_fdpe_C_PRE)     -0.585    17.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P
  -------------------------------------------------------------------
                         required time                         17.646    
                         arrival time                         -67.026    
  -------------------------------------------------------------------
                         slack                                -49.380    

Slack (VIOLATED) :        -46.339ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.680ns  (logic 30.780ns (55.280%)  route 24.900ns (44.720%))
  Logic Levels:           73  (CARRY4=23 LDCE=16 LUT2=17 LUT5=17)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.499ns = ( 17.499 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.584    61.848    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X30Y46         LUT5 (Prop_lut5_I0_O)        0.299    62.147 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           1.856    64.002    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_1_n_2
    SLICE_X30Y48         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894    15.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100    15.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522    15.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.500    17.499    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X30Y48         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_P/C
                         clock pessimism              0.767    18.266    
                         clock uncertainty           -0.035    18.231    
    SLICE_X30Y48         FDPE (Recov_fdpe_C_PRE)     -0.568    17.663    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_P
  -------------------------------------------------------------------
                         required time                         17.663    
                         arrival time                         -64.002    
  -------------------------------------------------------------------
                         slack                                -46.339    

Slack (VIOLATED) :        -43.897ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        53.235ns  (logic 29.071ns (54.608%)  route 24.164ns (45.392%))
  Logic Levels:           69  (CARRY4=22 LDCE=15 LUT2=16 LUT5=16)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.498ns = ( 17.498 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           1.243    59.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I0_O)        0.321    59.881 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1/O
                         net (fo=2, routed)           1.676    61.558    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_1_n_2
    SLICE_X30Y45         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894    15.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100    15.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522    15.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.499    17.498    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X30Y45         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P/C
                         clock pessimism              0.767    18.265    
                         clock uncertainty           -0.035    18.230    
    SLICE_X30Y45         FDPE (Recov_fdpe_C_PRE)     -0.569    17.661    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_P
  -------------------------------------------------------------------
                         required time                         17.661    
                         arrival time                         -61.558    
  -------------------------------------------------------------------
                         slack                                -43.897    

Slack (VIOLATED) :        -40.231ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        49.571ns  (logic 27.161ns (54.792%)  route 22.410ns (45.208%))
  Logic Levels:           64  (CARRY4=20 LDCE=14 LUT2=15 LUT5=15)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.499ns = ( 17.499 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.674    55.554    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I0_O)        0.335    55.889 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           2.004    57.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_1_n_2
    SLICE_X30Y47         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894    15.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100    15.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522    15.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.500    17.499    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X30Y47         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_P/C
                         clock pessimism              0.767    18.266    
                         clock uncertainty           -0.035    18.231    
    SLICE_X30Y47         FDPE (Recov_fdpe_C_PRE)     -0.569    17.662    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_P
  -------------------------------------------------------------------
                         required time                         17.662    
                         arrival time                         -57.893    
  -------------------------------------------------------------------
                         slack                                -40.231    

Slack (VIOLATED) :        -37.144ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.467ns  (logic 25.458ns (54.787%)  route 21.009ns (45.213%))
  Logic Levels:           60  (CARRY4=19 LDCE=13 LUT2=14 LUT5=14)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.499ns = ( 17.499 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.592    52.408    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X28Y43         LUT5 (Prop_lut5_I0_O)        0.294    52.702 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           2.087    54.790    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1_n_2
    SLICE_X28Y48         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894    15.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100    15.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522    15.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.500    17.499    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X28Y48         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/C
                         clock pessimism              0.767    18.266    
                         clock uncertainty           -0.035    18.231    
    SLICE_X28Y48         FDPE (Recov_fdpe_C_PRE)     -0.585    17.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P
  -------------------------------------------------------------------
                         required time                         17.646    
                         arrival time                         -54.790    
  -------------------------------------------------------------------
                         slack                                -37.144    

Slack (VIOLATED) :        -33.551ns  (required time - arrival time)
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        42.894ns  (logic 23.570ns (54.950%)  route 19.324ns (45.050%))
  Logic Levels:           56  (CARRY4=18 LDCE=12 LUT2=13 LUT5=13)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.499ns = ( 17.499 - 10.000 ) 
    Source Clock Delay      (SCD):    8.322ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.436    49.103    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X28Y43         LUT5 (Prop_lut5_I0_O)        0.299    49.402 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           1.814    51.216    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_1_n_2
    SLICE_X31Y48         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894    15.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100    15.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522    15.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.500    17.499    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X31Y48         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_P/C
                         clock pessimism              0.767    18.266    
                         clock uncertainty           -0.035    18.231    
    SLICE_X31Y48         FDPE (Recov_fdpe_C_PRE)     -0.566    17.665    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_P
  -------------------------------------------------------------------
                         required time                         17.665    
                         arrival time                         -51.216    
  -------------------------------------------------------------------
                         slack                                -33.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.183ns (9.847%)  route 1.675ns (90.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.562     1.474    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/Q
                         net (fo=66, routed)          0.806     2.421    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[1]
    SLICE_X29Y40         LUT5 (Prop_lut5_I2_O)        0.042     2.463 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           0.869     3.333    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_1_n_2
    SLICE_X31Y41         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.027     2.186    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.056     2.242 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.479    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.508 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          0.830     3.338    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X31Y41         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_P/C
                         clock pessimism             -0.247     3.091    
    SLICE_X31Y41         FDPE (Remov_fdpe_C_PRE)     -0.160     2.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_P
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.185ns (9.839%)  route 1.695ns (90.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.562     1.474    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/Q
                         net (fo=66, routed)          1.356     2.971    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[1]
    SLICE_X28Y45         LUT5 (Prop_lut5_I2_O)        0.044     3.015 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           0.339     3.354    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1_n_2
    SLICE_X28Y46         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.027     2.186    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.056     2.242 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.479    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.508 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          0.831     3.339    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X28Y46         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/C
                         clock pessimism             -0.247     3.092    
    SLICE_X28Y46         FDPE (Remov_fdpe_C_PRE)     -0.144     2.948    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.559     1.471    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X29Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.599 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.763    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X31Y32         FDPE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X31Y32         FDPE (Remov_fdpe_C_PRE)     -0.149     1.336    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.188ns (9.432%)  route 1.805ns (90.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.562     1.474    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  vespa_soc_i/timerSlave_0/inst/r_Enable_reg/Q
                         net (fo=65, routed)          1.032     2.648    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[0]
    SLICE_X28Y41         LUT5 (Prop_lut5_I4_O)        0.047     2.695 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.773     3.467    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_1_n_2
    SLICE_X29Y47         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.027     2.186    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.056     2.242 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.479    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.508 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          0.832     3.340    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X29Y47         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_P/C
                         clock pessimism             -0.247     3.093    
    SLICE_X29Y47         FDPE (Remov_fdpe_C_PRE)     -0.168     2.925    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.184ns (9.096%)  route 1.839ns (90.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.562     1.474    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q
                         net (fo=66, routed)          1.125     2.741    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[2]
    SLICE_X31Y45         LUT5 (Prop_lut5_I3_O)        0.043     2.784 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           0.713     3.497    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1_n_2
    SLICE_X30Y46         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.027     2.186    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.056     2.242 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.479    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.508 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          0.831     3.339    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X30Y46         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/C
                         clock pessimism             -0.247     3.092    
    SLICE_X30Y46         FDPE (Remov_fdpe_C_PRE)     -0.138     2.954    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.186ns (9.157%)  route 1.845ns (90.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.562     1.474    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/Q
                         net (fo=66, routed)          1.098     2.714    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[1]
    SLICE_X28Y44         LUT5 (Prop_lut5_I2_O)        0.045     2.759 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           0.747     3.506    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1_n_2
    SLICE_X30Y49         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.027     2.186    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.056     2.242 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.479    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.508 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          0.832     3.340    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X30Y49         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/C
                         clock pessimism             -0.247     3.093    
    SLICE_X30Y49         FDPE (Remov_fdpe_C_PRE)     -0.144     2.949    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.184ns (9.072%)  route 1.844ns (90.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.562     1.474    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[0]/Q
                         net (fo=66, routed)          1.037     2.652    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[1]
    SLICE_X31Y41         LUT5 (Prop_lut5_I2_O)        0.043     2.695 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_1/O
                         net (fo=2, routed)           0.807     3.502    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_1_n_2
    SLICE_X27Y44         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.027     2.186    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.056     2.242 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.479    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.508 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          0.831     3.339    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X27Y44         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_P/C
                         clock pessimism             -0.247     3.092    
    SLICE_X27Y44         FDPE (Remov_fdpe_C_PRE)     -0.160     2.932    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_P
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.185ns (9.009%)  route 1.869ns (90.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.562     1.474    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  vespa_soc_i/timerSlave_0/inst/r_Enable_reg/Q
                         net (fo=65, routed)          0.989     2.605    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[0]
    SLICE_X28Y43         LUT5 (Prop_lut5_I4_O)        0.044     2.649 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           0.879     3.528    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_1_n_2
    SLICE_X28Y48         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.027     2.186    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.056     2.242 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.479    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.508 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          0.832     3.340    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X28Y48         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P/C
                         clock pessimism             -0.247     3.093    
    SLICE_X28Y48         FDPE (Remov_fdpe_C_PRE)     -0.144     2.949    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_P
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.183ns (8.735%)  route 1.912ns (91.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.562     1.474    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q
                         net (fo=66, routed)          1.238     2.853    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[2]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.042     2.895 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_1/O
                         net (fo=2, routed)           0.674     3.569    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_1_n_2
    SLICE_X26Y43         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.027     2.186    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.056     2.242 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.479    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.508 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          0.831     3.339    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X26Y43         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_P/C
                         clock pessimism             -0.247     3.092    
    SLICE_X26Y43         FDPE (Remov_fdpe_C_PRE)     -0.162     2.930    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_P
  -------------------------------------------------------------------
                         required time                         -2.930    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.183ns (8.590%)  route 1.947ns (91.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.562     1.474    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y37         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vespa_soc_i/timerSlave_0/inst/r_Mode_reg[1]/Q
                         net (fo=66, routed)          1.203     2.818    vespa_soc_i/timerSlave_0/inst/inst/p_5_in[2]
    SLICE_X31Y40         LUT5 (Prop_lut5_I3_O)        0.042     2.860 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_1/O
                         net (fo=2, routed)           0.745     3.605    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_1_n_2
    SLICE_X27Y41         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.027     2.186    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.056     2.242 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     2.479    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.508 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          0.830     3.338    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X27Y41         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_P/C
                         clock pessimism             -0.247     3.091    
    SLICE_X27Y41         FDPE (Remov_fdpe_C_PRE)     -0.157     2.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_P
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  0.670    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.567ns (34.036%)  route 3.037ns (65.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  RST_IBUF_inst/O
                         net (fo=411, routed)         3.037     4.604    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X29Y32         FDPE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.494     4.886    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X29Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.567ns (34.036%)  route 3.037ns (65.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  RST_IBUF_inst/O
                         net (fo=411, routed)         3.037     4.604    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X29Y32         FDPE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.494     4.886    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X29Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.334ns (18.997%)  route 1.424ns (81.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  RST_IBUF_inst/O
                         net (fo=411, routed)         1.424     1.758    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X29Y32         FDPE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X29Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.334ns (18.997%)  route 1.424ns (81.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  RST_IBUF_inst/O
                         net (fo=411, routed)         1.424     1.758    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X29Y32         FDPE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X29Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.402ns  (logic 0.580ns (24.149%)  route 1.822ns (75.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.668     5.337    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.793 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.836     6.629    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.753 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=2, routed)           0.986     7.739    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/rd_rst_i
    SLICE_X27Y30         FDCE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.491     4.884    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/clk
    SLICE_X27Y30         FDCE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 0.580ns (26.975%)  route 1.570ns (73.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.668     5.337    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.793 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.836     6.629    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.753 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=2, routed)           0.734     7.487    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_rst_i
    RAMB18_X1Y12         FIFO18E1                                     f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.538     4.930    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X1Y12         FIFO18E1                                     r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.331ns  (logic 0.478ns (35.900%)  route 0.853ns (64.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.666     5.335    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.478     5.813 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.853     6.666    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.492     4.885    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.580ns (52.913%)  route 0.516ns (47.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.668     5.337    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.793 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.516     6.309    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.433 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     6.433    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1_n_2
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.494     4.886    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.832ns  (logic 0.478ns (57.419%)  route 0.354ns (42.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.666     5.335    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.478     5.813 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.354     6.167    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.492     4.885    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.478ns (58.722%)  route 0.336ns (41.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.666     5.335    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.478     5.813 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.336     6.149    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.492     4.885    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.666     5.335    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.190     6.043    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.492     4.885    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.666     5.335    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.518     5.853 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.190     6.043    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.492     4.885    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.456ns (68.148%)  route 0.213ns (31.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.668     5.337    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDPE (Prop_fdpe_C_Q)         0.456     5.793 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.213     6.006    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X30Y32         SRL16E                                       r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.494     4.886    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X30Y32         SRL16E                                       r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.056     1.690    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.824     1.983    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.056     1.690    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.824     1.983    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.559     1.471    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.079     1.691    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X30Y32         SRL16E                                       r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X30Y32         SRL16E                                       r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.116     1.734    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.824     1.983    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.749%)  route 0.117ns (44.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.117     1.736    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.824     1.983    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.559     1.471    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.179     1.791    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.836 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.836    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1_n_2
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X31Y32         FDPE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.148ns (34.064%)  route 0.286ns (65.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.286     1.905    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.824     1.983    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.209ns (31.424%)  route 0.456ns (68.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.163     1.797    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.842 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=2, routed)           0.293     2.135    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_rst_i
    RAMB18_X1Y12         FIFO18E1                                     f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.868     2.028    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X1Y12         FIFO18E1                                     r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.209ns (27.583%)  route 0.549ns (72.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y31         FDRE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.163     1.797    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.842 f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=2, routed)           0.386     2.228    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/rd_rst_i
    SLICE_X27Y30         FDCE                                         f  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.823     1.982    vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/clk
    SLICE_X27Y30         FDCE                                         r  vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gv.gv4.VALID_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        70.590ns  (logic 39.668ns (56.195%)  route 30.922ns (43.805%))
  Logic Levels:           91  (CARRY4=26 IBUF=1 LDCE=21 LUT2=21 LUT5=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    62.508 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    62.826    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    62.950 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    62.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.326 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.545 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    63.846    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    64.141 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    64.481    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    65.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    66.079    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    66.203 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    66.203    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    66.630 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.316    66.945    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.306    67.251 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.348    67.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    68.485 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.308    68.793    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    68.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    68.917    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    69.495 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.314    69.809    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X31Y45         LUT5 (Prop_lut5_I1_O)        0.301    70.110 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2/O
                         net (fo=1, routed)           0.480    70.590    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2
    SLICE_X27Y45         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        67.600ns  (logic 37.780ns (55.888%)  route 29.820ns (44.112%))
  Logic Levels:           87  (CARRY4=25 IBUF=1 LDCE=20 LUT2=20 LUT5=21)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    62.508 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    62.826    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    62.950 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    62.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.326 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.545 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    63.846    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    64.141 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    64.481    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    65.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    66.079    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    66.203 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    66.203    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    66.630 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.316    66.945    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.306    67.251 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.348    67.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X29Y45         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.481ns  (logic 36.038ns (55.890%)  route 28.443ns (44.110%))
  Logic Levels:           83  (CARRY4=24 IBUF=1 LDCE=19 LUT2=19 LUT5=20)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    62.508 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    62.826    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    62.950 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    62.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.326 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.545 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    63.846    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    64.141 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    64.481    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.610ns  (logic 34.126ns (55.390%)  route 27.484ns (44.610%))
  Logic Levels:           78  (CARRY4=22 IBUF=1 LDCE=18 LUT2=18 LUT5=19)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.515ns  (logic 32.445ns (55.448%)  route 26.070ns (44.552%))
  Logic Levels:           74  (CARRY4=21 IBUF=1 LDCE=17 LUT2=17 LUT5=18)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.200ns  (logic 30.557ns (55.356%)  route 24.643ns (44.644%))
  Logic Levels:           70  (CARRY4=20 IBUF=1 LDCE=16 LUT2=16 LUT5=17)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.233ns  (logic 28.815ns (55.167%)  route 23.418ns (44.833%))
  Logic Levels:           66  (CARRY4=19 IBUF=1 LDCE=15 LUT2=15 LUT5=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.022ns  (logic 26.903ns (54.880%)  route 22.119ns (45.120%))
  Logic Levels:           61  (CARRY4=17 IBUF=1 LDCE=14 LUT2=14 LUT5=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.729ns  (logic 25.235ns (55.183%)  route 20.494ns (44.817%))
  Logic Levels:           57  (CARRY4=16 IBUF=1 LDCE=13 LUT2=13 LUT5=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.619ns  (logic 23.347ns (54.781%)  route 19.272ns (45.219%))
  Logic Levels:           53  (CARRY4=15 IBUF=1 LDCE=12 LUT2=12 LUT5=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/tx_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P/C
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P/Q
                         net (fo=1, routed)           0.054     0.195    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P_n_2
    SLICE_X23Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.240 r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_bit_i_2/O
                         net (fo=1, routed)           0.000     0.240    vespa_soc_i/UartSlave_0/inst/_UartTx/tx_bit_i_2_n_2
    SLICE_X23Y33         FDPE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.917%)  route 0.114ns (38.083%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/C
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/Q
                         net (fo=1, routed)           0.114     0.255    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P_n_2
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.045     0.300 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[4]_P_i_1/O
                         net (fo=1, routed)           0.000     0.300    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[4]
    SLICE_X22Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/counter_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDPE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/FSM_onehot_state_reg[0]/C
    SLICE_X30Y33         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  vespa_soc_i/UartSlave_0/inst/_UartRx/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.095     0.259    vespa_soc_i/UartSlave_0/inst/_UartRx/FSM_onehot_state_reg_n_2_[0]
    SLICE_X31Y33         LUT5 (Prop_lut5_I0_O)        0.045     0.304 r  vespa_soc_i/UartSlave_0/inst/_UartRx/counter[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.304    vespa_soc_i/UartSlave_0/inst/_UartRx/counter[0]_P_i_1_n_2
    SLICE_X31Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/counter_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[1]/C
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[1]/Q
                         net (fo=3, routed)           0.091     0.219    vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg_n_2_[1]
    SLICE_X22Y31         LUT6 (Prop_lut6_I1_O)        0.099     0.318 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    vespa_soc_i/UartSlave_0/inst/_UartTx/counter[2]_i_1_n_2
    SLICE_X22Y31         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.209ns (62.654%)  route 0.125ns (37.346%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDSE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[1]/C
    SLICE_X28Y35         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[1]/Q
                         net (fo=2, routed)           0.125     0.289    vespa_soc_i/UartSlave_0/inst/_UartRx/in5[0]
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.334 r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    vespa_soc_i/UartSlave_0/inst/_UartRx/buffer[0]_i_1_n_2
    SLICE_X28Y35         FDSE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[6]_P/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[6]_P/C
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[6]_P/Q
                         net (fo=1, routed)           0.164     0.305    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[6]_P_n_2
    SLICE_X22Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.350 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[5]_P_i_1/O
                         net (fo=1, routed)           0.000     0.350    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[5]
    SLICE_X22Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.163%)  route 0.164ns (46.837%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[2]/C
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[2]/Q
                         net (fo=2, routed)           0.164     0.305    vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg_n_2_[2]
    SLICE_X22Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    vespa_soc_i/UartSlave_0/inst/_UartTx/state__0[0]
    SLICE_X22Y32         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[0]/C
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[0]/Q
                         net (fo=4, routed)           0.196     0.337    vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg_n_2_[0]
    SLICE_X22Y31         LUT5 (Prop_lut5_I0_O)        0.042     0.379 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    vespa_soc_i/UartSlave_0/inst/_UartTx/counter[1]_i_1_n_2
    SLICE_X22Y31         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[0]/C
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[0]/Q
                         net (fo=4, routed)           0.196     0.337    vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg_n_2_[0]
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.045     0.382 r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    vespa_soc_i/UartSlave_0/inst/_UartTx/counter[0]_i_1_n_2
    SLICE_X22Y31         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/counter_reg[2]_P/C
                            (rising edge-triggered cell FDRE)
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartRx/counter_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.230ns (59.415%)  route 0.157ns (40.585%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/counter_reg[2]_P/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vespa_soc_i/UartSlave_0/inst/_UartRx/counter_reg[2]_P/Q
                         net (fo=3, routed)           0.157     0.285    vespa_soc_i/UartSlave_0/inst/_UartRx/counter_reg[2]_P_n_2
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.102     0.387 r  vespa_soc_i/UartSlave_0/inst/_UartRx/counter[2]_P_i_1/O
                         net (fo=1, routed)           0.000     0.387    vespa_soc_i/UartSlave_0/inst/_UartRx/counter[2]_P_i_1_n_2
    SLICE_X31Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartRx/counter_reg[2]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        69.431ns  (logic 39.898ns (57.464%)  route 29.533ns (42.536%))
  Logic Levels:           94  (CARRY4=29 LDCE=21 LUT2=22 LUT5=22)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    69.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    69.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    70.113 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    70.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.489 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.708 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    71.009    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    71.304 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    71.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    72.529 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    73.242    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    73.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    73.366    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.793 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.316    74.109    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.306    74.415 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.348    74.763    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    75.648 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.308    75.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    76.080 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    76.080    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    76.658 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.314    76.973    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X31Y45         LUT5 (Prop_lut5_I1_O)        0.301    77.274 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2/O
                         net (fo=1, routed)           0.480    77.754    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2
    SLICE_X27Y45         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.441ns  (logic 38.010ns (57.209%)  route 28.431ns (42.791%))
  Logic Levels:           90  (CARRY4=28 LDCE=20 LUT2=21 LUT5=21)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    69.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    69.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    70.113 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    70.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.489 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.708 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    71.009    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    71.304 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    71.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    72.529 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    73.242    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    73.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    73.366    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    73.793 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.316    74.109    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.306    74.415 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.348    74.763    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X29Y45         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.322ns  (logic 36.268ns (57.276%)  route 27.054ns (42.724%))
  Logic Levels:           86  (CARRY4=27 LDCE=19 LUT2=20 LUT5=20)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    69.672 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    69.989    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    70.113 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    70.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.489 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    70.489    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.708 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    71.009    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    71.304 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    71.644    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.451ns  (logic 34.356ns (56.833%)  route 26.095ns (43.167%))
  Logic Levels:           81  (CARRY4=25 LDCE=18 LUT2=19 LUT5=19)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    66.576 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    67.202    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    67.326 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    67.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    67.678 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    68.135    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    68.442 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    68.774    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.356ns  (logic 32.675ns (56.969%)  route 24.681ns (43.031%))
  Logic Levels:           77  (CARRY4=24 LDCE=17 LUT2=18 LUT5=18)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    63.249 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    63.707    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    63.831 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    63.831    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    64.409 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    64.723    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    65.024 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    65.678    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.041ns  (logic 30.787ns (56.969%)  route 23.254ns (43.031%))
  Logic Levels:           73  (CARRY4=23 LDCE=16 LUT2=17 LUT5=17)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    60.281 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    60.712    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.836 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    60.836    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    61.263 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    61.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    61.881 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    62.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.074ns  (logic 29.045ns (56.869%)  route 22.029ns (43.131%))
  Logic Levels:           69  (CARRY4=22 LDCE=15 LUT2=16 LUT5=16)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    57.083 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    57.598    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    57.722 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    57.722    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.098 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    58.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    58.317 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    58.620    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    58.915 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    59.396    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.863ns  (logic 27.133ns (56.689%)  route 20.730ns (43.311%))
  Logic Levels:           64  (CARRY4=20 LDCE=14 LUT2=15 LUT5=15)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.778 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    54.403    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    54.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    54.527    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    54.879 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    55.491    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    55.798 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    56.185    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.570ns  (logic 25.465ns (57.135%)  route 19.105ns (42.865%))
  Logic Levels:           60  (CARRY4=19 LDCE=13 LUT2=14 LUT5=14)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    50.667 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    51.114    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    51.238 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    51.238    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    51.816 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    52.261    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    52.562 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    52.893    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.460ns  (logic 23.577ns (56.867%)  route 17.883ns (43.133%))
  Logic Levels:           56  (CARRY4=18 LDCE=12 LUT2=13 LUT5=13)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         2.167     5.836    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.124     5.960 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.591     6.550    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.651 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.671     8.322    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X33Y38         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.456     8.778 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P/Q
                         net (fo=3, routed)           0.334     9.113    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[0]_P_n_2
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1/O
                         net (fo=2, routed)           0.200     9.437    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_i_1_n_2
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.032 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry_n_2
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.149 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.149    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__0_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.472 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[1]
                         net (fo=2, routed)           0.429    10.901    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[10]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.306    11.207 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608    11.815    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.700 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587    13.287    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    13.411 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.989 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412    14.401    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301    14.702 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330    15.032    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    15.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599    16.516    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.640 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    16.640    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.992 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    17.580    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    17.887 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    18.375    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    19.260 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    19.733    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.857 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.857    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.233 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.452 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    20.908    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    21.203 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    21.542    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    22.440 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    22.866    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.990 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    22.990    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    23.931    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    24.237 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    24.912    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    25.810 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    26.315    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    26.439 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    26.439    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.017 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    27.518    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    27.819 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    28.150    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    29.048 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    29.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    29.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    29.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    30.025 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    30.575    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    30.882 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    31.221    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    32.106 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    32.423    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    32.547 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    32.547    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.923 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.923    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.142 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    33.443    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    33.738 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    34.230    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    35.128 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    35.810    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.934 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    35.934    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    36.361 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    36.672    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    36.978 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    37.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    38.362 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    38.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    39.074 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    39.074    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.652 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    40.064    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    40.365 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    40.695    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    41.580 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    42.208    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    42.332 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    42.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.684 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    43.142    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    43.449 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    43.780    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    44.678 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    44.996    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    45.120 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    45.120    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.496 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.496    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.715 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    46.170    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    46.465 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    46.805    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    47.690 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    48.116    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    48.240 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    48.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    48.667 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    49.132    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    49.438 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    49.782    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.490%)  route 0.132ns (41.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X21Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[2]/Q
                         net (fo=2, routed)           0.132     1.743    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[2]
    SLICE_X22Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[2]_P_i_1/O
                         net (fo=1, routed)           0.000     1.788    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[2]
    SLICE_X22Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.819%)  route 0.166ns (47.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X21Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[0]/Q
                         net (fo=2, routed)           0.166     1.777    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[0]
    SLICE_X22Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[0]_P_i_1/O
                         net (fo=1, routed)           0.000     1.822    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[0]
    SLICE_X22Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.209ns (55.562%)  route 0.167ns (44.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X20Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[6]/Q
                         net (fo=2, routed)           0.167     1.801    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[6]
    SLICE_X22Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[6]_P_i_2/O
                         net (fo=1, routed)           0.000     1.846    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[6]
    SLICE_X22Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.961%)  route 0.219ns (54.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X21Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[1]/Q
                         net (fo=2, routed)           0.219     1.830    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[1]
    SLICE_X22Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.875 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[1]_P_i_1/O
                         net (fo=1, routed)           0.000     1.875    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[1]
    SLICE_X22Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (50.982%)  route 0.201ns (49.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X20Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/Q
                         net (fo=4, routed)           0.201     1.835    vespa_soc_i/UartSlave_0/inst/_UartTx/r_TxStart
    SLICE_X22Y32         LUT4 (Prop_lut4_I2_O)        0.045     1.880 r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_i_1/O
                         net (fo=1, routed)           0.000     1.880    vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_i_1_n_2
    SLICE_X22Y32         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.226ns (50.011%)  route 0.226ns (49.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X21Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[5]/Q
                         net (fo=2, routed)           0.226     1.824    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[5]
    SLICE_X22Y34         LUT4 (Prop_lut4_I3_O)        0.098     1.922 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[5]_P_i_1/O
                         net (fo=1, routed)           0.000     1.922    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[5]
    SLICE_X22Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.209ns (41.985%)  route 0.289ns (58.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X20Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vespa_soc_i/UartSlave_0/inst/r_TxStart_reg/Q
                         net (fo=4, routed)           0.289     1.923    vespa_soc_i/UartSlave_0/inst/_UartTx/r_TxStart
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.968    vespa_soc_i/UartSlave_0/inst/_UartTx/state__0[0]
    SLICE_X22Y32         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.213ns (40.042%)  route 0.319ns (59.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X20Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[7]/Q
                         net (fo=2, routed)           0.319     1.953    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[7]
    SLICE_X22Y32         LUT5 (Prop_lut5_I0_O)        0.049     2.002 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     2.002    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[7]_i_1_n_2
    SLICE_X22Y32         FDCE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/vespa_cpu_0/inst/DATAPATH/ALU/res_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.271ns (51.554%)  route 0.255ns (48.446%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.567     1.479    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/i_Clk
    SLICE_X6Y42          FDRE                                         r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/IR_reg[16]/Q
                         net (fo=138, routed)         0.120     1.763    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/Q[16]
    SLICE_X7Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.808 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/res_reg[30]_i_3/O
                         net (fo=1, routed)           0.000     1.808    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/res_reg[30]_i_3_n_2
    SLICE_X7Y42          MUXF7 (Prop_muxf7_I0_O)      0.062     1.870 r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/res_reg[30]_i_1/O
                         net (fo=2, routed)           0.135     2.005    vespa_soc_i/vespa_cpu_0/inst/DATAPATH/ALU/D[30]
    SLICE_X7Y42          LDCE                                         r  vespa_soc_i/vespa_cpu_0/inst/DATAPATH/ALU/res_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.186ns (34.274%)  route 0.357ns (65.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.470    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X21Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vespa_soc_i/UartSlave_0/inst/r_DataIn_reg[3]/Q
                         net (fo=2, routed)           0.357     1.968    vespa_soc_i/UartSlave_0/inst/_UartTx/Q[3]
    SLICE_X22Y33         LUT4 (Prop_lut4_I3_O)        0.045     2.013 r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[3]_P_i_1/O
                         net (fo=1, routed)           0.000     2.013    vespa_soc_i/UartSlave_0/inst/_UartTx/buffer[3]
    SLICE_X22Y33         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/_UartTx/buffer_reg[3]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           543 Endpoints
Min Delay           543 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        72.052ns  (logic 40.677ns (56.455%)  route 31.375ns (43.545%))
  Logic Levels:           93  (CARRY4=26 IBUF=1 LDCE=22 LUT2=21 LUT5=22 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    62.508 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    62.826    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    62.950 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    62.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.326 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.545 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    63.846    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    64.141 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    64.481    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    65.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    66.079    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    66.203 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    66.203    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    66.630 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.316    66.945    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.306    67.251 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.348    67.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    68.485 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.308    68.793    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    68.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    68.917    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    69.495 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.314    69.809    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X31Y45         LUT5 (Prop_lut5_I1_O)        0.301    70.110 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2/O
                         net (fo=1, routed)           0.480    70.590    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_2_n_2
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    71.475 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/Q
                         net (fo=2, routed)           0.453    71.928    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_n_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    72.052 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[31]_i_2/O
                         net (fo=1, routed)           0.000    72.052    vespa_soc_i/timerSlave_0/inst/inst_n_2
    SLICE_X26Y44         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502     4.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        71.284ns  (logic 39.661ns (55.638%)  route 31.623ns (44.362%))
  Logic Levels:           91  (CARRY4=26 IBUF=1 LDCE=21 LUT2=21 LUT5=22)
  Clock Path Skew:        7.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    62.508 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    62.826    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    62.950 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    62.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.326 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.545 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    63.846    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    64.141 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    64.481    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    65.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    66.079    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    66.203 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    66.203    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    66.630 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.316    66.945    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.306    67.251 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.348    67.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    68.485 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.308    68.793    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    68.917 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    68.917    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_2_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    69.495 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[2]
                         net (fo=2, routed)           0.592    70.087    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[31]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.294    70.381 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           0.903    71.284    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_i_1_n_2
    SLICE_X28Y46         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894     5.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100     5.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522     5.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.499     7.498    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X28Y46         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_P/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        69.406ns  (logic 37.775ns (54.426%)  route 31.631ns (45.574%))
  Logic Levels:           87  (CARRY4=25 IBUF=1 LDCE=20 LUT2=20 LUT5=21)
  Clock Path Skew:        7.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    62.508 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    62.826    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    62.950 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    62.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.326 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.545 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    63.846    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    64.141 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    64.481    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    65.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    66.079    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    66.203 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    66.203    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    66.630 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.853    67.483    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.301    67.784 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           1.621    69.406    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_1_n_2
    SLICE_X30Y46         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894     5.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100     5.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522     5.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.499     7.498    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X30Y46         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_P/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        69.050ns  (logic 38.789ns (56.175%)  route 30.261ns (43.825%))
  Logic Levels:           89  (CARRY4=25 IBUF=1 LDCE=21 LUT2=20 LUT5=21 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    62.508 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    62.826    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    62.950 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    62.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.326 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.545 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    63.846    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    64.141 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    64.481    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    65.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.713    66.079    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124    66.203 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3/O
                         net (fo=1, routed)           0.000    66.203    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6_i_3_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    66.630 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[1]
                         net (fo=2, routed)           0.316    66.945    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[30]
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.306    67.251 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.348    67.600    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_i_2_n_2
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    68.485 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.441    68.926    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    69.050 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[30]_i_1/O
                         net (fo=1, routed)           0.000    69.050    vespa_soc_i/timerSlave_0/inst/inst_n_3
    SLICE_X26Y44         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502     4.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        66.052ns  (logic 36.030ns (54.548%)  route 30.022ns (45.452%))
  Logic Levels:           83  (CARRY4=24 IBUF=1 LDCE=19 LUT2=19 LUT5=20)
  Clock Path Skew:        7.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    62.508 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    62.826    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    62.950 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    62.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.326 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.545 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.577    64.122    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.287    64.409 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           1.643    66.052    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_1_n_2
    SLICE_X27Y46         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894     5.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100     5.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522     5.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.499     7.498    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X27Y46         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_P/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        65.965ns  (logic 37.047ns (56.161%)  route 28.918ns (43.839%))
  Logic Levels:           85  (CARRY4=24 IBUF=1 LDCE=20 LUT2=19 LUT5=20 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    62.508 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.317    62.826    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    62.950 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    62.950    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_1_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    63.326 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    63.326    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    63.545 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__6/O[0]
                         net (fo=2, routed)           0.301    63.846    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[29]
    SLICE_X29Y45         LUT5 (Prop_lut5_I1_O)        0.295    64.141 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2/O
                         net (fo=1, routed)           0.340    64.481    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_i_2_n_2
    SLICE_X29Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    65.366 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC/Q
                         net (fo=2, routed)           0.476    65.841    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[29]_LDC_n_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    65.965 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[29]_i_1/O
                         net (fo=1, routed)           0.000    65.965    vespa_soc_i/timerSlave_0/inst/inst_n_4
    SLICE_X26Y44         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502     4.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        63.056ns  (logic 35.148ns (55.741%)  route 27.908ns (44.259%))
  Logic Levels:           80  (CARRY4=22 IBUF=1 LDCE=19 LUT2=18 LUT5=19 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.307    61.279 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.331    61.610    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_2_n_2
    SLICE_X28Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    62.508 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.424    62.932    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.124    63.056 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[28]_i_1/O
                         net (fo=1, routed)           0.000    63.056    vespa_soc_i/timerSlave_0/inst/inst_n_5
    SLICE_X27Y43         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502     4.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        62.926ns  (logic 34.121ns (54.224%)  route 28.805ns (45.776%))
  Logic Levels:           78  (CARRY4=22 IBUF=1 LDCE=18 LUT2=18 LUT5=19)
  Clock Path Skew:        7.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.626    60.038    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    60.162 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    60.162    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_2_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    60.514 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[3]
                         net (fo=2, routed)           0.458    60.972    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[28]
    SLICE_X31Y44         LUT5 (Prop_lut5_I0_O)        0.302    61.274 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1/O
                         net (fo=2, routed)           1.652    62.926    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_i_1_n_2
    SLICE_X26Y45         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894     5.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100     5.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522     5.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.499     7.498    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X26Y45         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_P/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        60.208ns  (logic 33.467ns (55.586%)  route 26.741ns (44.414%))
  Logic Levels:           76  (CARRY4=21 IBUF=1 LDCE=18 LUT2=17 LUT5=18 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.314    57.560    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.301    57.861 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2/O
                         net (fo=1, routed)           0.654    58.515    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_2_n_2
    SLICE_X30Y44         LDCE (SetClr_ldce_CLR_Q)     0.898    59.413 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC/Q
                         net (fo=2, routed)           0.671    60.084    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_n_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.124    60.208 f  vespa_soc_i/timerSlave_0/inst/inst/o_RData[27]_i_1/O
                         net (fo=1, routed)           0.000    60.208    vespa_soc_i/timerSlave_0/inst/inst_n_6
    SLICE_X26Y44         FDRE                                         f  vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.502     4.894    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[27]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        59.863ns  (logic 32.438ns (54.187%)  route 27.425ns (45.813%))
  Logic Levels:           74  (CARRY4=21 IBUF=1 LDCE=17 LUT2=17 LUT5=18)
  Clock Path Skew:        7.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  RST_IBUF_inst/O
                         net (fo=411, routed)         2.353     3.920    vespa_soc_i/timerSlave_0/inst/inst/i_Rst
    SLICE_X29Y39         LUT5 (Prop_lut5_I0_O)        0.124     4.044 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.608     4.651    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_i_2_n_2
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     5.536 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC/Q
                         net (fo=2, routed)           0.587     6.124    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[10]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.248 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.248    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_3_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.826 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[2]
                         net (fo=2, routed)           0.412     7.237    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[11]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.301     7.538 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.330     7.869    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_i_2_n_2
    SLICE_X31Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     8.754 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC/Q
                         net (fo=2, routed)           0.599     9.353    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[11]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.477 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.477    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_2_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.829 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/O[3]
                         net (fo=2, routed)           0.588    10.417    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[12]
    SLICE_X31Y40         LUT5 (Prop_lut5_I1_O)        0.307    10.724 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.488    11.211    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_i_2_n_2
    SLICE_X33Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    12.096 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC/Q
                         net (fo=2, routed)           0.473    12.570    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[12]_LDC_n_2
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.694 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1/O
                         net (fo=1, routed)           0.000    12.694    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_i_1_n_2
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.070 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.070    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.289 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[0]
                         net (fo=2, routed)           0.455    13.744    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[13]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.295    14.039 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2/O
                         net (fo=1, routed)           0.340    14.379    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_i_2_n_2
    SLICE_X30Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    15.277 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC/Q
                         net (fo=2, routed)           0.426    15.703    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[13]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    15.827 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.827    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_4_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.254 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[1]
                         net (fo=2, routed)           0.513    16.767    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[14]
    SLICE_X31Y41         LUT5 (Prop_lut5_I1_O)        0.306    17.073 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2/O
                         net (fo=1, routed)           0.675    17.749    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_i_2_n_2
    SLICE_X28Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    18.647 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC/Q
                         net (fo=2, routed)           0.505    19.152    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[14]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    19.276 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    19.276    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_3_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.854 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[2]
                         net (fo=2, routed)           0.501    20.355    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[15]
    SLICE_X29Y41         LUT5 (Prop_lut5_I1_O)        0.301    20.656 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2/O
                         net (fo=1, routed)           0.330    20.986    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_i_2_n_2
    SLICE_X30Y41         LDCE (SetClr_ldce_CLR_Q)     0.898    21.884 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC/Q
                         net (fo=2, routed)           0.501    22.386    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[15]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    22.510 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    22.510    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_2_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.862 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/O[3]
                         net (fo=2, routed)           0.550    23.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[16]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.307    23.718 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2/O
                         net (fo=1, routed)           0.340    24.058    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_i_2_n_2
    SLICE_X29Y41         LDCE (SetClr_ldce_CLR_Q)     0.885    24.943 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC/Q
                         net (fo=2, routed)           0.316    25.259    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[16]_LDC_n_2
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.124    25.383 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    25.383    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_i_1_n_2
    SLICE_X30Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.759 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.759    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.978 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[0]
                         net (fo=2, routed)           0.301    26.280    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[17]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.295    26.575 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2/O
                         net (fo=1, routed)           0.492    27.067    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_i_2_n_2
    SLICE_X28Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    27.965 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC/Q
                         net (fo=2, routed)           0.682    28.646    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[17]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    28.770 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    28.770    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_4_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    29.197 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[1]
                         net (fo=2, routed)           0.311    29.508    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[18]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.306    29.814 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2/O
                         net (fo=1, routed)           0.499    30.313    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_i_2_n_2
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    31.198 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.588    31.787    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    31.911 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    31.911    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_3_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.489 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[2]
                         net (fo=2, routed)           0.412    32.900    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[19]
    SLICE_X29Y42         LUT5 (Prop_lut5_I1_O)        0.301    33.201 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.330    33.532    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_i_2_n_2
    SLICE_X31Y42         LDCE (SetClr_ldce_CLR_Q)     0.885    34.417 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC/Q
                         net (fo=2, routed)           0.628    35.045    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[19]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    35.169 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    35.169    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_2_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    35.521 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/O[3]
                         net (fo=2, routed)           0.458    35.979    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[20]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.307    36.286 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2/O
                         net (fo=1, routed)           0.331    36.617    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_i_2_n_2
    SLICE_X28Y42         LDCE (SetClr_ldce_CLR_Q)     0.898    37.515 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC/Q
                         net (fo=2, routed)           0.317    37.832    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[20]_LDC_n_2
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.124    37.956 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1/O
                         net (fo=1, routed)           0.000    37.956    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_i_1_n_2
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.332 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.332    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.551 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[0]
                         net (fo=2, routed)           0.455    39.007    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[21]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.295    39.302 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2/O
                         net (fo=1, routed)           0.340    39.642    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_i_2_n_2
    SLICE_X31Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    40.527 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC/Q
                         net (fo=2, routed)           0.426    40.953    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[21]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    41.077 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4/O
                         net (fo=1, routed)           0.000    41.077    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_4_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    41.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[1]
                         net (fo=2, routed)           0.464    41.968    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[22]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.306    42.274 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.345    42.619    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_i_2_n_2
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    43.504 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC/Q
                         net (fo=2, routed)           0.447    43.951    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[22]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    44.075 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    44.075    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_3_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    44.653 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[2]
                         net (fo=2, routed)           0.445    45.098    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[23]
    SLICE_X29Y43         LUT5 (Prop_lut5_I1_O)        0.301    45.399 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2/O
                         net (fo=1, routed)           0.330    45.729    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_i_2_n_2
    SLICE_X31Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    46.614 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.626    47.240    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    47.364 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    47.364    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_2_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    47.716 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/O[3]
                         net (fo=2, routed)           0.612    48.327    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[24]
    SLICE_X31Y43         LUT5 (Prop_lut5_I1_O)        0.307    48.634 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2/O
                         net (fo=1, routed)           0.387    49.022    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_i_2_n_2
    SLICE_X30Y43         LDCE (SetClr_ldce_CLR_Q)     0.898    49.920 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC/Q
                         net (fo=2, routed)           0.515    50.435    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[24]_LDC_n_2
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.124    50.559 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1/O
                         net (fo=1, routed)           0.000    50.559    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_i_1_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    50.935 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    50.935    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    51.154 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[0]
                         net (fo=2, routed)           0.303    51.457    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[25]
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.295    51.752 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.481    52.233    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_i_2_n_2
    SLICE_X29Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    53.118 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.432    53.549    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    53.673 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    53.673    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_4_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    54.100 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[1]
                         net (fo=2, routed)           0.311    54.411    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[26]
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.306    54.717 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.483    55.200    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_i_2_n_2
    SLICE_X31Y47         LDCE (SetClr_ldce_CLR_Q)     0.885    56.085 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC/Q
                         net (fo=2, routed)           0.458    56.544    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[26]_LDC_n_2
    SLICE_X30Y44         LUT2 (Prop_lut2_I0_O)        0.124    56.668 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    56.668    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5_i_3_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    57.246 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0_carry__5/O[2]
                         net (fo=2, routed)           0.592    57.838    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter0[27]
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.294    58.132 f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1/O
                         net (fo=2, routed)           1.731    59.863    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_LDC_i_1_n_2
    SLICE_X30Y49         FDPE                                         f  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.894     5.286    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X22Y45         LUT3 (Prop_lut3_I2_O)        0.100     5.386 r  vespa_soc_i/timerSlave_0/inst/n_0_15_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.522     5.908    vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst_n_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.999 r  vespa_soc_i/timerSlave_0/n_0_15_BUFG_inst/O
                         net (fo=32, routed)          1.500     7.499    vespa_soc_i/timerSlave_0/inst/inst/n_0_15_BUFG
    SLICE_X30Y49         FDPE                                         r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[27]_P/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.299%)  route 0.102ns (32.701%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[6]/C
    SLICE_X24Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[6]/Q
                         net (fo=1, routed)           0.102     0.266    vespa_soc_i/UartSlave_0/inst/_UartRx/data_out[6]
    SLICE_X22Y36         LUT5 (Prop_lut5_I2_O)        0.045     0.311 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[6]_i_1/O
                         net (fo=1, routed)           0.000     0.311    vespa_soc_i/UartSlave_0/inst/_UartRx_n_3
    SLICE_X22Y36         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X22Y36         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[6]/C

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/prev_TxDone_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.092%)  route 0.239ns (62.908%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_reg/C
    SLICE_X22Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vespa_soc_i/UartSlave_0/inst/_UartTx/tx_done_reg/Q
                         net (fo=5, routed)           0.239     0.380    vespa_soc_i/UartSlave_0/inst/w_TxDone
    SLICE_X20Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/prev_TxDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.826     1.985    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X20Y34         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/prev_TxDone_reg/C

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.572%)  route 0.189ns (47.428%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[5]/C
    SLICE_X24Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[5]/Q
                         net (fo=1, routed)           0.189     0.353    vespa_soc_i/UartSlave_0/inst/_UartRx/data_out[5]
    SLICE_X22Y36         LUT5 (Prop_lut5_I2_O)        0.045     0.398 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[5]_i_1/O
                         net (fo=1, routed)           0.000     0.398    vespa_soc_i/UartSlave_0/inst/_UartRx_n_4
    SLICE_X22Y36         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.825     1.984    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X22Y36         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[5]/C

Slack:                    inf
  Source:                 vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vespa_soc_i/UartSlave_0/inst/o_RData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.814%)  route 0.211ns (50.186%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDCE                         0.000     0.000 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[2]/C
    SLICE_X24Y35         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vespa_soc_i/UartSlave_0/inst/_UartRx/data_out_reg[2]/Q
                         net (fo=1, routed)           0.211     0.375    vespa_soc_i/UartSlave_0/inst/_UartRx/data_out[2]
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.420 r  vespa_soc_i/UartSlave_0/inst/_UartRx/o_RData[2]_i_1/O
                         net (fo=1, routed)           0.000     0.420    vespa_soc_i/UartSlave_0/inst/_UartRx_n_7
    SLICE_X19Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.828     1.987    vespa_soc_i/UartSlave_0/inst/i_Clk
    SLICE_X19Y35         FDRE                                         r  vespa_soc_i/UartSlave_0/inst/o_RData_reg[2]/C

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/G
                            (positive level-sensitive latch)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.270ns (63.411%)  route 0.156ns (36.589%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         LDCE                         0.000     0.000 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/G
    SLICE_X29Y42         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC/Q
                         net (fo=2, routed)           0.156     0.381    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[18]_LDC_n_2
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.426 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[18]_i_1/O
                         net (fo=1, routed)           0.000     0.426    vespa_soc_i/timerSlave_0/inst/inst_n_15
    SLICE_X27Y42         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.832     1.991    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y42         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[18]/C

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/G
                            (positive level-sensitive latch)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.270ns (63.411%)  route 0.156ns (36.589%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         LDCE                         0.000     0.000 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/G
    SLICE_X29Y43         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC/Q
                         net (fo=2, routed)           0.156     0.381    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[25]_LDC_n_2
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.426 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[25]_i_1/O
                         net (fo=1, routed)           0.000     0.426    vespa_soc_i/timerSlave_0/inst/inst_n_8
    SLICE_X27Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.833     1.992    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/C

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.276ns (63.808%)  route 0.157ns (36.192%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         LDCE                         0.000     0.000 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/G
    SLICE_X31Y43         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC/Q
                         net (fo=2, routed)           0.157     0.388    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[23]_LDC_n_2
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.433 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[23]_i_1/O
                         net (fo=1, routed)           0.000     0.433    vespa_soc_i/timerSlave_0/inst/inst_n_10
    SLICE_X27Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.833     1.992    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[23]/C

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/G
                            (positive level-sensitive latch)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.276ns (63.512%)  route 0.159ns (36.488%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         LDCE                         0.000     0.000 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/G
    SLICE_X27Y45         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC/Q
                         net (fo=2, routed)           0.159     0.390    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[31]_LDC_n_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.435 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[31]_i_2/O
                         net (fo=1, routed)           0.000     0.435    vespa_soc_i/timerSlave_0/inst/inst_n_2
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.833     1.992    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[31]/C

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/G
                            (positive level-sensitive latch)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.270ns (61.310%)  route 0.170ns (38.690%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         LDCE                         0.000     0.000 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/G
    SLICE_X29Y45         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC/Q
                         net (fo=2, routed)           0.170     0.395    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[30]_LDC_n_2
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.440 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[30]_i_1/O
                         net (fo=1, routed)           0.000     0.440    vespa_soc_i/timerSlave_0/inst/inst_n_3
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.833     1.992    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X26Y44         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/C

Slack:                    inf
  Source:                 vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/G
                            (positive level-sensitive latch)
  Destination:            vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.290ns (65.348%)  route 0.154ns (34.652%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         LDCE                         0.000     0.000 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/G
    SLICE_X28Y44         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC/Q
                         net (fo=2, routed)           0.154     0.399    vespa_soc_i/timerSlave_0/inst/inst/r_EventCounter_reg[28]_LDC_n_2
    SLICE_X27Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.444 r  vespa_soc_i/timerSlave_0/inst/inst/o_RData[28]_i_1/O
                         net (fo=1, routed)           0.000     0.444    vespa_soc_i/timerSlave_0/inst/inst_n_5
    SLICE_X27Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.833     1.992    vespa_soc_i/timerSlave_0/inst/i_Clk
    SLICE_X27Y43         FDRE                                         r  vespa_soc_i/timerSlave_0/inst/o_RData_reg[28]/C





