timestamp=1696085253125

[~A]
LastVerilogToplevel=testbench_day2
ModifyID=1
Version=74
design.sv_testbench.sv=0*585*1399

[~MFT]
0=5|0work.mgf|1399|0
1=3|1work.mgf|1857|0
3=6|3work.mgf|1789|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92160bd20f349a36c98630c194657e33011e

[day2]
A/day2=22|../design.sv|1|1*390
BinL64/day2=3*174
R=../design.sv|1
SLP=3*279
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|ba3bcd8d107e4143c35461715dee35f63db0b6e128d16c79f3bddcf13c92c4c5

[testbench_day2]
A/testbench_day2=22|../testbench.sv|1|1*1857
BinL64/testbench_day2=3*405
R=../testbench.sv|1
SLP=3*1789
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|531db976bd1c37256c42b0035752a35ff5e846a187ec92e2a5477bb905be6aeee1c9142cc2ede4c589fd40fdeb963b95

[~U]
$root=12|0*0|
day2=12|0*182|
testbench_day2=12|0*408||0x10
