// Seed: 4183715405
module module_0 ();
  logic [7:0] id_1;
  assign id_1[1] = (1'b0);
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3 - 1;
  module_0();
  assign {id_3, 1 | id_3 + id_3 | id_3, 1} = id_3;
  wand id_4;
  tri  id_5 = 1'h0;
  wire id_6;
  assign id_2 = 1 == id_4;
  wire id_7;
  wire id_8;
  logic [7:0] id_9;
  assign id_9[1] = 1;
endmodule
