library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity IF_ID_Buffer is
    Port ( IF_Instruction : in STD_LOGIC_VECTOR (31 downto 0);
           IF_PC : in STD_LOGIC_VECTOR (31 downto 0);
           clk : in STD_LOGIC;
           ID_Instruction : out STD_LOGIC_VECTOR (31 downto 0);
           ID_PC : out STD_LOGIC_VECTOR (31 downto 0)
           );
end IF_ID_Buffer;

architecture Behavioral of IF_ID_Buffer is
begin
    storage: process is
    variable inst, PC : std_logic_vector(31 downto 0);
    begin
        wait until rising_edge(clk);
            inst := IF_Instruction;
            PC := IF_PC;
        ID_Instruction <= inst;
        ID_PC <= PC;
    end process storage;
    
end Behavioral;
