{
    "DESIGN_NAME": "counter",
    "VERILOG_FILES": "dir::counter.v",
    "CLOCK_PORT": "clk_i",
    "CLOCK_PERIOD": 20,
    "PNR_SDC_FILE": "dir::impl.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc",
    "IO_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_SIZING": "absolute",
    "DIE_AREA": [0, 0, 65, 65],
    "PL_TARGET_DENSITY": 0.5,
    "FP_PDN_AUTO_ADJUST": false
}
