// Seed: 1243983318
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wire id_3,
    output wand id_4
);
  parameter id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input wor id_0,
    output wand id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    output supply0 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  assign module_3.id_15 = 0;
endmodule
module module_3 (
    output tri id_0,
    output wor id_1,
    output tri0 id_2,
    input wand id_3,
    output tri1 id_4,
    output wor id_5,
    output wand id_6,
    output logic id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    input wire id_11,
    input wor id_12,
    input uwire id_13,
    input tri id_14,
    input supply1 id_15,
    input tri1 id_16,
    output supply1 id_17,
    output tri1 id_18,
    output wand id_19,
    input tri0 id_20
);
  always @(-1)
    if (-1) begin : LABEL_0
      id_7 <= 1;
    end
  module_2 modCall_1 (
      id_20,
      id_1,
      id_14,
      id_8,
      id_3,
      id_3,
      id_6
  );
endmodule
