// Unified DVI output driver: HSTX (RP2350) and PIO (RP2040/RP2350) backends.
#include "hardware/clocks.h"
#include "hardware/dma.h"
#include "hardware/irq.h"
#include "hardware/watchdog.h"
#include "hardware/structs/bus_ctrl.h"

#include "g_config.h"
#include "dvi.h"
#include "v_buf.h"

#ifdef OSD_ENABLE
#include "osd.h"
#endif

#ifdef DVI_USE_HSTX
#include "hardware/gpio.h"
#include "hardware/structs/hstx_fifo.h"
#include "hardware/structs/hstx_ctrl.h"
#else
#include "video.pio.h"
#endif

extern settings_t settings;

static int dma_ch0;
static int dma_ch1;
#ifndef DVI_USE_HSTX
static int dma_ch2; // out_data: palette entry → output PIO TX
static int dma_ch3; // set_addr: conv RX → ch2 read addr
static uint offset;
static uint offset_conv;
#endif

extern video_mode_t video_mode;
extern int16_t h_visible_area;
extern int16_t h_margin;

// Double-buffered pixel line buffers (single contiguous allocation)
static uint32_t *v_out_dma_buf[2];
static uint32_t *v_out_dma_buf_alloc;

static uint8_t *scr_buffer = NULL;
static uint32_t active_buf_idx = 0;

// Shared: pixel lookup table and double-buffered line buffers
// HSTX: byte (2 packed RGBI nibbles) → 4 RGB332 pixels packed in uint32_t
// PIO:  byte (2 packed RGBI nibbles) → 2 palette indices packed in uint32_t
static uint32_t pixels[256];

// HSTX-only: TMDS constants, sync words, command opcodes, buffer sizing
#ifdef DVI_USE_HSTX
// TMDS 10-bit control character symbols
#define TMDS_CTRL_00 0x354u
#define TMDS_CTRL_01 0x0abu
#define TMDS_CTRL_10 0x154u
#define TMDS_CTRL_11 0x2abu
// 30-bit TMDS sync words (R=G=CTRL_00, B=sync); built from sync_polarity at runtime
static uint32_t SYNC_V0_H0, SYNC_V0_H1, SYNC_V1_H0, SYNC_V1_H1;
// HSTX command expander opcodes (bits [15:12] of command word)
#define HSTX_CMD_RAW (0x0u << 12)
#define HSTX_CMD_RAW_REPEAT (0x1u << 12)
#define HSTX_CMD_TMDS (0x2u << 12)
#define HSTX_CMD_TMDS_REPEAT (0x3u << 12)
#define HSTX_CMD_NOP (0xfu << 12)
// Number of HSTX command words prepended to each active-line pixel buffer
#define VACTIVE_CMD_WORDS 9
// HSTX command lists for vblank lines
static uint32_t vblank_line_vsync_off[8];
static uint32_t vblank_line_vsync_on[8];

static uint16_t v_out_dma_buf_words = 0;  // words per line buffer (margins + content)
static uint16_t v_out_dma_line_words = 0; // words per full-line buffer (cmd prefix + pixels)

// PIO-only: palette, sync buffers, sync index constants
#else
// 4KB-aligned palette: 20 entries × 16 bytes (4 × uint32_t each)
// Each entry: {normal_lo, normal_hi, inverted_lo, inverted_hi}
// Entries 0-15: colors, 16-19: sync patterns
static uint32_t palette[20 * 4] __attribute__((aligned(4096)));
// sync pulse pattern indexes (after 16 color entries)
static const uint8_t NO_SYNC = 16;
static const uint8_t H_SYNC = 17;
static const uint8_t V_SYNC = 18;
static const uint8_t VH_SYNC = 19;

static uint32_t *v_out_sync_hblank; // pre-filled H-blank line
static uint32_t *v_out_sync_vsync;  // pre-filled V-sync line

#endif // DVI_USE_HSTX

// ISR state (file-scope for reset in stop_dvi)
#ifdef DVI_USE_HSTX
static uint16_t y = 1; // HSTX: IRQ fires at end-of-line, y starts at 1
#else
static uint16_t y = 0;
#endif

// PIO-only helper functions
#ifndef DVI_USE_HSTX
static uint64_t get_ser_diff_data(uint16_t dataR, uint16_t dataG, uint16_t dataB)
{
  uint64_t out64 = 0;

  for (int bit = 9; bit >= 0; bit--)
  {
    out64 <<= 6;

    if (bit == 4)
      out64 <<= 2;

    uint8_t bR = (dataR >> bit) & 1;
    uint8_t bG = (dataG >> bit) & 1;
    uint8_t bB = (dataB >> bit) & 1;

#ifndef DVI_PINS_REVERSED
    bR = 2 - bR;
    bG = 2 - bG;
    bB = 2 - bB;

    out64 |= (bB << 4) | (bG << 2) | (bR << 0);
#else
    bR = bR + 1;
    bG = bG + 1;
    bB = bB + 1;

    out64 |= (bR << 4) | (bG << 2) | (bB << 0);
#endif
  }

  return out64;
}

// TMDS encoder
static uint tmds_encoder(uint8_t d8)
{
  int s1 = 0;

  for (int i = 0; i < 8; i++)
    s1 += (d8 & (1u << i)) ? 1 : 0;

  uint8_t xnor = ((s1 > 4) || ((s1 == 4) && ((d8 & 1) == 0))) ? 1 : 0;

  uint16_t d_out = d8 & 1;
  uint16_t qi = d_out;

  for (int i = 1; i < 8; i++)
  {
    d_out |= ((qi << 1) ^ (d8 & (1u << i))) ^ (xnor << i);
    qi = d_out & (1u << i);
  }

  d_out |= xnor ? (1u << 9) : (1u << 8);
  return d_out;
}

// Load a 32-bit value into PIO X register (SM must be stopped or idle)
static void pio_set_x(PIO pio, int sm, uint32_t v)
{
  uint instr_shift = pio_encode_in(pio_x, 4);
  uint instr_mov = pio_encode_mov(pio_x, pio_isr);

  for (int i = 0; i < 8; i++)
  {
    pio_sm_exec(pio, sm, pio_encode_set(pio_x, (v >> (i * 4)) & 0xf));
    pio_sm_exec(pio, sm, instr_shift);
  }

  pio_sm_exec(pio, sm, instr_mov);
}
#endif // !DVI_USE_HSTX

// Shared: pixel renderer
// Fills line_buf with h_margin + h_visible_area + h_margin words from scr_line.
// Both backends use pixels[] via the same access pattern;
// only the contents of pixels[] differ (RGB332 vs palette index).
static void __not_in_flash_func(render_line)(uint32_t *line_buf, uint8_t *scr_line, uint16_t scaled_y)
{
  for (int x = h_margin; x--;)
    *line_buf++ = pixels[0]; // left margin

#ifdef OSD_ENABLE
  // check if OSD is visible and overlaps with current scaled scanline
  bool osd_active = osd_state.visible && (scaled_y >= osd_mode.start_y && scaled_y < osd_mode.end_y);

  if (osd_active)
  {
    uint8_t *osd_line = &osd_buffer[(scaled_y - osd_mode.start_y) * (osd_mode.width / 2)];

    int x = 0;

    if (!osd_mode.full_width)
    {
      for (; (x + 4) <= osd_mode.start_x; x += 4)
      {
        *line_buf++ = pixels[*scr_line++];
        *line_buf++ = pixels[*scr_line++];
        *line_buf++ = pixels[*scr_line++];
        *line_buf++ = pixels[*scr_line++];
      }

      for (; x < osd_mode.start_x; x++)
        *line_buf++ = pixels[*scr_line++];
    }
    else
      for (; x < osd_mode.start_x; x++)
      {
        scr_line++;
        *line_buf++ = pixels[0]; // black pixels
      }

    for (; (x + 4) <= osd_mode.end_x; x += 4)
    {
      scr_line += 4;

      *line_buf++ = pixels[*osd_line++];
      *line_buf++ = pixels[*osd_line++];
      *line_buf++ = pixels[*osd_line++];
      *line_buf++ = pixels[*osd_line++];
    }

    for (; x < osd_mode.end_x; x++)
    {
      scr_line++;
      *line_buf++ = pixels[*osd_line++];
    }

    if (!osd_mode.full_width)
    {
      for (; (x + 4) <= h_visible_area; x += 4)
      {
        *line_buf++ = pixels[*scr_line++];
        *line_buf++ = pixels[*scr_line++];
        *line_buf++ = pixels[*scr_line++];
        *line_buf++ = pixels[*scr_line++];
      }

      for (; x < h_visible_area; x++)
        *line_buf++ = pixels[*scr_line++];
    }
    else
      for (; x < h_visible_area; x++)
      {
        scr_line++;
        *line_buf++ = pixels[0]; // black pixels
      }
  }
  else
#endif
  {
    int x = 0;

    for (; (x + 4) <= h_visible_area; x += 4)
    {
      *line_buf++ = pixels[*scr_line++];
      *line_buf++ = pixels[*scr_line++];
      *line_buf++ = pixels[*scr_line++];
      *line_buf++ = pixels[*scr_line++];
    }

    for (; x < h_visible_area; x++)
      *line_buf++ = pixels[*scr_line++];
  }

  for (int x = h_margin; x--;)
    *line_buf++ = pixels[0]; // right margin
}

// DMA ISR
static void __not_in_flash_func(dma_handler_dvi)()
{
#ifdef DVI_USE_HSTX
  uint ch_num = (dma_hw->ints0 & (1u << dma_ch0)) ? dma_ch0 : dma_ch1;
  dma_channel_hw_t *ch = &dma_hw->ch[ch_num];
  dma_hw->ints0 = 1u << ch_num;
#else
  dma_hw->ints0 = 1u << dma_ch1;
#endif

  y++;

  if (y == video_mode.whole_frame)
  {
    y = 0;
    scr_buffer = get_v_buf_out();
    active_buf_idx = 0;
  }

  if (y < video_mode.v_visible_area)
  {
    if (!(y & 1))
    {
      active_buf_idx++;

      if (scr_buffer != NULL)
      {
        uint16_t scaled_y = y / video_mode.div;
        uint8_t *scr_line = &scr_buffer[scaled_y * (V_BUF_W / 2)];

#ifdef DVI_USE_HSTX
        uint32_t *lb = v_out_dma_buf[active_buf_idx & 1] + VACTIVE_CMD_WORDS;
#else
        uint32_t *lb = v_out_dma_buf[active_buf_idx & 1];
#endif
        render_line(lb, scr_line, scaled_y);
      }
    }

#ifdef DVI_USE_HSTX
    ch->read_addr = (uintptr_t)v_out_dma_buf[active_buf_idx & 1];
    ch->transfer_count = v_out_dma_line_words;
#else
    dma_channel_set_read_addr(dma_ch1, &v_out_dma_buf[active_buf_idx & 1], false);
#endif
  }
  else if (y >= (video_mode.v_visible_area + video_mode.v_front_porch) && y < (video_mode.v_visible_area + video_mode.v_front_porch + video_mode.v_sync_pulse))
  {
#ifdef DVI_USE_HSTX
    ch->read_addr = (uintptr_t)vblank_line_vsync_on;
    ch->transfer_count = count_of(vblank_line_vsync_on);
#else
    dma_channel_set_read_addr(dma_ch1, &v_out_sync_vsync, false);
#endif
  }
  else
  {
#ifdef DVI_USE_HSTX
    ch->read_addr = (uintptr_t)vblank_line_vsync_off;
    ch->transfer_count = count_of(vblank_line_vsync_off);
#else
    dma_channel_set_read_addr(dma_ch1, &v_out_sync_hblank, false);
#endif
  }
}

void start_dvi()
{
  set_sys_clock_khz(video_mode.sys_freq, true);
  sleep_ms(10);

#ifdef DVI_USE_HSTX
  // hstx_div=2 for 640×480@60 and 720×576@50; hstx_div=1 for 800×600@72 and 800×600@75
  // clock_configure_int_divider used for all cases — clock_configure_undivided
  // behaves differently on RP2350 and causes instability at 800×600@75Hz
  uint32_t hstx_div = video_mode.sys_freq == video_modes[MODE_800x600_72Hz]->sys_freq || video_mode.sys_freq == video_modes[MODE_800x600_75Hz]->sys_freq ? 1 : 2;
  clock_configure_int_divider(clk_hstx, 0, CLOCKS_CLK_HSTX_CTRL_AUXSRC_VALUE_CLK_SYS, clock_get_hz(clk_sys), hstx_div);
#endif

  // === Color lookup table ===
  // RGBI[3:0]: bit 3=I, 2=R, 1=G, 0=B; intensity: 1→255, 0→170
#ifdef DVI_USE_HSTX
  // pixels[]: byte (2 packed RGBI nibbles) → 4 RGB332 pixels (each pixel doubled)
  uint8_t rgb332[16];

  for (int c = 0; c < 16; c++)
  {
    uint8_t Y = (c >> 3) & 1;
    uint8_t R = ((c >> 2) & 1) ? (Y ? 255 : 170) : 0;
    uint8_t G = ((c >> 1) & 1) ? (Y ? 255 : 170) : 0;
    uint8_t B = ((c >> 0) & 1) ? (Y ? 255 : 170) : 0;
    rgb332[c] = (R & 0xe0) | ((G >> 3) & 0x1c) | ((B >> 6) & 0x03);
  }

  for (int i = 0; i < 256; i++)
  {
    uint8_t c1 = rgb332[i & 0x0f];
    uint8_t c2 = rgb332[i >> 4];
    pixels[i] = (uint32_t)c1 | ((uint32_t)c1 << 8) | ((uint32_t)c2 << 16) | ((uint32_t)c2 << 24);
  }
#else
  // pixels[]: byte (2 packed 4-bit pixels) → 2 palette indices
  for (int i = 0; i < 256; i++)
    pixels[i] = (uint32_t)(((i >> 4) << 8) | (i & 0x0f));

  // TMDS control character constants (negative polarity, per DVI spec)
  const uint16_t b0 = 0b1101010100; // CTRL_00 (no sync)
  const uint16_t b1 = 0b0010101011; // CTRL_01 (V sync)
  const uint16_t b2 = 0b0101010100; // CTRL_10 (H sync)
  const uint16_t b3 = 0b1010101011; // CTRL_11 (VH sync)

  // sync palette entries (norm_lo, norm_hi, norm_lo, norm_hi — no inversion for sync)
  uint64_t sync_val;
  sync_val = get_ser_diff_data(b0, b0, b3);
  palette[NO_SYNC * 4 + 0] = (uint32_t)(sync_val);
  palette[NO_SYNC * 4 + 1] = (uint32_t)(sync_val >> 32);
  palette[NO_SYNC * 4 + 2] = (uint32_t)(sync_val);
  palette[NO_SYNC * 4 + 3] = (uint32_t)(sync_val >> 32);
  sync_val = get_ser_diff_data(b0, b0, b2);
  palette[H_SYNC * 4 + 0] = (uint32_t)(sync_val);
  palette[H_SYNC * 4 + 1] = (uint32_t)(sync_val >> 32);
  palette[H_SYNC * 4 + 2] = (uint32_t)(sync_val);
  palette[H_SYNC * 4 + 3] = (uint32_t)(sync_val >> 32);
  sync_val = get_ser_diff_data(b0, b0, b1);
  palette[V_SYNC * 4 + 0] = (uint32_t)(sync_val);
  palette[V_SYNC * 4 + 1] = (uint32_t)(sync_val >> 32);
  palette[V_SYNC * 4 + 2] = (uint32_t)(sync_val);
  palette[V_SYNC * 4 + 3] = (uint32_t)(sync_val >> 32);
  sync_val = get_ser_diff_data(b0, b0, b0);
  palette[VH_SYNC * 4 + 0] = (uint32_t)(sync_val);
  palette[VH_SYNC * 4 + 1] = (uint32_t)(sync_val >> 32);
  palette[VH_SYNC * 4 + 2] = (uint32_t)(sync_val);
  palette[VH_SYNC * 4 + 3] = (uint32_t)(sync_val >> 32);

  // color palette: 16 entries × 16 bytes {norm_lo, norm_hi, inv_lo, inv_hi}
  for (int c = 0; c < 16; c++)
  {
    uint8_t Y = (c >> 3) & 1;
    uint8_t R = ((c >> 2) & 1) ? (Y ? 255 : 170) : 0;
    uint8_t G = ((c >> 1) & 1) ? (Y ? 255 : 170) : 0;
    uint8_t B = ((c >> 0) & 1) ? (Y ? 255 : 170) : 0;
    uint64_t normal = get_ser_diff_data(tmds_encoder(R), tmds_encoder(G), tmds_encoder(B));
    uint64_t inverted = normal ^ 0x0003ffffffffffffl;
    palette[c * 4 + 0] = (uint32_t)(normal);
    palette[c * 4 + 1] = (uint32_t)(normal >> 32);
    palette[c * 4 + 2] = (uint32_t)(inverted);
    palette[c * 4 + 3] = (uint32_t)(inverted >> 32);
  }
#endif // color lookup table

#ifdef DVI_USE_HSTX
  // === HSTX encoder ===
  // RGB332 lane bit extraction: N-1 bits each, rotated to MSB
  hstx_ctrl_hw->expand_tmds =
      2 << HSTX_CTRL_EXPAND_TMDS_L2_NBITS_LSB | // Red: 3 bits
      0 << HSTX_CTRL_EXPAND_TMDS_L2_ROT_LSB |   // Red already at MSBs [7:5]
      2 << HSTX_CTRL_EXPAND_TMDS_L1_NBITS_LSB | // Green: 3 bits
      29 << HSTX_CTRL_EXPAND_TMDS_L1_ROT_LSB |  // Rotate [4:2] → MSBs
      1 << HSTX_CTRL_EXPAND_TMDS_L0_NBITS_LSB | // Blue: 2 bits
      26 << HSTX_CTRL_EXPAND_TMDS_L0_ROT_LSB;   // Rotate [1:0] → MSBs

  // 4 pixels per 32-bit word for TMDS; 1 word per raw (sync) word
  hstx_ctrl_hw->expand_shift =
      4 << HSTX_CTRL_EXPAND_SHIFT_ENC_N_SHIFTS_LSB |
      8 << HSTX_CTRL_EXPAND_SHIFT_ENC_SHIFT_LSB |
      1 << HSTX_CTRL_EXPAND_SHIFT_RAW_N_SHIFTS_LSB |
      0 << HSTX_CTRL_EXPAND_SHIFT_RAW_SHIFT_LSB;

  // Serializer: CLKDIV=5, N_SHIFTS=5, SHIFT=2 → 10 TMDS bits per pixel clock
  hstx_ctrl_hw->csr = 0;
  hstx_ctrl_hw->csr =
      HSTX_CTRL_CSR_EXPAND_EN_BITS |
      5u << HSTX_CTRL_CSR_CLKDIV_LSB |
      5u << HSTX_CTRL_CSR_N_SHIFTS_LSB |
      2u << HSTX_CTRL_CSR_SHIFT_LSB |
      HSTX_CTRL_CSR_EN_BITS;

  // === HSTX pin mapping ===
  // HSTX outputs 0–7 → GPIO 12–19; CLK on GPIO 12-13, data on GPIO 14-19
  uint clk_bit = DVI_PIN_CLK0 - 12;
  hstx_ctrl_hw->bit[clk_bit] = HSTX_CTRL_BIT0_CLK_BITS;
  hstx_ctrl_hw->bit[clk_bit + 1] = HSTX_CTRL_BIT0_CLK_BITS | HSTX_CTRL_BIT0_INV_BITS;

  // TMDS lanes: 0=Blue, 1=Green, 2=Red
#ifdef DVI_PINS_REVERSED
  // Reversed: B→GPIO14, G→GPIO16, R→GPIO18
  static const int lane_to_output_bit[3] = {
      DVI_PIN_D0 - 12,
      DVI_PIN_D0 - 12 + 2,
      DVI_PIN_D0 - 12 + 4};
#else
  // Normal: R→GPIO14, G→GPIO16, B→GPIO18
  static const int lane_to_output_bit[3] = {
      DVI_PIN_D0 - 12 + 4,
      DVI_PIN_D0 - 12 + 2,
      DVI_PIN_D0 - 12};
#endif

  for (uint lane = 0; lane < 3; ++lane)
  {
    int bit = lane_to_output_bit[lane];
    uint32_t sel = (lane * 10) << HSTX_CTRL_BIT0_SEL_P_LSB |
                   (lane * 10 + 1) << HSTX_CTRL_BIT0_SEL_N_LSB;
#ifdef DVI_PINS_REVERSED
    // Reversed: first pin = −, second = +
    hstx_ctrl_hw->bit[bit] = sel | HSTX_CTRL_BIT0_INV_BITS;
    hstx_ctrl_hw->bit[bit + 1] = sel;
#else
    hstx_ctrl_hw->bit[bit] = sel;
    hstx_ctrl_hw->bit[bit + 1] = sel | HSTX_CTRL_BIT0_INV_BITS;
#endif
  }
#endif // DVI_USE_HSTX

  // set DVI data pins
  for (int i = DVI_PIN_D0; i < DVI_PIN_D0 + 6; i++)
  {
#ifdef DVI_USE_HSTX
    gpio_set_function(i, 0); // HSTX function
#else
    pio_gpio_init(PIO_DVI, i);
#endif
    gpio_set_drive_strength(i, GPIO_DRIVE_STRENGTH_12MA);
    gpio_set_slew_rate(i, GPIO_SLEW_RATE_FAST);
  }

  // set DVI clock pins
  for (int i = DVI_PIN_CLK0; i < DVI_PIN_CLK0 + 2; i++)
  {
#ifdef DVI_USE_HSTX
    gpio_set_function(i, 0);
#else
    pio_gpio_init(PIO_DVI, i);
#endif
    gpio_set_drive_strength(i, GPIO_DRIVE_STRENGTH_12MA);
    gpio_set_slew_rate(i, GPIO_SLEW_RATE_FAST);
  }

#ifdef DVI_USE_HSTX
  // === Sync control words ===
  // sync_polarity: bit 7=HSYNC, bit 6=VSYNC; set=negative (active-low)
  // Blue channel: D0=HSYNC, D1=VSYNC; ctrl[vsync_val][hsync_val]
  bool h_neg = video_mode.sync_polarity & 0b10000000;
  bool v_neg = video_mode.sync_polarity & 0b01000000;

  uint32_t ctrl[2][2];
  ctrl[0][0] = TMDS_CTRL_00;
  ctrl[0][1] = TMDS_CTRL_01;
  ctrl[1][0] = TMDS_CTRL_10;
  ctrl[1][1] = TMDS_CTRL_11;

  uint32_t r_g = (TMDS_CTRL_00 << 10) | (TMDS_CTRL_00 << 20);
  SYNC_V0_H0 = ctrl[v_neg ? 0 : 1][h_neg ? 0 : 1] | r_g; // vsync active, hsync active
  SYNC_V0_H1 = ctrl[v_neg ? 0 : 1][h_neg ? 1 : 0] | r_g; // vsync active, hsync idle
  SYNC_V1_H0 = ctrl[v_neg ? 1 : 0][h_neg ? 0 : 1] | r_g; // vsync idle, hsync active
  SYNC_V1_H1 = ctrl[v_neg ? 1 : 0][h_neg ? 1 : 0] | r_g; // vsync idle, hsync idle

  // === Line buffers ===
  // Active-line: cmd prefix (VACTIVE_CMD_WORDS) + pixel data; both buffers contiguous
  v_out_dma_buf_words = h_visible_area + h_margin * 2;
  v_out_dma_line_words = VACTIVE_CMD_WORDS + v_out_dma_buf_words;

  v_out_dma_buf_alloc = calloc(v_out_dma_line_words * 2, sizeof(uint32_t));
  if (!v_out_dma_buf_alloc)
    watchdog_reboot(0, 0, 0);

  v_out_dma_buf[0] = v_out_dma_buf_alloc;
  v_out_dma_buf[1] = v_out_dma_buf_alloc + v_out_dma_line_words;

  // Fill constant HSTX command prefix (sync preamble + pixel count)
  for (int b = 0; b < 2; b++)
  {
    v_out_dma_buf[b][0] = HSTX_CMD_RAW_REPEAT | video_mode.h_front_porch;
    v_out_dma_buf[b][1] = SYNC_V1_H1;
    v_out_dma_buf[b][2] = HSTX_CMD_NOP;
    v_out_dma_buf[b][3] = HSTX_CMD_RAW_REPEAT | video_mode.h_sync_pulse;
    v_out_dma_buf[b][4] = SYNC_V1_H0;
    v_out_dma_buf[b][5] = HSTX_CMD_NOP;
    v_out_dma_buf[b][6] = HSTX_CMD_RAW_REPEAT | video_mode.h_back_porch;
    v_out_dma_buf[b][7] = SYNC_V1_H1;
    v_out_dma_buf[b][8] = HSTX_CMD_TMDS | video_mode.h_visible_area;
  }

  // === Vblank command lists ===
  // no vsync
  vblank_line_vsync_off[0] = HSTX_CMD_RAW_REPEAT | video_mode.h_front_porch;
  vblank_line_vsync_off[1] = SYNC_V1_H1;
  vblank_line_vsync_off[2] = HSTX_CMD_RAW_REPEAT | video_mode.h_sync_pulse;
  vblank_line_vsync_off[3] = SYNC_V1_H0;
  vblank_line_vsync_off[4] = HSTX_CMD_RAW_REPEAT | (video_mode.h_back_porch + video_mode.h_visible_area);
  vblank_line_vsync_off[5] = SYNC_V1_H1;
  vblank_line_vsync_off[6] = HSTX_CMD_NOP;
  vblank_line_vsync_off[7] = HSTX_CMD_NOP;
  // with vsync
  vblank_line_vsync_on[0] = HSTX_CMD_RAW_REPEAT | video_mode.h_front_porch;
  vblank_line_vsync_on[1] = SYNC_V0_H1;
  vblank_line_vsync_on[2] = HSTX_CMD_RAW_REPEAT | video_mode.h_sync_pulse;
  vblank_line_vsync_on[3] = SYNC_V0_H0;
  vblank_line_vsync_on[4] = HSTX_CMD_RAW_REPEAT | (video_mode.h_back_porch + video_mode.h_visible_area);
  vblank_line_vsync_on[5] = SYNC_V0_H1;
  vblank_line_vsync_on[6] = HSTX_CMD_NOP;
  vblank_line_vsync_on[7] = HSTX_CMD_NOP;

#else // PIO: line buffers, sync buffers, PIO state machines

  int whole_line = video_mode.whole_line;
  // allocate sync line buffers (pre-filled, never modified)
  v_out_sync_hblank = calloc(whole_line, sizeof(uint8_t));

  if (!v_out_sync_hblank)
    watchdog_reboot(0, 0, 0);

  memset((uint8_t *)v_out_sync_hblank, NO_SYNC, video_mode.h_visible_area + video_mode.h_front_porch);
  memset((uint8_t *)v_out_sync_hblank + video_mode.h_visible_area + video_mode.h_front_porch, H_SYNC, video_mode.h_sync_pulse);
  memset((uint8_t *)v_out_sync_hblank + video_mode.h_visible_area + video_mode.h_front_porch + video_mode.h_sync_pulse, NO_SYNC, video_mode.h_back_porch);

  v_out_sync_vsync = calloc(whole_line, sizeof(uint8_t));

  if (!v_out_sync_vsync)
    watchdog_reboot(0, 0, 0);

  memset((uint8_t *)v_out_sync_vsync, V_SYNC, video_mode.h_visible_area + video_mode.h_front_porch);
  memset((uint8_t *)v_out_sync_vsync + video_mode.h_visible_area + video_mode.h_front_porch, VH_SYNC, video_mode.h_sync_pulse);
  memset((uint8_t *)v_out_sync_vsync + video_mode.h_visible_area + video_mode.h_front_porch + video_mode.h_sync_pulse, V_SYNC, video_mode.h_back_porch);

  // Ping-pong image line buffers as a single contiguous block
  v_out_dma_buf_alloc = calloc(whole_line * 2, sizeof(uint8_t));

  if (!v_out_dma_buf_alloc)
    watchdog_reboot(0, 0, 0);

  v_out_dma_buf[0] = v_out_dma_buf_alloc;
  v_out_dma_buf[1] = (uint32_t *)((uint8_t *)v_out_dma_buf_alloc + whole_line);
  memcpy((uint8_t *)v_out_dma_buf[0], (uint8_t *)v_out_sync_hblank, whole_line);
  memcpy((uint8_t *)v_out_dma_buf[1], (uint8_t *)v_out_sync_hblank, whole_line);

  // === Output PIO (SM0): TMDS serializer ===
  pio_sm_config c = pio_get_default_sm_config();

  offset = pio_add_program(PIO_DVI, &pio_dvi_program);
  sm_config_set_wrap(&c, offset, offset + pio_dvi_program.length - 1);

  sm_config_set_out_pins(&c, DVI_PIN_D0, 6);
  pio_sm_set_consecutive_pindirs(PIO_DVI, SM_DVI, DVI_PIN_D0, 6, true);

  pio_sm_set_pins_with_mask(PIO_DVI, SM_DVI, 3u << DVI_PIN_CLK0, 3u << DVI_PIN_CLK0);
  pio_sm_set_pindirs_with_mask(PIO_DVI, SM_DVI, 3u << DVI_PIN_CLK0, 3u << DVI_PIN_CLK0);

  sm_config_set_sideset_pins(&c, DVI_PIN_CLK0);
  sm_config_set_sideset(&c, 2, false, false);

  sm_config_set_out_shift(&c, true, true, 30);
  sm_config_set_fifo_join(&c, PIO_FIFO_JOIN_TX);

  pio_sm_init(PIO_DVI, SM_DVI, offset, &c);
  pio_sm_set_enabled(PIO_DVI, SM_DVI, true);

  // === Conv PIO (SM1): index → palette address converter ===
  pio_sm_config c_conv = pio_get_default_sm_config();

  offset_conv = pio_add_program(PIO_DVI, &pio_dvi_conv_program);
  sm_config_set_wrap(&c_conv, offset_conv, offset_conv + pio_dvi_conv_program.length - 1);
  sm_config_set_in_shift(&c_conv, true, false, 32);  // shift right, no autopush
  sm_config_set_out_shift(&c_conv, true, false, 32); // shift right, no autopull (explicit pull used)

  pio_sm_clear_fifos(PIO_DVI, SM_DVI_CONV);
  pio_sm_restart(PIO_DVI, SM_DVI_CONV);

  // load palette base address >> 12 into X register (4KB-aligned, 16-byte entries)
  pio_set_x(PIO_DVI, SM_DVI_CONV, ((uint32_t)palette) >> 12);

  pio_sm_init(PIO_DVI, SM_DVI_CONV, offset_conv, &c_conv);
  pio_sm_set_enabled(PIO_DVI, SM_DVI_CONV, true);

#endif // DVI_USE_HSTX (line buffers / PIO SMs)

  // === DMA initialization ===
  dma_ch0 = dma_claim_unused_channel(true);
  dma_ch1 = dma_claim_unused_channel(true);
#ifndef DVI_USE_HSTX
  dma_ch2 = dma_claim_unused_channel(true);
  dma_ch3 = dma_claim_unused_channel(true);
#endif

#ifdef DVI_USE_HSTX
  dma_channel_config c0 = dma_channel_get_default_config(dma_ch0);
  channel_config_set_dreq(&c0, DREQ_HSTX);
  channel_config_set_chain_to(&c0, dma_ch1);

  dma_channel_configure(
      dma_ch0,
      &c0,
      &hstx_fifo_hw->fifo,
      vblank_line_vsync_off,
      count_of(vblank_line_vsync_off),
      false //
  );

  dma_channel_config c1 = dma_channel_get_default_config(dma_ch1);
  channel_config_set_dreq(&c1, DREQ_HSTX);
  channel_config_set_chain_to(&c1, dma_ch0);

  dma_channel_configure(
      dma_ch1,
      &c1,
      &hstx_fifo_hw->fifo,
      vblank_line_vsync_off,
      count_of(vblank_line_vsync_off),
      false //
  );

  dma_hw->ints0 = (1u << dma_ch0) | (1u << dma_ch1);
  dma_hw->inte0 = (1u << dma_ch0) | (1u << dma_ch1);
#else
  // ch0: data line → conv PIO TX (feeds index buffer to converter)
  dma_channel_config c0 = dma_channel_get_default_config(dma_ch0);

  channel_config_set_transfer_data_size(&c0, DMA_SIZE_32);
  channel_config_set_read_increment(&c0, true);
  channel_config_set_write_increment(&c0, false);
  channel_config_set_dreq(&c0, DREQ_PIO_DVI + SM_DVI_CONV); // conv SM TX
  channel_config_set_chain_to(&c0, dma_ch1);

  dma_channel_configure(
      dma_ch0,
      &c0,
      &PIO_DVI->txf[SM_DVI_CONV], // write: conv PIO TX FIFO
      &v_out_dma_buf[0][0],       // read: index buffer
      whole_line / 4,             // transfer count: bytes / 4
      false                       // don't start yet
  );

  // ch1: control — reloads ch0 read addr, fires IRQ
  dma_channel_config c1 = dma_channel_get_default_config(dma_ch1);

  channel_config_set_transfer_data_size(&c1, DMA_SIZE_32);
  channel_config_set_read_increment(&c1, false);
  channel_config_set_write_increment(&c1, false);
  channel_config_set_chain_to(&c1, dma_ch0);

  dma_channel_configure(
      dma_ch1,
      &c1,
      &dma_hw->ch[dma_ch0].read_addr, // write: ch0's read addr
      &v_out_dma_buf[0],              // read: pointer to buffer
      1,
      false // don't start yet
  );

  // ch2: out_data — reads palette entry → sends TMDS data to output PIO
  // NOTE: ch2 MUST be configured before ch3, because ch3 chains to ch2
  dma_channel_config c2 = dma_channel_get_default_config(dma_ch2);
  channel_config_set_transfer_data_size(&c2, DMA_SIZE_32);
  channel_config_set_read_increment(&c2, true);
  channel_config_set_write_increment(&c2, false);
  channel_config_set_dreq(&c2, DREQ_PIO_DVI + SM_DVI); // output SM TX
  channel_config_set_chain_to(&c2, dma_ch3);

  dma_channel_configure(
      dma_ch2,
      &c2,
      &PIO_DVI->txf[SM_DVI], // write: output PIO TX FIFO
      palette,               // read: palette (overwritten by ch3 each cycle)
      4,                     // 4 × uint32_t = 16 bytes per palette entry (norm + inv)
      false                  // don't start yet
  );

  // ch3: set_addr — reads palette address from conv RX → sets ch2 read addr
  dma_channel_config c3 = dma_channel_get_default_config(dma_ch3);
  channel_config_set_transfer_data_size(&c3, DMA_SIZE_32);
  channel_config_set_read_increment(&c3, false);
  channel_config_set_write_increment(&c3, false);
  channel_config_set_dreq(&c3, DREQ_PIO0_RX0 + SM_DVI_CONV); // conv SM RX
  channel_config_set_chain_to(&c3, dma_ch2);

  dma_channel_configure(
      dma_ch3,
      &c3,
      &dma_hw->ch[dma_ch2].read_addr, // write: ch2's read addr
      &PIO_DVI->rxf[SM_DVI_CONV],     // read: conv RX FIFO
      1,
      true // start immediately — ch2 is already configured
  );

  // IRQ setup
  dma_channel_set_irq0_enabled(dma_ch1, true);
#endif

  irq_set_exclusive_handler(DMA_IRQ_0, dma_handler_dvi);
  irq_set_priority(DMA_IRQ_0, PICO_HIGHEST_IRQ_PRIORITY);
  irq_set_enabled(DMA_IRQ_0, true);

  bus_ctrl_hw->priority = BUSCTRL_BUS_PRIORITY_DMA_W_BITS | BUSCTRL_BUS_PRIORITY_DMA_R_BITS;

  dma_channel_start(dma_ch0);
}

void stop_dvi()
{
  // disable IRQ first to prevent handlers from running during cleanup
  irq_set_enabled(DMA_IRQ_0, false);
  irq_remove_handler(DMA_IRQ_0, dma_handler_dvi);

  // reset ISR state for clean restart
#ifdef DVI_USE_HSTX
  y = 1;
#else
  y = 0;
#endif
  scr_buffer = NULL;
  active_buf_idx = 0;

  // Stop DMA
  // dma_channel_abort(dma_ch0);
  // dma_channel_abort(dma_ch1);
  dma_channel_cleanup(dma_ch0);
  dma_channel_cleanup(dma_ch1);
  dma_channel_unclaim(dma_ch0);
  dma_channel_unclaim(dma_ch1);
#ifndef DVI_USE_HSTX
  dma_channel_cleanup(dma_ch2);
  dma_channel_cleanup(dma_ch3);
  dma_channel_unclaim(dma_ch2);
  dma_channel_unclaim(dma_ch3);
#endif

#ifdef DVI_USE_HSTX
  // Drain HSTX FIFO before disabling — stale data would corrupt the first frame
  // after restart and prevent monitor sync
  while (!(hstx_fifo_hw->stat & HSTX_FIFO_STAT_EMPTY_BITS))
    tight_loop_contents();

  // Disable HSTX
  hstx_ctrl_hw->csr = 0;

  // Release GPIO pins
  for (int i = 12; i <= 19; ++i)
    gpio_set_function(i, GPIO_FUNC_NULL);
#else
  pio_sm_set_enabled(PIO_DVI, SM_DVI, false);
  pio_sm_init(PIO_DVI, SM_DVI, offset, NULL);
  pio_remove_program(PIO_DVI, &pio_dvi_program, offset);

  // stop conv PIO (SM1)
  pio_sm_set_enabled(PIO_DVI, SM_DVI_CONV, false);
  pio_sm_init(PIO_DVI, SM_DVI_CONV, offset_conv, NULL);
  pio_remove_program(PIO_DVI, &pio_dvi_conv_program, offset_conv);
#endif

  // free index buffers (single contiguous allocation)
  if (v_out_dma_buf_alloc != NULL)
  {
    free(v_out_dma_buf_alloc);
    v_out_dma_buf_alloc = NULL;
  }

  v_out_dma_buf[0] = NULL;
  v_out_dma_buf[1] = NULL;

#ifndef DVI_USE_HSTX
  // free sync buffers
  if (v_out_sync_hblank != NULL)
  {
    free(v_out_sync_hblank);
    v_out_sync_hblank = NULL;
  }

  if (v_out_sync_vsync != NULL)
  {
    free(v_out_sync_vsync);
    v_out_sync_vsync = NULL;
  }
#endif
}