{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1730255723446 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1730255723451 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1730255723456 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1730255723460 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1730255723463 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Design Software" 0 -1 1730255723465 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1730255723465 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v " "Source file: C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1730256206579 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1730256206579 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v " "Source file: C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1730256206607 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1730256206607 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v " "Source file: C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1730256206632 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1730256206632 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730256206916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730256206916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 22:43:26 2024 " "Processing started: Tue Oct 29 22:43:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730256206916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256206916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegFileMem -c PipelineReg " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegFileMem -c PipelineReg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256206916 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1730256207228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk_0002 " "Found entity 1: vgaclk_0002" {  } { { "vgaclk_0002.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vgaclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk " "Found entity 1: vgaclk" {  } { { "vgaclk.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vgaclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212242 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(44) " "Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "vga_control.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vga_control.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730256212243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vga_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BLOCK " "Found entity 1: VGA_BLOCK" {  } { { "VGA_BLOCK.bdf" "" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/VGA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file color_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_encoder " "Found entity 1: color_encoder" {  } { { "color_encoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/color_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(171) " "Verilog HDL information at char_engine.v(171): always construct contains both blocking and non-blocking assignments" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730256212246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(205) " "Verilog HDL information at char_engine.v(205): always construct contains both blocking and non-blocking assignments" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 205 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730256212246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file char_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_engine " "Found entity 1: char_engine" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212248 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.v(29) " "Verilog HDL information at register.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "register.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/register.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730256212249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtwoport.v 1 1 " "Found 1 design units, including 1 entities, in source file ramtwoport.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMTWOPORT " "Found entity 1: RAMTWOPORT" {  } { { "RAMTWOPORT.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/RAMTWOPORT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instrmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "instrMem.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/instrMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/dataMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addfour.v 1 1 " "Found 1 design units, including 1 entities, in source file addfour.v" { { "Info" "ISGN_ENTITY_NAME" "1 addFour " "Found entity 1: addFour" {  } { { "addFour.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/addFour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_defs.v 0 0 " "Found 0 design units, including 0 entities, in source file riscv_defs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212261 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(80) " "Verilog HDL Expression warning at decoder.v(80): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(81) " "Verilog HDL Expression warning at decoder.v(81): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(82) " "Verilog HDL Expression warning at decoder.v(82): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(84) " "Verilog HDL Expression warning at decoder.v(84): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(85) " "Verilog HDL Expression warning at decoder.v(85): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(86) " "Verilog HDL Expression warning at decoder.v(86): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(99) " "Verilog HDL Expression warning at decoder.v(99): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(100) " "Verilog HDL Expression warning at decoder.v(100): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 100 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(101) " "Verilog HDL Expression warning at decoder.v(101): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(114) " "Verilog HDL Expression warning at decoder.v(114): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(127) " "Verilog HDL Expression warning at decoder.v(127): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 127 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(128) " "Verilog HDL Expression warning at decoder.v(128): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 128 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(129) " "Verilog HDL Expression warning at decoder.v(129): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 129 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 decoder.v(130) " "Verilog HDL Expression warning at decoder.v(130): truncated literal to match 1 bits" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 130 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1730256212263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730256212342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_BLOCK VGA_BLOCK:inst15 " "Elaborating entity \"VGA_BLOCK\" for hierarchy \"VGA_BLOCK:inst15\"" {  } { { "top.bdf" "inst15" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { -568 552 808 -120 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control VGA_BLOCK:inst15\|vga_control:inst2 " "Elaborating entity \"vga_control\" for hierarchy \"VGA_BLOCK:inst15\|vga_control:inst2\"" {  } { { "VGA_BLOCK.bdf" "inst2" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/VGA_BLOCK.bdf" { { 120 136 320 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_control.v(63) " "Verilog HDL assignment warning at vga_control.v(63): truncated value with size 32 to match size of target (19)" {  } { { "vga_control.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vga_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212347 "|top|VGA_BLOCK:inst15|vga_control:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk VGA_BLOCK:inst15\|vgaclk:inst4 " "Elaborating entity \"vgaclk\" for hierarchy \"VGA_BLOCK:inst15\|vgaclk:inst4\"" {  } { { "VGA_BLOCK.bdf" "inst4" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/VGA_BLOCK.bdf" { { 120 -56 104 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk_0002 VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst " "Elaborating entity \"vgaclk_0002\" for hierarchy \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\"" {  } { { "vgaclk.v" "vgaclk_inst" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vgaclk.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "vgaclk_0002.v" "altera_pll_i" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vgaclk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212369 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1730256212371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "vgaclk_0002.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vgaclk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_BLOCK:inst15\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.125000 MHz " "Parameter \"output_clock_frequency0\" = \"25.125000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212371 ""}  } { { "vgaclk_0002.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vgaclk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730256212371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_engine VGA_BLOCK:inst15\|char_engine:inst " "Elaborating entity \"char_engine\" for hierarchy \"VGA_BLOCK:inst15\|char_engine:inst\"" {  } { { "VGA_BLOCK.bdf" "inst" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/VGA_BLOCK.bdf" { { 368 136 384 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(274) " "Verilog HDL assignment warning at char_engine.v(274): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212382 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(275) " "Verilog HDL assignment warning at char_engine.v(275): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212382 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(276) " "Verilog HDL assignment warning at char_engine.v(276): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212382 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(277) " "Verilog HDL assignment warning at char_engine.v(277): truncated value with size 32 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212382 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(279) " "Verilog HDL assignment warning at char_engine.v(279): truncated value with size 32 to match size of target (5)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212382 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(289) " "Verilog HDL assignment warning at char_engine.v(289): truncated value with size 88 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212382 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(301) " "Verilog HDL assignment warning at char_engine.v(301): truncated value with size 88 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212382 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 8 char_engine.v(313) " "Verilog HDL assignment warning at char_engine.v(313): truncated value with size 72 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212382 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 8 char_engine.v(326) " "Verilog HDL assignment warning at char_engine.v(326): truncated value with size 80 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212382 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 8 char_engine.v(339) " "Verilog HDL assignment warning at char_engine.v(339): truncated value with size 56 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212382 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(362) " "Verilog HDL assignment warning at char_engine.v(362): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(373) " "Verilog HDL assignment warning at char_engine.v(373): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(384) " "Verilog HDL assignment warning at char_engine.v(384): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(395) " "Verilog HDL assignment warning at char_engine.v(395): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(406) " "Verilog HDL assignment warning at char_engine.v(406): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(417) " "Verilog HDL assignment warning at char_engine.v(417): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(428) " "Verilog HDL assignment warning at char_engine.v(428): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(439) " "Verilog HDL assignment warning at char_engine.v(439): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(450) " "Verilog HDL assignment warning at char_engine.v(450): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(461) " "Verilog HDL assignment warning at char_engine.v(461): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(472) " "Verilog HDL assignment warning at char_engine.v(472): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(483) " "Verilog HDL assignment warning at char_engine.v(483): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(494) " "Verilog HDL assignment warning at char_engine.v(494): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(505) " "Verilog HDL assignment warning at char_engine.v(505): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(516) " "Verilog HDL assignment warning at char_engine.v(516): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(527) " "Verilog HDL assignment warning at char_engine.v(527): truncated value with size 113 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 8 char_engine.v(584) " "Verilog HDL assignment warning at char_engine.v(584): truncated value with size 96 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "89 8 char_engine.v(596) " "Verilog HDL assignment warning at char_engine.v(596): truncated value with size 89 to match size of target (8)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(735) " "Verilog HDL assignment warning at char_engine.v(735): truncated value with size 32 to match size of target (5)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(742) " "Verilog HDL assignment warning at char_engine.v(742): truncated value with size 32 to match size of target (5)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "char_engine.v(282) " "Verilog HDL Case Statement warning at char_engine.v(282): can't check case statement for completeness because the case expression has too many possible states" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 282 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 char_engine.v(199) " "Verilog HDL assignment warning at char_engine.v(199): truncated value with size 32 to match size of target (16)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(231) " "Verilog HDL assignment warning at char_engine.v(231): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(236) " "Verilog HDL assignment warning at char_engine.v(236): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(241) " "Verilog HDL assignment warning at char_engine.v(241): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(246) " "Verilog HDL assignment warning at char_engine.v(246): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(255) " "Verilog HDL assignment warning at char_engine.v(255): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(260) " "Verilog HDL assignment warning at char_engine.v(260): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(265) " "Verilog HDL assignment warning at char_engine.v(265): truncated value with size 8 to match size of target (6)" {  } { { "char_engine.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/char_engine.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730256212383 "|top|VGA_BLOCK:inst15|char_engine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_encoder VGA_BLOCK:inst15\|color_encoder:inst1 " "Elaborating entity \"color_encoder\" for hierarchy \"VGA_BLOCK:inst15\|color_encoder:inst1\"" {  } { { "VGA_BLOCK.bdf" "inst1" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/VGA_BLOCK.bdf" { { 120 752 912 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram VGA_BLOCK:inst15\|vram:inst3 " "Elaborating entity \"vram\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\"" {  } { { "VGA_BLOCK.bdf" "inst3" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/VGA_BLOCK.bdf" { { 120 520 720 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "altsyncram_component" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212412 ""}  } { { "vram.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/vram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730256212412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1tn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1tn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1tn2 " "Found entity 1: altsyncram_1tn2" {  } { { "db/altsyncram_1tn2.tdf" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/altsyncram_1tn2.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1tn2 VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated " "Elaborating entity \"altsyncram_1tn2\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_1tn2.tdf" "decode2" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/altsyncram_1tn2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a " "Elaborating entity \"decode_s2a\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a\"" {  } { { "db/altsyncram_1tn2.tdf" "rden_decode_a" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/altsyncram_1tn2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4 " "Elaborating entity \"mux_chb\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4\"" {  } { { "db/altsyncram_1tn2.tdf" "mux4" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/altsyncram_1tn2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5 " "Elaborating entity \"mux_jhb\" for hierarchy \"VGA_BLOCK:inst15\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5\"" {  } { { "db/altsyncram_1tn2.tdf" "mux5" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/altsyncram_1tn2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:inst2 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { 56 48 256 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMem instrMem:inst10 " "Elaborating entity \"instrMem\" for hierarchy \"instrMem:inst10\"" {  } { { "top.bdf" "inst10" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { 88 -304 -48 288 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrMem:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrMem:inst10\|altsyncram:altsyncram_component\"" {  } { { "instrMem.v" "altsyncram_component" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/instrMem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrMem:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrMem:inst10\|altsyncram:altsyncram_component\"" {  } { { "instrMem.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/instrMem.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrMem:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrMem:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../instrmem.mif " "Parameter \"init_file\" = \"../instrmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212584 ""}  } { { "instrMem.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/instrMem.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730256212584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvl2 " "Found entity 1: altsyncram_fvl2" {  } { { "db/altsyncram_fvl2.tdf" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/altsyncram_fvl2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fvl2 instrMem:inst10\|altsyncram:altsyncram_component\|altsyncram_fvl2:auto_generated " "Elaborating entity \"altsyncram_fvl2\" for hierarchy \"instrMem:inst10\|altsyncram:altsyncram_component\|altsyncram_fvl2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst8 " "Elaborating entity \"PC\" for hierarchy \"PC:inst8\"" {  } { { "top.bdf" "inst8" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { 88 -672 -464 200 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addFour addFour:inst9 " "Elaborating entity \"addFour\" for hierarchy \"addFour:inst9\"" {  } { { "top.bdf" "inst9" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { -32 -664 -456 48 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:inst3 " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { 0 936 1168 144 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst11 " "Elaborating entity \"register\" for hierarchy \"register:inst11\"" {  } { { "top.bdf" "inst11" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { 32 504 800 240 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram register:inst11\|altsyncram:schmegisters\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"register:inst11\|altsyncram:schmegisters\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:inst11\|altsyncram:schmegisters\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"register:inst11\|altsyncram:schmegisters\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:inst11\|altsyncram:schmegisters\[0\]\[31\]__1 " "Instantiated megafunction \"register:inst11\|altsyncram:schmegisters\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 27 " "Parameter \"WIDTH_A\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 27 " "Parameter \"WIDTH_B\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212630 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730256212630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svj1 " "Found entity 1: altsyncram_svj1" {  } { { "db/altsyncram_svj1.tdf" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/altsyncram_svj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_svj1 register:inst11\|altsyncram:schmegisters\[0\]\[31\]__1\|altsyncram_svj1:auto_generated " "Elaborating entity \"altsyncram_svj1\" for hierarchy \"register:inst11\|altsyncram:schmegisters\[0\]\[31\]__1\|altsyncram_svj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram register:inst11\|altsyncram:schmegisters\[0\]\[31\]__2 " "Elaborating entity \"altsyncram\" for hierarchy \"register:inst11\|altsyncram:schmegisters\[0\]\[31\]__2\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:inst11\|altsyncram:schmegisters\[0\]\[31\]__2 " "Elaborated megafunction instantiation \"register:inst11\|altsyncram:schmegisters\[0\]\[31\]__2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:inst11\|altsyncram:schmegisters\[0\]\[31\]__2 " "Instantiated megafunction \"register:inst11\|altsyncram:schmegisters\[0\]\[31\]__2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 27 " "Parameter \"WIDTH_A\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 27 " "Parameter \"WIDTH_B\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730256212665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6j1 " "Found entity 1: altsyncram_c6j1" {  } { { "db/altsyncram_c6j1.tdf" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/altsyncram_c6j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c6j1 register:inst11\|altsyncram:schmegisters\[0\]\[31\]__2\|altsyncram_c6j1:auto_generated " "Elaborating entity \"altsyncram_c6j1\" for hierarchy \"register:inst11\|altsyncram:schmegisters\[0\]\[31\]__2\|altsyncram_c6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:inst7 " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:inst7\"" {  } { { "top.bdf" "inst7" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { -24 2560 2792 88 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:inst13 " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:inst13\"" {  } { { "top.bdf" "inst13" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { 8 2088 2344 208 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:inst13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:inst13\|altsyncram:altsyncram_component\"" {  } { { "dataMem.v" "altsyncram_component" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/dataMem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:inst13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:inst13\|altsyncram:altsyncram_component\"" {  } { { "dataMem.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/dataMem.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:inst13\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:inst13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256212704 ""}  } { { "dataMem.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/dataMem.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730256212704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhj2 " "Found entity 1: altsyncram_nhj2" {  } { { "db/altsyncram_nhj2.tdf" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/db/altsyncram_nhj2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nhj2 dataMem:inst13\|altsyncram:altsyncram_component\|altsyncram_nhj2:auto_generated " "Elaborating entity \"altsyncram_nhj2\" for hierarchy \"dataMem:inst13\|altsyncram:altsyncram_component\|altsyncram_nhj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:inst6 " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { 8 1632 1864 152 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212737 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730256212746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730256212746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst12 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst12\"" {  } { { "top.bdf" "inst12" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { 0 1256 1456 80 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/top.bdf" { { -64 192 400 16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730256212747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func7 decoder.v(18) " "Verilog HDL or VHDL warning at decoder.v(18): object \"func7\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730256212748 "|top|decoder:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd decoder.v(19) " "Verilog HDL or VHDL warning at decoder.v(19): object \"rd\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730256212748 "|top|decoder:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 decoder.v(20) " "Verilog HDL or VHDL warning at decoder.v(20): object \"rs1\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730256212748 "|top|decoder:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 decoder.v(21) " "Verilog HDL or VHDL warning at decoder.v(21): object \"rs2\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730256212748 "|top|decoder:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm decoder.v(22) " "Verilog HDL or VHDL warning at decoder.v(22): object \"imm\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730256212748 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(80) " "Verilog HDL Case Statement warning at decoder.v(80): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 80 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212748 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(81) " "Verilog HDL Case Statement warning at decoder.v(81): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 81 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(83) " "Verilog HDL Case Statement warning at decoder.v(83): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 83 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(84) " "Verilog HDL Case Statement warning at decoder.v(84): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 84 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(85) " "Verilog HDL Case Statement warning at decoder.v(85): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 85 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(86) " "Verilog HDL Case Statement warning at decoder.v(86): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 86 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(78) " "Verilog HDL Case Statement warning at decoder.v(78): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(99) " "Verilog HDL Case Statement warning at decoder.v(99): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 99 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(100) " "Verilog HDL Case Statement warning at decoder.v(100): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 100 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(101) " "Verilog HDL Case Statement warning at decoder.v(101): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 101 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(96) " "Verilog HDL Case Statement warning at decoder.v(96): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(114) " "Verilog HDL Case Statement warning at decoder.v(114): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 114 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(111) " "Verilog HDL Case Statement warning at decoder.v(111): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 111 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212749 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(127) " "Verilog HDL Case Statement warning at decoder.v(127): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 127 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212750 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(128) " "Verilog HDL Case Statement warning at decoder.v(128): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 128 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212750 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(129) " "Verilog HDL Case Statement warning at decoder.v(129): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 129 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212750 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(130) " "Verilog HDL Case Statement warning at decoder.v(130): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 130 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212750 "|top|decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(124) " "Verilog HDL Case Statement warning at decoder.v(124): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 124 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212750 "|top|decoder:inst"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(158) " "Verilog HDL Case Statement warning at decoder.v(158): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 158 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1730256212750 "|top|decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decode_str decoder.v(27) " "Verilog HDL Always Construct warning at decoder.v(27): inferring latch(es) for variable \"decode_str\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730256212752 "|top|decoder:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode decoder.v(27) " "Verilog HDL Always Construct warning at decoder.v(27): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730256212753 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[0\] decoder.v(27) " "Inferred latch for \"decode_str\[0\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212755 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[1\] decoder.v(27) " "Inferred latch for \"decode_str\[1\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212755 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[2\] decoder.v(27) " "Inferred latch for \"decode_str\[2\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[3\] decoder.v(27) " "Inferred latch for \"decode_str\[3\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[4\] decoder.v(27) " "Inferred latch for \"decode_str\[4\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[5\] decoder.v(27) " "Inferred latch for \"decode_str\[5\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[6\] decoder.v(27) " "Inferred latch for \"decode_str\[6\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[7\] decoder.v(27) " "Inferred latch for \"decode_str\[7\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[8\] decoder.v(27) " "Inferred latch for \"decode_str\[8\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[9\] decoder.v(27) " "Inferred latch for \"decode_str\[9\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[10\] decoder.v(27) " "Inferred latch for \"decode_str\[10\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[11\] decoder.v(27) " "Inferred latch for \"decode_str\[11\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[12\] decoder.v(27) " "Inferred latch for \"decode_str\[12\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[13\] decoder.v(27) " "Inferred latch for \"decode_str\[13\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[14\] decoder.v(27) " "Inferred latch for \"decode_str\[14\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[15\] decoder.v(27) " "Inferred latch for \"decode_str\[15\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[16\] decoder.v(27) " "Inferred latch for \"decode_str\[16\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[17\] decoder.v(27) " "Inferred latch for \"decode_str\[17\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[18\] decoder.v(27) " "Inferred latch for \"decode_str\[18\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[19\] decoder.v(27) " "Inferred latch for \"decode_str\[19\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[20\] decoder.v(27) " "Inferred latch for \"decode_str\[20\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[21\] decoder.v(27) " "Inferred latch for \"decode_str\[21\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212756 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[22\] decoder.v(27) " "Inferred latch for \"decode_str\[22\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[23\] decoder.v(27) " "Inferred latch for \"decode_str\[23\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[24\] decoder.v(27) " "Inferred latch for \"decode_str\[24\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[25\] decoder.v(27) " "Inferred latch for \"decode_str\[25\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[26\] decoder.v(27) " "Inferred latch for \"decode_str\[26\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[27\] decoder.v(27) " "Inferred latch for \"decode_str\[27\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[28\] decoder.v(27) " "Inferred latch for \"decode_str\[28\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[29\] decoder.v(27) " "Inferred latch for \"decode_str\[29\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[30\] decoder.v(27) " "Inferred latch for \"decode_str\[30\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[31\] decoder.v(27) " "Inferred latch for \"decode_str\[31\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[32\] decoder.v(27) " "Inferred latch for \"decode_str\[32\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[33\] decoder.v(27) " "Inferred latch for \"decode_str\[33\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[34\] decoder.v(27) " "Inferred latch for \"decode_str\[34\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[35\] decoder.v(27) " "Inferred latch for \"decode_str\[35\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[36\] decoder.v(27) " "Inferred latch for \"decode_str\[36\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[37\] decoder.v(27) " "Inferred latch for \"decode_str\[37\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[38\] decoder.v(27) " "Inferred latch for \"decode_str\[38\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[39\] decoder.v(27) " "Inferred latch for \"decode_str\[39\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[40\] decoder.v(27) " "Inferred latch for \"decode_str\[40\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[41\] decoder.v(27) " "Inferred latch for \"decode_str\[41\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[42\] decoder.v(27) " "Inferred latch for \"decode_str\[42\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[43\] decoder.v(27) " "Inferred latch for \"decode_str\[43\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[44\] decoder.v(27) " "Inferred latch for \"decode_str\[44\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212757 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[45\] decoder.v(27) " "Inferred latch for \"decode_str\[45\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[46\] decoder.v(27) " "Inferred latch for \"decode_str\[46\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[47\] decoder.v(27) " "Inferred latch for \"decode_str\[47\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[48\] decoder.v(27) " "Inferred latch for \"decode_str\[48\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[49\] decoder.v(27) " "Inferred latch for \"decode_str\[49\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[50\] decoder.v(27) " "Inferred latch for \"decode_str\[50\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[51\] decoder.v(27) " "Inferred latch for \"decode_str\[51\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[52\] decoder.v(27) " "Inferred latch for \"decode_str\[52\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[53\] decoder.v(27) " "Inferred latch for \"decode_str\[53\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[54\] decoder.v(27) " "Inferred latch for \"decode_str\[54\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[55\] decoder.v(27) " "Inferred latch for \"decode_str\[55\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[56\] decoder.v(27) " "Inferred latch for \"decode_str\[56\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[57\] decoder.v(27) " "Inferred latch for \"decode_str\[57\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[58\] decoder.v(27) " "Inferred latch for \"decode_str\[58\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[59\] decoder.v(27) " "Inferred latch for \"decode_str\[59\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[60\] decoder.v(27) " "Inferred latch for \"decode_str\[60\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[61\] decoder.v(27) " "Inferred latch for \"decode_str\[61\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[62\] decoder.v(27) " "Inferred latch for \"decode_str\[62\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[63\] decoder.v(27) " "Inferred latch for \"decode_str\[63\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[64\] decoder.v(27) " "Inferred latch for \"decode_str\[64\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[65\] decoder.v(27) " "Inferred latch for \"decode_str\[65\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212758 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[66\] decoder.v(27) " "Inferred latch for \"decode_str\[66\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[67\] decoder.v(27) " "Inferred latch for \"decode_str\[67\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[68\] decoder.v(27) " "Inferred latch for \"decode_str\[68\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[69\] decoder.v(27) " "Inferred latch for \"decode_str\[69\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[70\] decoder.v(27) " "Inferred latch for \"decode_str\[70\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[71\] decoder.v(27) " "Inferred latch for \"decode_str\[71\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[72\] decoder.v(27) " "Inferred latch for \"decode_str\[72\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[73\] decoder.v(27) " "Inferred latch for \"decode_str\[73\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[74\] decoder.v(27) " "Inferred latch for \"decode_str\[74\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[75\] decoder.v(27) " "Inferred latch for \"decode_str\[75\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[76\] decoder.v(27) " "Inferred latch for \"decode_str\[76\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[77\] decoder.v(27) " "Inferred latch for \"decode_str\[77\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[78\] decoder.v(27) " "Inferred latch for \"decode_str\[78\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode_str\[79\] decoder.v(27) " "Inferred latch for \"decode_str\[79\]\" at decoder.v(27)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] decoder.v(30) " "Inferred latch for \"opcode\[0\]\" at decoder.v(30)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] decoder.v(30) " "Inferred latch for \"opcode\[1\]\" at decoder.v(30)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] decoder.v(30) " "Inferred latch for \"opcode\[2\]\" at decoder.v(30)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] decoder.v(30) " "Inferred latch for \"opcode\[3\]\" at decoder.v(30)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] decoder.v(30) " "Inferred latch for \"opcode\[4\]\" at decoder.v(30)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] decoder.v(30) " "Inferred latch for \"opcode\[5\]\" at decoder.v(30)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[6\] decoder.v(30) " "Inferred latch for \"opcode\[6\]\" at decoder.v(30)" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730256212759 "|top|decoder:inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst\|opcode\[0\] " "LATCH primitive \"decoder:inst\|opcode\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730256213016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst\|opcode\[1\] " "LATCH primitive \"decoder:inst\|opcode\[1\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730256213016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst\|opcode\[2\] " "LATCH primitive \"decoder:inst\|opcode\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730256213016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst\|opcode\[3\] " "LATCH primitive \"decoder:inst\|opcode\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730256213016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst\|opcode\[4\] " "LATCH primitive \"decoder:inst\|opcode\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730256213016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst\|opcode\[5\] " "LATCH primitive \"decoder:inst\|opcode\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730256213016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:inst\|opcode\[6\] " "LATCH primitive \"decoder:inst\|opcode\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1730256213016 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[52\] decoder:inst\|decode_str\[54\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[52\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[54\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[50\] decoder:inst\|decode_str\[54\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[50\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[54\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[48\] decoder:inst\|decode_str\[54\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[48\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[54\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[46\] decoder:inst\|decode_str\[54\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[46\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[54\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[43\] decoder:inst\|decode_str\[54\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[43\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[54\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[42\] decoder:inst\|decode_str\[54\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[42\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[54\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[41\] decoder:inst\|decode_str\[54\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[41\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[54\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[35\] decoder:inst\|decode_str\[54\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[35\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[54\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[32\] decoder:inst\|decode_str\[54\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[32\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[54\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[33\] decoder:inst\|decode_str\[38\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[33\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[38\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst\|decode_str\[26\] decoder:inst\|decode_str\[38\] " "Duplicate LATCH primitive \"decoder:inst\|decode_str\[26\]\" merged with LATCH primitive \"decoder:inst\|decode_str\[38\]\"" {  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1730256218373 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1730256218373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[54\] " "Latch decoder:inst\|decode_str\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[0\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[38\] " "Latch decoder:inst\|decode_str\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[30\] " "Latch decoder:inst\|decode_str\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[28\] " "Latch decoder:inst\|decode_str\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[0\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[27\] " "Latch decoder:inst\|decode_str\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[0\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[0\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[25\] " "Latch decoder:inst\|decode_str\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[24\] " "Latch decoder:inst\|decode_str\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[3\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[3\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[22\] " "Latch decoder:inst\|decode_str\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[6\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[20\] " "Latch decoder:inst\|decode_str\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[3\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[3\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[19\] " "Latch decoder:inst\|decode_str\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[18\] " "Latch decoder:inst\|decode_str\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[17\] " "Latch decoder:inst\|decode_str\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[16\] " "Latch decoder:inst\|decode_str\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[12\] " "Latch decoder:inst\|decode_str\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[11\] " "Latch decoder:inst\|decode_str\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[5\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[5\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[10\] " "Latch decoder:inst\|decode_str\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[6\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[9\] " "Latch decoder:inst\|decode_str\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[6\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[6\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[8\] " "Latch decoder:inst\|decode_str\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[4\] " "Latch decoder:inst\|decode_str\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[3\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[3\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[3\] " "Latch decoder:inst\|decode_str\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[2\] " "Latch decoder:inst\|decode_str\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218375 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218375 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[1\] " "Latch decoder:inst\|decode_str\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218376 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst\|decode_str\[0\] " "Latch decoder:inst\|decode_str\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:inst2\|instr_out\[4\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:inst2\|instr_out\[4\]" {  } { { "IF_ID.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/IF_ID.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1730256218376 ""}  } { { "decoder.v" "" { Text "C:/ECE473(2)/RISCV-5-Stage-Pipeline/Lab06/decoder.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1730256218376 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1730256219948 ""}
