module D_FLIPFLOP(D,clk,reset,Q);
input D,reset,clk;
output reg Q;
always@(posedge clk)
begin
if (reset ==1'b1) 
 Q <=1'b0;
 else
 Q<=D;
end
endmodule
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
module D_FLIPFLOP_tb( );
reg D;
reg clk=0;
reg reset;
wire Q;
D_FLIPFLOP DUT(D,clk,reset,Q); 

always #5 clk=~clk;

initial 
begin
reset=1;
 D <= 0;#100;
 reset=0;
 D <= 1; #100;
 D <= 0;#100;
 D <= 1;
$finish;
end
endmodule
