

================================================================
== Vivado HLS Report for 'load_3'
================================================================
* Date:           Mon Sep 25 21:40:14 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ed25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 0.68ns
ST_1: in_offset_read (3)  [1/1] 0.00ns
:0  %in_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %in_offset)

ST_1: in_offset_cast2 (4)  [1/1] 0.00ns
:1  %in_offset_cast2 = zext i7 %in_offset_read to i64

ST_1: in_addr (5)  [1/1] 0.00ns
:2  %in_addr = getelementptr [64 x i8]* %in_r, i64 0, i64 %in_offset_cast2

ST_1: in_load (6)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:7
:3  %in_load = load i8* %in_addr, align 1

ST_1: tmp_1375 (7)  [1/1] 0.00ns
:4  %tmp_1375 = trunc i7 %in_offset_read to i6


 <State 2>: 1.43ns
ST_2: in_load (6)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:7
:3  %in_load = load i8* %in_addr, align 1

ST_2: sum (8)  [1/1] 0.75ns
:5  %sum = add i6 1, %tmp_1375

ST_2: sum_cast (9)  [1/1] 0.00ns
:6  %sum_cast = zext i6 %sum to i64

ST_2: in_addr_4 (10)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:8
:7  %in_addr_4 = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum_cast

ST_2: in_load_4 (11)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:8
:8  %in_load_4 = load i8* %in_addr_4, align 1

ST_2: sum2 (12)  [1/1] 0.75ns
:9  %sum2 = add i6 2, %tmp_1375

ST_2: sum2_cast (13)  [1/1] 0.00ns
:10  %sum2_cast = zext i6 %sum2 to i64

ST_2: in_addr_5 (14)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:9
:11  %in_addr_5 = getelementptr [64 x i8]* %in_r, i64 0, i64 %sum2_cast

ST_2: in_load_5 (15)  [2/2] 0.68ns  loc: ed25519/src/sc.cpp:9
:12  %in_load_5 = load i8* %in_addr_5, align 1


 <State 3>: 0.68ns
ST_3: in_load_4 (11)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:8
:8  %in_load_4 = load i8* %in_addr_4, align 1

ST_3: in_load_5 (15)  [1/2] 0.68ns  loc: ed25519/src/sc.cpp:9
:12  %in_load_5 = load i8* %in_addr_5, align 1

ST_3: tmp (16)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:9
:13  %tmp = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %in_load_5, i8 %in_load_4, i8 %in_load)

ST_3: StgValue_21 (17)  [1/1] 0.00ns  loc: ed25519/src/sc.cpp:11
:14  ret i24 %tmp



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_offset_read  (read          ) [ 0000]
in_offset_cast2 (zext          ) [ 0000]
in_addr         (getelementptr ) [ 0010]
tmp_1375        (trunc         ) [ 0010]
in_load         (load          ) [ 0001]
sum             (add           ) [ 0000]
sum_cast        (zext          ) [ 0000]
in_addr_4       (getelementptr ) [ 0001]
sum2            (add           ) [ 0000]
sum2_cast       (zext          ) [ 0000]
in_addr_5       (getelementptr ) [ 0001]
in_load_4       (load          ) [ 0000]
in_load_5       (load          ) [ 0000]
tmp             (bitconcatenate) [ 0000]
StgValue_21     (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="in_offset_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="7" slack="0"/>
<pin id="16" dir="0" index="1" bw="7" slack="0"/>
<pin id="17" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_offset_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="in_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="8" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="7" slack="0"/>
<pin id="24" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="27" class="1004" name="grp_access_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="6" slack="0"/>
<pin id="29" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="47" dir="0" index="3" bw="6" slack="0"/>
<pin id="48" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="30" dir="1" index="2" bw="8" slack="0"/>
<pin id="49" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/1 in_load_4/2 in_load_5/2 "/>
</bind>
</comp>

<comp id="32" class="1004" name="in_addr_4_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="6" slack="0"/>
<pin id="36" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_4/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="in_addr_5_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="6" slack="0"/>
<pin id="44" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_5/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="in_offset_cast2_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="7" slack="0"/>
<pin id="53" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_offset_cast2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_1375_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1375/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sum_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="6" slack="1"/>
<pin id="63" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="sum_cast_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sum2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="1"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="sum2_cast_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="0" index="3" bw="8" slack="1"/>
<pin id="85" dir="1" index="4" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="89" class="1005" name="in_addr_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="1"/>
<pin id="91" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="94" class="1005" name="tmp_1375_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="1"/>
<pin id="96" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1375 "/>
</bind>
</comp>

<comp id="100" class="1005" name="in_load_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="1"/>
<pin id="102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="105" class="1005" name="in_addr_4_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="1"/>
<pin id="107" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="in_addr_5_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="1"/>
<pin id="112" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="6" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="31"><net_src comp="20" pin="3"/><net_sink comp="27" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="39"><net_src comp="32" pin="3"/><net_sink comp="27" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="40" pin="3"/><net_sink comp="27" pin=3"/></net>

<net id="54"><net_src comp="14" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="55"><net_src comp="51" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="59"><net_src comp="14" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="60" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="69"><net_src comp="65" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="70" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="27" pin="5"/><net_sink comp="80" pin=1"/></net>

<net id="88"><net_src comp="27" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="20" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="27" pin=0"/></net>

<net id="97"><net_src comp="56" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="103"><net_src comp="27" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="108"><net_src comp="32" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="27" pin=0"/></net>

<net id="113"><net_src comp="40" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="27" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: load_3 : in_r | {1 2 3 }
	Port: load_3 : in_offset | {1 }
  - Chain level:
	State 1
		in_addr : 1
		in_load : 2
	State 2
		sum_cast : 1
		in_addr_4 : 2
		in_load_4 : 3
		sum2_cast : 1
		in_addr_5 : 2
		in_load_5 : 3
	State 3
		tmp : 1
		StgValue_21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |         sum_fu_60         |    23   |    12   |
|          |         sum2_fu_70        |    23   |    12   |
|----------|---------------------------|---------|---------|
|   read   | in_offset_read_read_fu_14 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   in_offset_cast2_fu_51   |    0    |    0    |
|   zext   |       sum_cast_fu_65      |    0    |    0    |
|          |      sum2_cast_fu_75      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |       tmp_1375_fu_56      |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|         tmp_fu_80         |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    46   |    24   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|in_addr_4_reg_105|    6   |
|in_addr_5_reg_110|    6   |
|  in_addr_reg_89 |    6   |
| in_load_reg_100 |    8   |
| tmp_1375_reg_94 |    6   |
+-----------------+--------+
|      Total      |   32   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_27 |  p0  |   4  |   6  |   24   ||    17   |
| grp_access_fu_27 |  p3  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  0.819  ||    26   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   46   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   26   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   78   |   50   |
+-----------+--------+--------+--------+
