
FAC Firmware V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c80  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08007d40  08007d40  00008d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e24  08007e24  00009374  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007e24  08007e24  00008e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e2c  08007e2c  00009374  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e2c  08007e2c  00008e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007e30  08007e30  00008e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000374  20000000  08007e34  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000267c  20000374  080081a8  00009374  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200029f0  080081a8  000099f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009374  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c6ac  00000000  00000000  0000939c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007f71  00000000  00000000  00035a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000132fb  00000000  00000000  0003d9b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c38  00000000  00000000  00050cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001fd0  00000000  00000000  000528f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002183a  00000000  00000000  000548c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00034f0e  00000000  00000000  000760fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6709  00000000  00000000  000ab008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00151711  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004cd8  00000000  00000000  00151754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008a  00000000  00000000  0015642c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000374 	.word	0x20000374
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007d28 	.word	0x08007d28

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000378 	.word	0x20000378
 8000104:	08007d28 	.word	0x08007d28

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cfrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0008      	movs	r0, r1
 8000444:	4661      	mov	r1, ip
 8000446:	e7ff      	b.n	8000448 <__aeabi_cfcmpeq>

08000448 <__aeabi_cfcmpeq>:
 8000448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044a:	f000 fd1f 	bl	8000e8c <__lesf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	d401      	bmi.n	8000456 <__aeabi_cfcmpeq+0xe>
 8000452:	2100      	movs	r1, #0
 8000454:	42c8      	cmn	r0, r1
 8000456:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000458 <__aeabi_fcmpeq>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 fca7 	bl	8000dac <__eqsf2>
 800045e:	4240      	negs	r0, r0
 8000460:	3001      	adds	r0, #1
 8000462:	bd10      	pop	{r4, pc}

08000464 <__aeabi_fcmplt>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 fd11 	bl	8000e8c <__lesf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	db01      	blt.n	8000472 <__aeabi_fcmplt+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_fcmple>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f000 fd07 	bl	8000e8c <__lesf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dd01      	ble.n	8000486 <__aeabi_fcmple+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)

0800048c <__aeabi_fcmpgt>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f000 fcb5 	bl	8000dfc <__gesf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	dc01      	bgt.n	800049a <__aeabi_fcmpgt+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)

080004a0 <__aeabi_fcmpge>:
 80004a0:	b510      	push	{r4, lr}
 80004a2:	f000 fcab 	bl	8000dfc <__gesf2>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	da01      	bge.n	80004ae <__aeabi_fcmpge+0xe>
 80004aa:	2000      	movs	r0, #0
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	2001      	movs	r0, #1
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	46c0      	nop			@ (mov r8, r8)

080004b4 <__aeabi_ldivmod>:
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d115      	bne.n	80004e4 <__aeabi_ldivmod+0x30>
 80004b8:	2a00      	cmp	r2, #0
 80004ba:	d113      	bne.n	80004e4 <__aeabi_ldivmod+0x30>
 80004bc:	2900      	cmp	r1, #0
 80004be:	db06      	blt.n	80004ce <__aeabi_ldivmod+0x1a>
 80004c0:	dc01      	bgt.n	80004c6 <__aeabi_ldivmod+0x12>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	d006      	beq.n	80004d4 <__aeabi_ldivmod+0x20>
 80004c6:	2000      	movs	r0, #0
 80004c8:	43c0      	mvns	r0, r0
 80004ca:	0841      	lsrs	r1, r0, #1
 80004cc:	e002      	b.n	80004d4 <__aeabi_ldivmod+0x20>
 80004ce:	2180      	movs	r1, #128	@ 0x80
 80004d0:	0609      	lsls	r1, r1, #24
 80004d2:	2000      	movs	r0, #0
 80004d4:	b407      	push	{r0, r1, r2}
 80004d6:	4802      	ldr	r0, [pc, #8]	@ (80004e0 <__aeabi_ldivmod+0x2c>)
 80004d8:	a101      	add	r1, pc, #4	@ (adr r1, 80004e0 <__aeabi_ldivmod+0x2c>)
 80004da:	1840      	adds	r0, r0, r1
 80004dc:	9002      	str	r0, [sp, #8]
 80004de:	bd03      	pop	{r0, r1, pc}
 80004e0:	ffffff5d 	.word	0xffffff5d
 80004e4:	b403      	push	{r0, r1}
 80004e6:	4668      	mov	r0, sp
 80004e8:	b501      	push	{r0, lr}
 80004ea:	9802      	ldr	r0, [sp, #8]
 80004ec:	f000 f938 	bl	8000760 <__gnu_ldivmod_helper>
 80004f0:	9b01      	ldr	r3, [sp, #4]
 80004f2:	469e      	mov	lr, r3
 80004f4:	b002      	add	sp, #8
 80004f6:	bc0c      	pop	{r2, r3}
 80004f8:	4770      	bx	lr
 80004fa:	46c0      	nop			@ (mov r8, r8)

080004fc <__aeabi_uldivmod>:
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d111      	bne.n	8000524 <__aeabi_uldivmod+0x28>
 8000500:	2a00      	cmp	r2, #0
 8000502:	d10f      	bne.n	8000524 <__aeabi_uldivmod+0x28>
 8000504:	2900      	cmp	r1, #0
 8000506:	d100      	bne.n	800050a <__aeabi_uldivmod+0xe>
 8000508:	2800      	cmp	r0, #0
 800050a:	d002      	beq.n	8000512 <__aeabi_uldivmod+0x16>
 800050c:	2100      	movs	r1, #0
 800050e:	43c9      	mvns	r1, r1
 8000510:	0008      	movs	r0, r1
 8000512:	b407      	push	{r0, r1, r2}
 8000514:	4802      	ldr	r0, [pc, #8]	@ (8000520 <__aeabi_uldivmod+0x24>)
 8000516:	a102      	add	r1, pc, #8	@ (adr r1, 8000520 <__aeabi_uldivmod+0x24>)
 8000518:	1840      	adds	r0, r0, r1
 800051a:	9002      	str	r0, [sp, #8]
 800051c:	bd03      	pop	{r0, r1, pc}
 800051e:	46c0      	nop			@ (mov r8, r8)
 8000520:	ffffff1d 	.word	0xffffff1d
 8000524:	b403      	push	{r0, r1}
 8000526:	4668      	mov	r0, sp
 8000528:	b501      	push	{r0, lr}
 800052a:	9802      	ldr	r0, [sp, #8]
 800052c:	f000 f84c 	bl	80005c8 <__udivmoddi4>
 8000530:	9b01      	ldr	r3, [sp, #4]
 8000532:	469e      	mov	lr, r3
 8000534:	b002      	add	sp, #8
 8000536:	bc0c      	pop	{r2, r3}
 8000538:	4770      	bx	lr
 800053a:	46c0      	nop			@ (mov r8, r8)

0800053c <__aeabi_lmul>:
 800053c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800053e:	46ce      	mov	lr, r9
 8000540:	4699      	mov	r9, r3
 8000542:	0c03      	lsrs	r3, r0, #16
 8000544:	469c      	mov	ip, r3
 8000546:	0413      	lsls	r3, r2, #16
 8000548:	4647      	mov	r7, r8
 800054a:	0c1b      	lsrs	r3, r3, #16
 800054c:	001d      	movs	r5, r3
 800054e:	000e      	movs	r6, r1
 8000550:	4661      	mov	r1, ip
 8000552:	0404      	lsls	r4, r0, #16
 8000554:	0c24      	lsrs	r4, r4, #16
 8000556:	b580      	push	{r7, lr}
 8000558:	0007      	movs	r7, r0
 800055a:	0c10      	lsrs	r0, r2, #16
 800055c:	434b      	muls	r3, r1
 800055e:	4365      	muls	r5, r4
 8000560:	4341      	muls	r1, r0
 8000562:	4360      	muls	r0, r4
 8000564:	0c2c      	lsrs	r4, r5, #16
 8000566:	18c0      	adds	r0, r0, r3
 8000568:	1824      	adds	r4, r4, r0
 800056a:	468c      	mov	ip, r1
 800056c:	42a3      	cmp	r3, r4
 800056e:	d903      	bls.n	8000578 <__aeabi_lmul+0x3c>
 8000570:	2380      	movs	r3, #128	@ 0x80
 8000572:	025b      	lsls	r3, r3, #9
 8000574:	4698      	mov	r8, r3
 8000576:	44c4      	add	ip, r8
 8000578:	4649      	mov	r1, r9
 800057a:	4379      	muls	r1, r7
 800057c:	4356      	muls	r6, r2
 800057e:	0c23      	lsrs	r3, r4, #16
 8000580:	042d      	lsls	r5, r5, #16
 8000582:	0c2d      	lsrs	r5, r5, #16
 8000584:	1989      	adds	r1, r1, r6
 8000586:	4463      	add	r3, ip
 8000588:	0424      	lsls	r4, r4, #16
 800058a:	1960      	adds	r0, r4, r5
 800058c:	18c9      	adds	r1, r1, r3
 800058e:	bcc0      	pop	{r6, r7}
 8000590:	46b9      	mov	r9, r7
 8000592:	46b0      	mov	r8, r6
 8000594:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000596:	46c0      	nop			@ (mov r8, r8)

08000598 <__aeabi_f2uiz>:
 8000598:	219e      	movs	r1, #158	@ 0x9e
 800059a:	b510      	push	{r4, lr}
 800059c:	05c9      	lsls	r1, r1, #23
 800059e:	1c04      	adds	r4, r0, #0
 80005a0:	f7ff ff7e 	bl	80004a0 <__aeabi_fcmpge>
 80005a4:	2800      	cmp	r0, #0
 80005a6:	d103      	bne.n	80005b0 <__aeabi_f2uiz+0x18>
 80005a8:	1c20      	adds	r0, r4, #0
 80005aa:	f001 f875 	bl	8001698 <__aeabi_f2iz>
 80005ae:	bd10      	pop	{r4, pc}
 80005b0:	219e      	movs	r1, #158	@ 0x9e
 80005b2:	1c20      	adds	r0, r4, #0
 80005b4:	05c9      	lsls	r1, r1, #23
 80005b6:	f000 fe0b 	bl	80011d0 <__aeabi_fsub>
 80005ba:	f001 f86d 	bl	8001698 <__aeabi_f2iz>
 80005be:	2380      	movs	r3, #128	@ 0x80
 80005c0:	061b      	lsls	r3, r3, #24
 80005c2:	469c      	mov	ip, r3
 80005c4:	4460      	add	r0, ip
 80005c6:	e7f2      	b.n	80005ae <__aeabi_f2uiz+0x16>

080005c8 <__udivmoddi4>:
 80005c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ca:	4657      	mov	r7, sl
 80005cc:	464e      	mov	r6, r9
 80005ce:	4645      	mov	r5, r8
 80005d0:	46de      	mov	lr, fp
 80005d2:	b5e0      	push	{r5, r6, r7, lr}
 80005d4:	0004      	movs	r4, r0
 80005d6:	000d      	movs	r5, r1
 80005d8:	4692      	mov	sl, r2
 80005da:	4699      	mov	r9, r3
 80005dc:	b083      	sub	sp, #12
 80005de:	428b      	cmp	r3, r1
 80005e0:	d830      	bhi.n	8000644 <__udivmoddi4+0x7c>
 80005e2:	d02d      	beq.n	8000640 <__udivmoddi4+0x78>
 80005e4:	4649      	mov	r1, r9
 80005e6:	4650      	mov	r0, sl
 80005e8:	f001 f8da 	bl	80017a0 <__clzdi2>
 80005ec:	0029      	movs	r1, r5
 80005ee:	0006      	movs	r6, r0
 80005f0:	0020      	movs	r0, r4
 80005f2:	f001 f8d5 	bl	80017a0 <__clzdi2>
 80005f6:	1a33      	subs	r3, r6, r0
 80005f8:	4698      	mov	r8, r3
 80005fa:	3b20      	subs	r3, #32
 80005fc:	d434      	bmi.n	8000668 <__udivmoddi4+0xa0>
 80005fe:	469b      	mov	fp, r3
 8000600:	4653      	mov	r3, sl
 8000602:	465a      	mov	r2, fp
 8000604:	4093      	lsls	r3, r2
 8000606:	4642      	mov	r2, r8
 8000608:	001f      	movs	r7, r3
 800060a:	4653      	mov	r3, sl
 800060c:	4093      	lsls	r3, r2
 800060e:	001e      	movs	r6, r3
 8000610:	42af      	cmp	r7, r5
 8000612:	d83b      	bhi.n	800068c <__udivmoddi4+0xc4>
 8000614:	42af      	cmp	r7, r5
 8000616:	d100      	bne.n	800061a <__udivmoddi4+0x52>
 8000618:	e079      	b.n	800070e <__udivmoddi4+0x146>
 800061a:	465b      	mov	r3, fp
 800061c:	1ba4      	subs	r4, r4, r6
 800061e:	41bd      	sbcs	r5, r7
 8000620:	2b00      	cmp	r3, #0
 8000622:	da00      	bge.n	8000626 <__udivmoddi4+0x5e>
 8000624:	e076      	b.n	8000714 <__udivmoddi4+0x14c>
 8000626:	2200      	movs	r2, #0
 8000628:	2300      	movs	r3, #0
 800062a:	9200      	str	r2, [sp, #0]
 800062c:	9301      	str	r3, [sp, #4]
 800062e:	2301      	movs	r3, #1
 8000630:	465a      	mov	r2, fp
 8000632:	4093      	lsls	r3, r2
 8000634:	9301      	str	r3, [sp, #4]
 8000636:	2301      	movs	r3, #1
 8000638:	4642      	mov	r2, r8
 800063a:	4093      	lsls	r3, r2
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	e029      	b.n	8000694 <__udivmoddi4+0xcc>
 8000640:	4282      	cmp	r2, r0
 8000642:	d9cf      	bls.n	80005e4 <__udivmoddi4+0x1c>
 8000644:	2200      	movs	r2, #0
 8000646:	2300      	movs	r3, #0
 8000648:	9200      	str	r2, [sp, #0]
 800064a:	9301      	str	r3, [sp, #4]
 800064c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <__udivmoddi4+0x8e>
 8000652:	601c      	str	r4, [r3, #0]
 8000654:	605d      	str	r5, [r3, #4]
 8000656:	9800      	ldr	r0, [sp, #0]
 8000658:	9901      	ldr	r1, [sp, #4]
 800065a:	b003      	add	sp, #12
 800065c:	bcf0      	pop	{r4, r5, r6, r7}
 800065e:	46bb      	mov	fp, r7
 8000660:	46b2      	mov	sl, r6
 8000662:	46a9      	mov	r9, r5
 8000664:	46a0      	mov	r8, r4
 8000666:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000668:	4642      	mov	r2, r8
 800066a:	469b      	mov	fp, r3
 800066c:	2320      	movs	r3, #32
 800066e:	1a9b      	subs	r3, r3, r2
 8000670:	4652      	mov	r2, sl
 8000672:	40da      	lsrs	r2, r3
 8000674:	4641      	mov	r1, r8
 8000676:	0013      	movs	r3, r2
 8000678:	464a      	mov	r2, r9
 800067a:	408a      	lsls	r2, r1
 800067c:	0017      	movs	r7, r2
 800067e:	4642      	mov	r2, r8
 8000680:	431f      	orrs	r7, r3
 8000682:	4653      	mov	r3, sl
 8000684:	4093      	lsls	r3, r2
 8000686:	001e      	movs	r6, r3
 8000688:	42af      	cmp	r7, r5
 800068a:	d9c3      	bls.n	8000614 <__udivmoddi4+0x4c>
 800068c:	2200      	movs	r2, #0
 800068e:	2300      	movs	r3, #0
 8000690:	9200      	str	r2, [sp, #0]
 8000692:	9301      	str	r3, [sp, #4]
 8000694:	4643      	mov	r3, r8
 8000696:	2b00      	cmp	r3, #0
 8000698:	d0d8      	beq.n	800064c <__udivmoddi4+0x84>
 800069a:	07fb      	lsls	r3, r7, #31
 800069c:	0872      	lsrs	r2, r6, #1
 800069e:	431a      	orrs	r2, r3
 80006a0:	4646      	mov	r6, r8
 80006a2:	087b      	lsrs	r3, r7, #1
 80006a4:	e00e      	b.n	80006c4 <__udivmoddi4+0xfc>
 80006a6:	42ab      	cmp	r3, r5
 80006a8:	d101      	bne.n	80006ae <__udivmoddi4+0xe6>
 80006aa:	42a2      	cmp	r2, r4
 80006ac:	d80c      	bhi.n	80006c8 <__udivmoddi4+0x100>
 80006ae:	1aa4      	subs	r4, r4, r2
 80006b0:	419d      	sbcs	r5, r3
 80006b2:	2001      	movs	r0, #1
 80006b4:	1924      	adds	r4, r4, r4
 80006b6:	416d      	adcs	r5, r5
 80006b8:	2100      	movs	r1, #0
 80006ba:	3e01      	subs	r6, #1
 80006bc:	1824      	adds	r4, r4, r0
 80006be:	414d      	adcs	r5, r1
 80006c0:	2e00      	cmp	r6, #0
 80006c2:	d006      	beq.n	80006d2 <__udivmoddi4+0x10a>
 80006c4:	42ab      	cmp	r3, r5
 80006c6:	d9ee      	bls.n	80006a6 <__udivmoddi4+0xde>
 80006c8:	3e01      	subs	r6, #1
 80006ca:	1924      	adds	r4, r4, r4
 80006cc:	416d      	adcs	r5, r5
 80006ce:	2e00      	cmp	r6, #0
 80006d0:	d1f8      	bne.n	80006c4 <__udivmoddi4+0xfc>
 80006d2:	9800      	ldr	r0, [sp, #0]
 80006d4:	9901      	ldr	r1, [sp, #4]
 80006d6:	465b      	mov	r3, fp
 80006d8:	1900      	adds	r0, r0, r4
 80006da:	4169      	adcs	r1, r5
 80006dc:	2b00      	cmp	r3, #0
 80006de:	db24      	blt.n	800072a <__udivmoddi4+0x162>
 80006e0:	002b      	movs	r3, r5
 80006e2:	465a      	mov	r2, fp
 80006e4:	4644      	mov	r4, r8
 80006e6:	40d3      	lsrs	r3, r2
 80006e8:	002a      	movs	r2, r5
 80006ea:	40e2      	lsrs	r2, r4
 80006ec:	001c      	movs	r4, r3
 80006ee:	465b      	mov	r3, fp
 80006f0:	0015      	movs	r5, r2
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	db2a      	blt.n	800074c <__udivmoddi4+0x184>
 80006f6:	0026      	movs	r6, r4
 80006f8:	409e      	lsls	r6, r3
 80006fa:	0033      	movs	r3, r6
 80006fc:	0026      	movs	r6, r4
 80006fe:	4647      	mov	r7, r8
 8000700:	40be      	lsls	r6, r7
 8000702:	0032      	movs	r2, r6
 8000704:	1a80      	subs	r0, r0, r2
 8000706:	4199      	sbcs	r1, r3
 8000708:	9000      	str	r0, [sp, #0]
 800070a:	9101      	str	r1, [sp, #4]
 800070c:	e79e      	b.n	800064c <__udivmoddi4+0x84>
 800070e:	42a3      	cmp	r3, r4
 8000710:	d8bc      	bhi.n	800068c <__udivmoddi4+0xc4>
 8000712:	e782      	b.n	800061a <__udivmoddi4+0x52>
 8000714:	4642      	mov	r2, r8
 8000716:	2320      	movs	r3, #32
 8000718:	2100      	movs	r1, #0
 800071a:	1a9b      	subs	r3, r3, r2
 800071c:	2200      	movs	r2, #0
 800071e:	9100      	str	r1, [sp, #0]
 8000720:	9201      	str	r2, [sp, #4]
 8000722:	2201      	movs	r2, #1
 8000724:	40da      	lsrs	r2, r3
 8000726:	9201      	str	r2, [sp, #4]
 8000728:	e785      	b.n	8000636 <__udivmoddi4+0x6e>
 800072a:	4642      	mov	r2, r8
 800072c:	2320      	movs	r3, #32
 800072e:	1a9b      	subs	r3, r3, r2
 8000730:	002a      	movs	r2, r5
 8000732:	4646      	mov	r6, r8
 8000734:	409a      	lsls	r2, r3
 8000736:	0023      	movs	r3, r4
 8000738:	40f3      	lsrs	r3, r6
 800073a:	4644      	mov	r4, r8
 800073c:	4313      	orrs	r3, r2
 800073e:	002a      	movs	r2, r5
 8000740:	40e2      	lsrs	r2, r4
 8000742:	001c      	movs	r4, r3
 8000744:	465b      	mov	r3, fp
 8000746:	0015      	movs	r5, r2
 8000748:	2b00      	cmp	r3, #0
 800074a:	dad4      	bge.n	80006f6 <__udivmoddi4+0x12e>
 800074c:	4642      	mov	r2, r8
 800074e:	002f      	movs	r7, r5
 8000750:	2320      	movs	r3, #32
 8000752:	0026      	movs	r6, r4
 8000754:	4097      	lsls	r7, r2
 8000756:	1a9b      	subs	r3, r3, r2
 8000758:	40de      	lsrs	r6, r3
 800075a:	003b      	movs	r3, r7
 800075c:	4333      	orrs	r3, r6
 800075e:	e7cd      	b.n	80006fc <__udivmoddi4+0x134>

08000760 <__gnu_ldivmod_helper>:
 8000760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000762:	46ce      	mov	lr, r9
 8000764:	4647      	mov	r7, r8
 8000766:	b580      	push	{r7, lr}
 8000768:	4691      	mov	r9, r2
 800076a:	4698      	mov	r8, r3
 800076c:	0004      	movs	r4, r0
 800076e:	000d      	movs	r5, r1
 8000770:	f001 f822 	bl	80017b8 <__divdi3>
 8000774:	0007      	movs	r7, r0
 8000776:	000e      	movs	r6, r1
 8000778:	0002      	movs	r2, r0
 800077a:	000b      	movs	r3, r1
 800077c:	4648      	mov	r0, r9
 800077e:	4641      	mov	r1, r8
 8000780:	f7ff fedc 	bl	800053c <__aeabi_lmul>
 8000784:	1a24      	subs	r4, r4, r0
 8000786:	418d      	sbcs	r5, r1
 8000788:	9b08      	ldr	r3, [sp, #32]
 800078a:	0038      	movs	r0, r7
 800078c:	0031      	movs	r1, r6
 800078e:	601c      	str	r4, [r3, #0]
 8000790:	605d      	str	r5, [r3, #4]
 8000792:	bcc0      	pop	{r6, r7}
 8000794:	46b9      	mov	r9, r7
 8000796:	46b0      	mov	r8, r6
 8000798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800079a:	46c0      	nop			@ (mov r8, r8)

0800079c <__aeabi_fadd>:
 800079c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800079e:	024b      	lsls	r3, r1, #9
 80007a0:	0a5a      	lsrs	r2, r3, #9
 80007a2:	4694      	mov	ip, r2
 80007a4:	004a      	lsls	r2, r1, #1
 80007a6:	0fc9      	lsrs	r1, r1, #31
 80007a8:	46ce      	mov	lr, r9
 80007aa:	4647      	mov	r7, r8
 80007ac:	4689      	mov	r9, r1
 80007ae:	0045      	lsls	r5, r0, #1
 80007b0:	0246      	lsls	r6, r0, #9
 80007b2:	0e2d      	lsrs	r5, r5, #24
 80007b4:	0e12      	lsrs	r2, r2, #24
 80007b6:	b580      	push	{r7, lr}
 80007b8:	0999      	lsrs	r1, r3, #6
 80007ba:	0a77      	lsrs	r7, r6, #9
 80007bc:	0fc4      	lsrs	r4, r0, #31
 80007be:	09b6      	lsrs	r6, r6, #6
 80007c0:	1aab      	subs	r3, r5, r2
 80007c2:	454c      	cmp	r4, r9
 80007c4:	d020      	beq.n	8000808 <__aeabi_fadd+0x6c>
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	dd0c      	ble.n	80007e4 <__aeabi_fadd+0x48>
 80007ca:	2a00      	cmp	r2, #0
 80007cc:	d134      	bne.n	8000838 <__aeabi_fadd+0x9c>
 80007ce:	2900      	cmp	r1, #0
 80007d0:	d02a      	beq.n	8000828 <__aeabi_fadd+0x8c>
 80007d2:	1e5a      	subs	r2, r3, #1
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d100      	bne.n	80007da <__aeabi_fadd+0x3e>
 80007d8:	e08f      	b.n	80008fa <__aeabi_fadd+0x15e>
 80007da:	2bff      	cmp	r3, #255	@ 0xff
 80007dc:	d100      	bne.n	80007e0 <__aeabi_fadd+0x44>
 80007de:	e0cd      	b.n	800097c <__aeabi_fadd+0x1e0>
 80007e0:	0013      	movs	r3, r2
 80007e2:	e02f      	b.n	8000844 <__aeabi_fadd+0xa8>
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d060      	beq.n	80008aa <__aeabi_fadd+0x10e>
 80007e8:	1b53      	subs	r3, r2, r5
 80007ea:	2d00      	cmp	r5, #0
 80007ec:	d000      	beq.n	80007f0 <__aeabi_fadd+0x54>
 80007ee:	e0ee      	b.n	80009ce <__aeabi_fadd+0x232>
 80007f0:	2e00      	cmp	r6, #0
 80007f2:	d100      	bne.n	80007f6 <__aeabi_fadd+0x5a>
 80007f4:	e13e      	b.n	8000a74 <__aeabi_fadd+0x2d8>
 80007f6:	1e5c      	subs	r4, r3, #1
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d100      	bne.n	80007fe <__aeabi_fadd+0x62>
 80007fc:	e16b      	b.n	8000ad6 <__aeabi_fadd+0x33a>
 80007fe:	2bff      	cmp	r3, #255	@ 0xff
 8000800:	d100      	bne.n	8000804 <__aeabi_fadd+0x68>
 8000802:	e0b9      	b.n	8000978 <__aeabi_fadd+0x1dc>
 8000804:	0023      	movs	r3, r4
 8000806:	e0e7      	b.n	80009d8 <__aeabi_fadd+0x23c>
 8000808:	2b00      	cmp	r3, #0
 800080a:	dc00      	bgt.n	800080e <__aeabi_fadd+0x72>
 800080c:	e0a4      	b.n	8000958 <__aeabi_fadd+0x1bc>
 800080e:	2a00      	cmp	r2, #0
 8000810:	d069      	beq.n	80008e6 <__aeabi_fadd+0x14a>
 8000812:	2dff      	cmp	r5, #255	@ 0xff
 8000814:	d100      	bne.n	8000818 <__aeabi_fadd+0x7c>
 8000816:	e0b1      	b.n	800097c <__aeabi_fadd+0x1e0>
 8000818:	2280      	movs	r2, #128	@ 0x80
 800081a:	04d2      	lsls	r2, r2, #19
 800081c:	4311      	orrs	r1, r2
 800081e:	2b1b      	cmp	r3, #27
 8000820:	dc00      	bgt.n	8000824 <__aeabi_fadd+0x88>
 8000822:	e0e9      	b.n	80009f8 <__aeabi_fadd+0x25c>
 8000824:	002b      	movs	r3, r5
 8000826:	3605      	adds	r6, #5
 8000828:	08f7      	lsrs	r7, r6, #3
 800082a:	2bff      	cmp	r3, #255	@ 0xff
 800082c:	d100      	bne.n	8000830 <__aeabi_fadd+0x94>
 800082e:	e0a5      	b.n	800097c <__aeabi_fadd+0x1e0>
 8000830:	027a      	lsls	r2, r7, #9
 8000832:	0a52      	lsrs	r2, r2, #9
 8000834:	b2d8      	uxtb	r0, r3
 8000836:	e030      	b.n	800089a <__aeabi_fadd+0xfe>
 8000838:	2dff      	cmp	r5, #255	@ 0xff
 800083a:	d100      	bne.n	800083e <__aeabi_fadd+0xa2>
 800083c:	e09e      	b.n	800097c <__aeabi_fadd+0x1e0>
 800083e:	2280      	movs	r2, #128	@ 0x80
 8000840:	04d2      	lsls	r2, r2, #19
 8000842:	4311      	orrs	r1, r2
 8000844:	2001      	movs	r0, #1
 8000846:	2b1b      	cmp	r3, #27
 8000848:	dc08      	bgt.n	800085c <__aeabi_fadd+0xc0>
 800084a:	0008      	movs	r0, r1
 800084c:	2220      	movs	r2, #32
 800084e:	40d8      	lsrs	r0, r3
 8000850:	1ad3      	subs	r3, r2, r3
 8000852:	4099      	lsls	r1, r3
 8000854:	000b      	movs	r3, r1
 8000856:	1e5a      	subs	r2, r3, #1
 8000858:	4193      	sbcs	r3, r2
 800085a:	4318      	orrs	r0, r3
 800085c:	1a36      	subs	r6, r6, r0
 800085e:	0173      	lsls	r3, r6, #5
 8000860:	d400      	bmi.n	8000864 <__aeabi_fadd+0xc8>
 8000862:	e071      	b.n	8000948 <__aeabi_fadd+0x1ac>
 8000864:	01b6      	lsls	r6, r6, #6
 8000866:	09b7      	lsrs	r7, r6, #6
 8000868:	0038      	movs	r0, r7
 800086a:	f000 ff7b 	bl	8001764 <__clzsi2>
 800086e:	003b      	movs	r3, r7
 8000870:	3805      	subs	r0, #5
 8000872:	4083      	lsls	r3, r0
 8000874:	4285      	cmp	r5, r0
 8000876:	dd4d      	ble.n	8000914 <__aeabi_fadd+0x178>
 8000878:	4eb4      	ldr	r6, [pc, #720]	@ (8000b4c <__aeabi_fadd+0x3b0>)
 800087a:	1a2d      	subs	r5, r5, r0
 800087c:	401e      	ands	r6, r3
 800087e:	075a      	lsls	r2, r3, #29
 8000880:	d068      	beq.n	8000954 <__aeabi_fadd+0x1b8>
 8000882:	220f      	movs	r2, #15
 8000884:	4013      	ands	r3, r2
 8000886:	2b04      	cmp	r3, #4
 8000888:	d064      	beq.n	8000954 <__aeabi_fadd+0x1b8>
 800088a:	3604      	adds	r6, #4
 800088c:	0173      	lsls	r3, r6, #5
 800088e:	d561      	bpl.n	8000954 <__aeabi_fadd+0x1b8>
 8000890:	1c68      	adds	r0, r5, #1
 8000892:	2dfe      	cmp	r5, #254	@ 0xfe
 8000894:	d154      	bne.n	8000940 <__aeabi_fadd+0x1a4>
 8000896:	20ff      	movs	r0, #255	@ 0xff
 8000898:	2200      	movs	r2, #0
 800089a:	05c0      	lsls	r0, r0, #23
 800089c:	4310      	orrs	r0, r2
 800089e:	07e4      	lsls	r4, r4, #31
 80008a0:	4320      	orrs	r0, r4
 80008a2:	bcc0      	pop	{r6, r7}
 80008a4:	46b9      	mov	r9, r7
 80008a6:	46b0      	mov	r8, r6
 80008a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80008aa:	22fe      	movs	r2, #254	@ 0xfe
 80008ac:	4690      	mov	r8, r2
 80008ae:	1c68      	adds	r0, r5, #1
 80008b0:	0002      	movs	r2, r0
 80008b2:	4640      	mov	r0, r8
 80008b4:	4210      	tst	r0, r2
 80008b6:	d16b      	bne.n	8000990 <__aeabi_fadd+0x1f4>
 80008b8:	2d00      	cmp	r5, #0
 80008ba:	d000      	beq.n	80008be <__aeabi_fadd+0x122>
 80008bc:	e0dd      	b.n	8000a7a <__aeabi_fadd+0x2de>
 80008be:	2e00      	cmp	r6, #0
 80008c0:	d100      	bne.n	80008c4 <__aeabi_fadd+0x128>
 80008c2:	e102      	b.n	8000aca <__aeabi_fadd+0x32e>
 80008c4:	2900      	cmp	r1, #0
 80008c6:	d0b3      	beq.n	8000830 <__aeabi_fadd+0x94>
 80008c8:	2280      	movs	r2, #128	@ 0x80
 80008ca:	1a77      	subs	r7, r6, r1
 80008cc:	04d2      	lsls	r2, r2, #19
 80008ce:	4217      	tst	r7, r2
 80008d0:	d100      	bne.n	80008d4 <__aeabi_fadd+0x138>
 80008d2:	e136      	b.n	8000b42 <__aeabi_fadd+0x3a6>
 80008d4:	464c      	mov	r4, r9
 80008d6:	1b8e      	subs	r6, r1, r6
 80008d8:	d061      	beq.n	800099e <__aeabi_fadd+0x202>
 80008da:	2001      	movs	r0, #1
 80008dc:	4216      	tst	r6, r2
 80008de:	d130      	bne.n	8000942 <__aeabi_fadd+0x1a6>
 80008e0:	2300      	movs	r3, #0
 80008e2:	08f7      	lsrs	r7, r6, #3
 80008e4:	e7a4      	b.n	8000830 <__aeabi_fadd+0x94>
 80008e6:	2900      	cmp	r1, #0
 80008e8:	d09e      	beq.n	8000828 <__aeabi_fadd+0x8c>
 80008ea:	1e5a      	subs	r2, r3, #1
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d100      	bne.n	80008f2 <__aeabi_fadd+0x156>
 80008f0:	e0ca      	b.n	8000a88 <__aeabi_fadd+0x2ec>
 80008f2:	2bff      	cmp	r3, #255	@ 0xff
 80008f4:	d042      	beq.n	800097c <__aeabi_fadd+0x1e0>
 80008f6:	0013      	movs	r3, r2
 80008f8:	e791      	b.n	800081e <__aeabi_fadd+0x82>
 80008fa:	1a71      	subs	r1, r6, r1
 80008fc:	014b      	lsls	r3, r1, #5
 80008fe:	d400      	bmi.n	8000902 <__aeabi_fadd+0x166>
 8000900:	e0d1      	b.n	8000aa6 <__aeabi_fadd+0x30a>
 8000902:	018f      	lsls	r7, r1, #6
 8000904:	09bf      	lsrs	r7, r7, #6
 8000906:	0038      	movs	r0, r7
 8000908:	f000 ff2c 	bl	8001764 <__clzsi2>
 800090c:	003b      	movs	r3, r7
 800090e:	3805      	subs	r0, #5
 8000910:	4083      	lsls	r3, r0
 8000912:	2501      	movs	r5, #1
 8000914:	2220      	movs	r2, #32
 8000916:	1b40      	subs	r0, r0, r5
 8000918:	3001      	adds	r0, #1
 800091a:	1a12      	subs	r2, r2, r0
 800091c:	001e      	movs	r6, r3
 800091e:	4093      	lsls	r3, r2
 8000920:	40c6      	lsrs	r6, r0
 8000922:	1e5a      	subs	r2, r3, #1
 8000924:	4193      	sbcs	r3, r2
 8000926:	431e      	orrs	r6, r3
 8000928:	d039      	beq.n	800099e <__aeabi_fadd+0x202>
 800092a:	0773      	lsls	r3, r6, #29
 800092c:	d100      	bne.n	8000930 <__aeabi_fadd+0x194>
 800092e:	e11b      	b.n	8000b68 <__aeabi_fadd+0x3cc>
 8000930:	230f      	movs	r3, #15
 8000932:	2500      	movs	r5, #0
 8000934:	4033      	ands	r3, r6
 8000936:	2b04      	cmp	r3, #4
 8000938:	d1a7      	bne.n	800088a <__aeabi_fadd+0xee>
 800093a:	2001      	movs	r0, #1
 800093c:	0172      	lsls	r2, r6, #5
 800093e:	d57c      	bpl.n	8000a3a <__aeabi_fadd+0x29e>
 8000940:	b2c0      	uxtb	r0, r0
 8000942:	01b2      	lsls	r2, r6, #6
 8000944:	0a52      	lsrs	r2, r2, #9
 8000946:	e7a8      	b.n	800089a <__aeabi_fadd+0xfe>
 8000948:	0773      	lsls	r3, r6, #29
 800094a:	d003      	beq.n	8000954 <__aeabi_fadd+0x1b8>
 800094c:	230f      	movs	r3, #15
 800094e:	4033      	ands	r3, r6
 8000950:	2b04      	cmp	r3, #4
 8000952:	d19a      	bne.n	800088a <__aeabi_fadd+0xee>
 8000954:	002b      	movs	r3, r5
 8000956:	e767      	b.n	8000828 <__aeabi_fadd+0x8c>
 8000958:	2b00      	cmp	r3, #0
 800095a:	d023      	beq.n	80009a4 <__aeabi_fadd+0x208>
 800095c:	1b53      	subs	r3, r2, r5
 800095e:	2d00      	cmp	r5, #0
 8000960:	d17b      	bne.n	8000a5a <__aeabi_fadd+0x2be>
 8000962:	2e00      	cmp	r6, #0
 8000964:	d100      	bne.n	8000968 <__aeabi_fadd+0x1cc>
 8000966:	e086      	b.n	8000a76 <__aeabi_fadd+0x2da>
 8000968:	1e5d      	subs	r5, r3, #1
 800096a:	2b01      	cmp	r3, #1
 800096c:	d100      	bne.n	8000970 <__aeabi_fadd+0x1d4>
 800096e:	e08b      	b.n	8000a88 <__aeabi_fadd+0x2ec>
 8000970:	2bff      	cmp	r3, #255	@ 0xff
 8000972:	d002      	beq.n	800097a <__aeabi_fadd+0x1de>
 8000974:	002b      	movs	r3, r5
 8000976:	e075      	b.n	8000a64 <__aeabi_fadd+0x2c8>
 8000978:	464c      	mov	r4, r9
 800097a:	4667      	mov	r7, ip
 800097c:	2f00      	cmp	r7, #0
 800097e:	d100      	bne.n	8000982 <__aeabi_fadd+0x1e6>
 8000980:	e789      	b.n	8000896 <__aeabi_fadd+0xfa>
 8000982:	2280      	movs	r2, #128	@ 0x80
 8000984:	03d2      	lsls	r2, r2, #15
 8000986:	433a      	orrs	r2, r7
 8000988:	0252      	lsls	r2, r2, #9
 800098a:	20ff      	movs	r0, #255	@ 0xff
 800098c:	0a52      	lsrs	r2, r2, #9
 800098e:	e784      	b.n	800089a <__aeabi_fadd+0xfe>
 8000990:	1a77      	subs	r7, r6, r1
 8000992:	017b      	lsls	r3, r7, #5
 8000994:	d46b      	bmi.n	8000a6e <__aeabi_fadd+0x2d2>
 8000996:	2f00      	cmp	r7, #0
 8000998:	d000      	beq.n	800099c <__aeabi_fadd+0x200>
 800099a:	e765      	b.n	8000868 <__aeabi_fadd+0xcc>
 800099c:	2400      	movs	r4, #0
 800099e:	2000      	movs	r0, #0
 80009a0:	2200      	movs	r2, #0
 80009a2:	e77a      	b.n	800089a <__aeabi_fadd+0xfe>
 80009a4:	22fe      	movs	r2, #254	@ 0xfe
 80009a6:	1c6b      	adds	r3, r5, #1
 80009a8:	421a      	tst	r2, r3
 80009aa:	d149      	bne.n	8000a40 <__aeabi_fadd+0x2a4>
 80009ac:	2d00      	cmp	r5, #0
 80009ae:	d000      	beq.n	80009b2 <__aeabi_fadd+0x216>
 80009b0:	e09f      	b.n	8000af2 <__aeabi_fadd+0x356>
 80009b2:	2e00      	cmp	r6, #0
 80009b4:	d100      	bne.n	80009b8 <__aeabi_fadd+0x21c>
 80009b6:	e0ba      	b.n	8000b2e <__aeabi_fadd+0x392>
 80009b8:	2900      	cmp	r1, #0
 80009ba:	d100      	bne.n	80009be <__aeabi_fadd+0x222>
 80009bc:	e0cf      	b.n	8000b5e <__aeabi_fadd+0x3c2>
 80009be:	1872      	adds	r2, r6, r1
 80009c0:	0153      	lsls	r3, r2, #5
 80009c2:	d400      	bmi.n	80009c6 <__aeabi_fadd+0x22a>
 80009c4:	e0cd      	b.n	8000b62 <__aeabi_fadd+0x3c6>
 80009c6:	0192      	lsls	r2, r2, #6
 80009c8:	2001      	movs	r0, #1
 80009ca:	0a52      	lsrs	r2, r2, #9
 80009cc:	e765      	b.n	800089a <__aeabi_fadd+0xfe>
 80009ce:	2aff      	cmp	r2, #255	@ 0xff
 80009d0:	d0d2      	beq.n	8000978 <__aeabi_fadd+0x1dc>
 80009d2:	2080      	movs	r0, #128	@ 0x80
 80009d4:	04c0      	lsls	r0, r0, #19
 80009d6:	4306      	orrs	r6, r0
 80009d8:	2001      	movs	r0, #1
 80009da:	2b1b      	cmp	r3, #27
 80009dc:	dc08      	bgt.n	80009f0 <__aeabi_fadd+0x254>
 80009de:	0030      	movs	r0, r6
 80009e0:	2420      	movs	r4, #32
 80009e2:	40d8      	lsrs	r0, r3
 80009e4:	1ae3      	subs	r3, r4, r3
 80009e6:	409e      	lsls	r6, r3
 80009e8:	0033      	movs	r3, r6
 80009ea:	1e5c      	subs	r4, r3, #1
 80009ec:	41a3      	sbcs	r3, r4
 80009ee:	4318      	orrs	r0, r3
 80009f0:	464c      	mov	r4, r9
 80009f2:	0015      	movs	r5, r2
 80009f4:	1a0e      	subs	r6, r1, r0
 80009f6:	e732      	b.n	800085e <__aeabi_fadd+0xc2>
 80009f8:	0008      	movs	r0, r1
 80009fa:	2220      	movs	r2, #32
 80009fc:	40d8      	lsrs	r0, r3
 80009fe:	1ad3      	subs	r3, r2, r3
 8000a00:	4099      	lsls	r1, r3
 8000a02:	000b      	movs	r3, r1
 8000a04:	1e5a      	subs	r2, r3, #1
 8000a06:	4193      	sbcs	r3, r2
 8000a08:	4303      	orrs	r3, r0
 8000a0a:	18f6      	adds	r6, r6, r3
 8000a0c:	0173      	lsls	r3, r6, #5
 8000a0e:	d59b      	bpl.n	8000948 <__aeabi_fadd+0x1ac>
 8000a10:	3501      	adds	r5, #1
 8000a12:	2dff      	cmp	r5, #255	@ 0xff
 8000a14:	d100      	bne.n	8000a18 <__aeabi_fadd+0x27c>
 8000a16:	e73e      	b.n	8000896 <__aeabi_fadd+0xfa>
 8000a18:	2301      	movs	r3, #1
 8000a1a:	494d      	ldr	r1, [pc, #308]	@ (8000b50 <__aeabi_fadd+0x3b4>)
 8000a1c:	0872      	lsrs	r2, r6, #1
 8000a1e:	4033      	ands	r3, r6
 8000a20:	400a      	ands	r2, r1
 8000a22:	431a      	orrs	r2, r3
 8000a24:	0016      	movs	r6, r2
 8000a26:	0753      	lsls	r3, r2, #29
 8000a28:	d004      	beq.n	8000a34 <__aeabi_fadd+0x298>
 8000a2a:	230f      	movs	r3, #15
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	2b04      	cmp	r3, #4
 8000a30:	d000      	beq.n	8000a34 <__aeabi_fadd+0x298>
 8000a32:	e72a      	b.n	800088a <__aeabi_fadd+0xee>
 8000a34:	0173      	lsls	r3, r6, #5
 8000a36:	d500      	bpl.n	8000a3a <__aeabi_fadd+0x29e>
 8000a38:	e72a      	b.n	8000890 <__aeabi_fadd+0xf4>
 8000a3a:	002b      	movs	r3, r5
 8000a3c:	08f7      	lsrs	r7, r6, #3
 8000a3e:	e6f7      	b.n	8000830 <__aeabi_fadd+0x94>
 8000a40:	2bff      	cmp	r3, #255	@ 0xff
 8000a42:	d100      	bne.n	8000a46 <__aeabi_fadd+0x2aa>
 8000a44:	e727      	b.n	8000896 <__aeabi_fadd+0xfa>
 8000a46:	1871      	adds	r1, r6, r1
 8000a48:	0849      	lsrs	r1, r1, #1
 8000a4a:	074a      	lsls	r2, r1, #29
 8000a4c:	d02f      	beq.n	8000aae <__aeabi_fadd+0x312>
 8000a4e:	220f      	movs	r2, #15
 8000a50:	400a      	ands	r2, r1
 8000a52:	2a04      	cmp	r2, #4
 8000a54:	d02b      	beq.n	8000aae <__aeabi_fadd+0x312>
 8000a56:	1d0e      	adds	r6, r1, #4
 8000a58:	e6e6      	b.n	8000828 <__aeabi_fadd+0x8c>
 8000a5a:	2aff      	cmp	r2, #255	@ 0xff
 8000a5c:	d08d      	beq.n	800097a <__aeabi_fadd+0x1de>
 8000a5e:	2080      	movs	r0, #128	@ 0x80
 8000a60:	04c0      	lsls	r0, r0, #19
 8000a62:	4306      	orrs	r6, r0
 8000a64:	2b1b      	cmp	r3, #27
 8000a66:	dd24      	ble.n	8000ab2 <__aeabi_fadd+0x316>
 8000a68:	0013      	movs	r3, r2
 8000a6a:	1d4e      	adds	r6, r1, #5
 8000a6c:	e6dc      	b.n	8000828 <__aeabi_fadd+0x8c>
 8000a6e:	464c      	mov	r4, r9
 8000a70:	1b8f      	subs	r7, r1, r6
 8000a72:	e6f9      	b.n	8000868 <__aeabi_fadd+0xcc>
 8000a74:	464c      	mov	r4, r9
 8000a76:	000e      	movs	r6, r1
 8000a78:	e6d6      	b.n	8000828 <__aeabi_fadd+0x8c>
 8000a7a:	2e00      	cmp	r6, #0
 8000a7c:	d149      	bne.n	8000b12 <__aeabi_fadd+0x376>
 8000a7e:	2900      	cmp	r1, #0
 8000a80:	d068      	beq.n	8000b54 <__aeabi_fadd+0x3b8>
 8000a82:	4667      	mov	r7, ip
 8000a84:	464c      	mov	r4, r9
 8000a86:	e77c      	b.n	8000982 <__aeabi_fadd+0x1e6>
 8000a88:	1870      	adds	r0, r6, r1
 8000a8a:	0143      	lsls	r3, r0, #5
 8000a8c:	d574      	bpl.n	8000b78 <__aeabi_fadd+0x3dc>
 8000a8e:	4930      	ldr	r1, [pc, #192]	@ (8000b50 <__aeabi_fadd+0x3b4>)
 8000a90:	0840      	lsrs	r0, r0, #1
 8000a92:	4001      	ands	r1, r0
 8000a94:	0743      	lsls	r3, r0, #29
 8000a96:	d009      	beq.n	8000aac <__aeabi_fadd+0x310>
 8000a98:	230f      	movs	r3, #15
 8000a9a:	4003      	ands	r3, r0
 8000a9c:	2b04      	cmp	r3, #4
 8000a9e:	d005      	beq.n	8000aac <__aeabi_fadd+0x310>
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	1d0e      	adds	r6, r1, #4
 8000aa4:	e6c0      	b.n	8000828 <__aeabi_fadd+0x8c>
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	08cf      	lsrs	r7, r1, #3
 8000aaa:	e6c1      	b.n	8000830 <__aeabi_fadd+0x94>
 8000aac:	2302      	movs	r3, #2
 8000aae:	08cf      	lsrs	r7, r1, #3
 8000ab0:	e6be      	b.n	8000830 <__aeabi_fadd+0x94>
 8000ab2:	2520      	movs	r5, #32
 8000ab4:	0030      	movs	r0, r6
 8000ab6:	40d8      	lsrs	r0, r3
 8000ab8:	1aeb      	subs	r3, r5, r3
 8000aba:	409e      	lsls	r6, r3
 8000abc:	0033      	movs	r3, r6
 8000abe:	1e5d      	subs	r5, r3, #1
 8000ac0:	41ab      	sbcs	r3, r5
 8000ac2:	4303      	orrs	r3, r0
 8000ac4:	0015      	movs	r5, r2
 8000ac6:	185e      	adds	r6, r3, r1
 8000ac8:	e7a0      	b.n	8000a0c <__aeabi_fadd+0x270>
 8000aca:	2900      	cmp	r1, #0
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x334>
 8000ace:	e765      	b.n	800099c <__aeabi_fadd+0x200>
 8000ad0:	464c      	mov	r4, r9
 8000ad2:	4667      	mov	r7, ip
 8000ad4:	e6ac      	b.n	8000830 <__aeabi_fadd+0x94>
 8000ad6:	1b8f      	subs	r7, r1, r6
 8000ad8:	017b      	lsls	r3, r7, #5
 8000ada:	d52e      	bpl.n	8000b3a <__aeabi_fadd+0x39e>
 8000adc:	01bf      	lsls	r7, r7, #6
 8000ade:	09bf      	lsrs	r7, r7, #6
 8000ae0:	0038      	movs	r0, r7
 8000ae2:	f000 fe3f 	bl	8001764 <__clzsi2>
 8000ae6:	003b      	movs	r3, r7
 8000ae8:	3805      	subs	r0, #5
 8000aea:	4083      	lsls	r3, r0
 8000aec:	464c      	mov	r4, r9
 8000aee:	3501      	adds	r5, #1
 8000af0:	e710      	b.n	8000914 <__aeabi_fadd+0x178>
 8000af2:	2e00      	cmp	r6, #0
 8000af4:	d100      	bne.n	8000af8 <__aeabi_fadd+0x35c>
 8000af6:	e740      	b.n	800097a <__aeabi_fadd+0x1de>
 8000af8:	2900      	cmp	r1, #0
 8000afa:	d100      	bne.n	8000afe <__aeabi_fadd+0x362>
 8000afc:	e741      	b.n	8000982 <__aeabi_fadd+0x1e6>
 8000afe:	2380      	movs	r3, #128	@ 0x80
 8000b00:	03db      	lsls	r3, r3, #15
 8000b02:	429f      	cmp	r7, r3
 8000b04:	d200      	bcs.n	8000b08 <__aeabi_fadd+0x36c>
 8000b06:	e73c      	b.n	8000982 <__aeabi_fadd+0x1e6>
 8000b08:	459c      	cmp	ip, r3
 8000b0a:	d300      	bcc.n	8000b0e <__aeabi_fadd+0x372>
 8000b0c:	e739      	b.n	8000982 <__aeabi_fadd+0x1e6>
 8000b0e:	4667      	mov	r7, ip
 8000b10:	e737      	b.n	8000982 <__aeabi_fadd+0x1e6>
 8000b12:	2900      	cmp	r1, #0
 8000b14:	d100      	bne.n	8000b18 <__aeabi_fadd+0x37c>
 8000b16:	e734      	b.n	8000982 <__aeabi_fadd+0x1e6>
 8000b18:	2380      	movs	r3, #128	@ 0x80
 8000b1a:	03db      	lsls	r3, r3, #15
 8000b1c:	429f      	cmp	r7, r3
 8000b1e:	d200      	bcs.n	8000b22 <__aeabi_fadd+0x386>
 8000b20:	e72f      	b.n	8000982 <__aeabi_fadd+0x1e6>
 8000b22:	459c      	cmp	ip, r3
 8000b24:	d300      	bcc.n	8000b28 <__aeabi_fadd+0x38c>
 8000b26:	e72c      	b.n	8000982 <__aeabi_fadd+0x1e6>
 8000b28:	464c      	mov	r4, r9
 8000b2a:	4667      	mov	r7, ip
 8000b2c:	e729      	b.n	8000982 <__aeabi_fadd+0x1e6>
 8000b2e:	2900      	cmp	r1, #0
 8000b30:	d100      	bne.n	8000b34 <__aeabi_fadd+0x398>
 8000b32:	e734      	b.n	800099e <__aeabi_fadd+0x202>
 8000b34:	2300      	movs	r3, #0
 8000b36:	08cf      	lsrs	r7, r1, #3
 8000b38:	e67a      	b.n	8000830 <__aeabi_fadd+0x94>
 8000b3a:	464c      	mov	r4, r9
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	08ff      	lsrs	r7, r7, #3
 8000b40:	e676      	b.n	8000830 <__aeabi_fadd+0x94>
 8000b42:	2f00      	cmp	r7, #0
 8000b44:	d100      	bne.n	8000b48 <__aeabi_fadd+0x3ac>
 8000b46:	e729      	b.n	800099c <__aeabi_fadd+0x200>
 8000b48:	08ff      	lsrs	r7, r7, #3
 8000b4a:	e671      	b.n	8000830 <__aeabi_fadd+0x94>
 8000b4c:	fbffffff 	.word	0xfbffffff
 8000b50:	7dffffff 	.word	0x7dffffff
 8000b54:	2280      	movs	r2, #128	@ 0x80
 8000b56:	2400      	movs	r4, #0
 8000b58:	20ff      	movs	r0, #255	@ 0xff
 8000b5a:	03d2      	lsls	r2, r2, #15
 8000b5c:	e69d      	b.n	800089a <__aeabi_fadd+0xfe>
 8000b5e:	2300      	movs	r3, #0
 8000b60:	e666      	b.n	8000830 <__aeabi_fadd+0x94>
 8000b62:	2300      	movs	r3, #0
 8000b64:	08d7      	lsrs	r7, r2, #3
 8000b66:	e663      	b.n	8000830 <__aeabi_fadd+0x94>
 8000b68:	2001      	movs	r0, #1
 8000b6a:	0172      	lsls	r2, r6, #5
 8000b6c:	d500      	bpl.n	8000b70 <__aeabi_fadd+0x3d4>
 8000b6e:	e6e7      	b.n	8000940 <__aeabi_fadd+0x1a4>
 8000b70:	0031      	movs	r1, r6
 8000b72:	2300      	movs	r3, #0
 8000b74:	08cf      	lsrs	r7, r1, #3
 8000b76:	e65b      	b.n	8000830 <__aeabi_fadd+0x94>
 8000b78:	2301      	movs	r3, #1
 8000b7a:	08c7      	lsrs	r7, r0, #3
 8000b7c:	e658      	b.n	8000830 <__aeabi_fadd+0x94>
 8000b7e:	46c0      	nop			@ (mov r8, r8)

08000b80 <__aeabi_fdiv>:
 8000b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b82:	4646      	mov	r6, r8
 8000b84:	464f      	mov	r7, r9
 8000b86:	46d6      	mov	lr, sl
 8000b88:	0245      	lsls	r5, r0, #9
 8000b8a:	b5c0      	push	{r6, r7, lr}
 8000b8c:	0fc3      	lsrs	r3, r0, #31
 8000b8e:	0047      	lsls	r7, r0, #1
 8000b90:	4698      	mov	r8, r3
 8000b92:	1c0e      	adds	r6, r1, #0
 8000b94:	0a6d      	lsrs	r5, r5, #9
 8000b96:	0e3f      	lsrs	r7, r7, #24
 8000b98:	d05b      	beq.n	8000c52 <__aeabi_fdiv+0xd2>
 8000b9a:	2fff      	cmp	r7, #255	@ 0xff
 8000b9c:	d021      	beq.n	8000be2 <__aeabi_fdiv+0x62>
 8000b9e:	2380      	movs	r3, #128	@ 0x80
 8000ba0:	00ed      	lsls	r5, r5, #3
 8000ba2:	04db      	lsls	r3, r3, #19
 8000ba4:	431d      	orrs	r5, r3
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	4699      	mov	r9, r3
 8000baa:	469a      	mov	sl, r3
 8000bac:	3f7f      	subs	r7, #127	@ 0x7f
 8000bae:	0274      	lsls	r4, r6, #9
 8000bb0:	0073      	lsls	r3, r6, #1
 8000bb2:	0a64      	lsrs	r4, r4, #9
 8000bb4:	0e1b      	lsrs	r3, r3, #24
 8000bb6:	0ff6      	lsrs	r6, r6, #31
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d020      	beq.n	8000bfe <__aeabi_fdiv+0x7e>
 8000bbc:	2bff      	cmp	r3, #255	@ 0xff
 8000bbe:	d043      	beq.n	8000c48 <__aeabi_fdiv+0xc8>
 8000bc0:	2280      	movs	r2, #128	@ 0x80
 8000bc2:	2000      	movs	r0, #0
 8000bc4:	00e4      	lsls	r4, r4, #3
 8000bc6:	04d2      	lsls	r2, r2, #19
 8000bc8:	4314      	orrs	r4, r2
 8000bca:	3b7f      	subs	r3, #127	@ 0x7f
 8000bcc:	4642      	mov	r2, r8
 8000bce:	1aff      	subs	r7, r7, r3
 8000bd0:	464b      	mov	r3, r9
 8000bd2:	4072      	eors	r2, r6
 8000bd4:	2b0f      	cmp	r3, #15
 8000bd6:	d900      	bls.n	8000bda <__aeabi_fdiv+0x5a>
 8000bd8:	e09d      	b.n	8000d16 <__aeabi_fdiv+0x196>
 8000bda:	4971      	ldr	r1, [pc, #452]	@ (8000da0 <__aeabi_fdiv+0x220>)
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	58cb      	ldr	r3, [r1, r3]
 8000be0:	469f      	mov	pc, r3
 8000be2:	2d00      	cmp	r5, #0
 8000be4:	d15a      	bne.n	8000c9c <__aeabi_fdiv+0x11c>
 8000be6:	2308      	movs	r3, #8
 8000be8:	4699      	mov	r9, r3
 8000bea:	3b06      	subs	r3, #6
 8000bec:	0274      	lsls	r4, r6, #9
 8000bee:	469a      	mov	sl, r3
 8000bf0:	0073      	lsls	r3, r6, #1
 8000bf2:	27ff      	movs	r7, #255	@ 0xff
 8000bf4:	0a64      	lsrs	r4, r4, #9
 8000bf6:	0e1b      	lsrs	r3, r3, #24
 8000bf8:	0ff6      	lsrs	r6, r6, #31
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d1de      	bne.n	8000bbc <__aeabi_fdiv+0x3c>
 8000bfe:	2c00      	cmp	r4, #0
 8000c00:	d13b      	bne.n	8000c7a <__aeabi_fdiv+0xfa>
 8000c02:	2301      	movs	r3, #1
 8000c04:	4642      	mov	r2, r8
 8000c06:	4649      	mov	r1, r9
 8000c08:	4072      	eors	r2, r6
 8000c0a:	4319      	orrs	r1, r3
 8000c0c:	290e      	cmp	r1, #14
 8000c0e:	d818      	bhi.n	8000c42 <__aeabi_fdiv+0xc2>
 8000c10:	4864      	ldr	r0, [pc, #400]	@ (8000da4 <__aeabi_fdiv+0x224>)
 8000c12:	0089      	lsls	r1, r1, #2
 8000c14:	5841      	ldr	r1, [r0, r1]
 8000c16:	468f      	mov	pc, r1
 8000c18:	4653      	mov	r3, sl
 8000c1a:	2b02      	cmp	r3, #2
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_fdiv+0xa0>
 8000c1e:	e0b8      	b.n	8000d92 <__aeabi_fdiv+0x212>
 8000c20:	2b03      	cmp	r3, #3
 8000c22:	d06e      	beq.n	8000d02 <__aeabi_fdiv+0x182>
 8000c24:	4642      	mov	r2, r8
 8000c26:	002c      	movs	r4, r5
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d140      	bne.n	8000cae <__aeabi_fdiv+0x12e>
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	2400      	movs	r4, #0
 8000c30:	05c0      	lsls	r0, r0, #23
 8000c32:	4320      	orrs	r0, r4
 8000c34:	07d2      	lsls	r2, r2, #31
 8000c36:	4310      	orrs	r0, r2
 8000c38:	bce0      	pop	{r5, r6, r7}
 8000c3a:	46ba      	mov	sl, r7
 8000c3c:	46b1      	mov	r9, r6
 8000c3e:	46a8      	mov	r8, r5
 8000c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c42:	20ff      	movs	r0, #255	@ 0xff
 8000c44:	2400      	movs	r4, #0
 8000c46:	e7f3      	b.n	8000c30 <__aeabi_fdiv+0xb0>
 8000c48:	2c00      	cmp	r4, #0
 8000c4a:	d120      	bne.n	8000c8e <__aeabi_fdiv+0x10e>
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	3fff      	subs	r7, #255	@ 0xff
 8000c50:	e7d8      	b.n	8000c04 <__aeabi_fdiv+0x84>
 8000c52:	2d00      	cmp	r5, #0
 8000c54:	d105      	bne.n	8000c62 <__aeabi_fdiv+0xe2>
 8000c56:	2304      	movs	r3, #4
 8000c58:	4699      	mov	r9, r3
 8000c5a:	3b03      	subs	r3, #3
 8000c5c:	2700      	movs	r7, #0
 8000c5e:	469a      	mov	sl, r3
 8000c60:	e7a5      	b.n	8000bae <__aeabi_fdiv+0x2e>
 8000c62:	0028      	movs	r0, r5
 8000c64:	f000 fd7e 	bl	8001764 <__clzsi2>
 8000c68:	2776      	movs	r7, #118	@ 0x76
 8000c6a:	1f43      	subs	r3, r0, #5
 8000c6c:	409d      	lsls	r5, r3
 8000c6e:	2300      	movs	r3, #0
 8000c70:	427f      	negs	r7, r7
 8000c72:	4699      	mov	r9, r3
 8000c74:	469a      	mov	sl, r3
 8000c76:	1a3f      	subs	r7, r7, r0
 8000c78:	e799      	b.n	8000bae <__aeabi_fdiv+0x2e>
 8000c7a:	0020      	movs	r0, r4
 8000c7c:	f000 fd72 	bl	8001764 <__clzsi2>
 8000c80:	1f43      	subs	r3, r0, #5
 8000c82:	409c      	lsls	r4, r3
 8000c84:	2376      	movs	r3, #118	@ 0x76
 8000c86:	425b      	negs	r3, r3
 8000c88:	1a1b      	subs	r3, r3, r0
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	e79e      	b.n	8000bcc <__aeabi_fdiv+0x4c>
 8000c8e:	2303      	movs	r3, #3
 8000c90:	464a      	mov	r2, r9
 8000c92:	431a      	orrs	r2, r3
 8000c94:	4691      	mov	r9, r2
 8000c96:	2003      	movs	r0, #3
 8000c98:	33fc      	adds	r3, #252	@ 0xfc
 8000c9a:	e797      	b.n	8000bcc <__aeabi_fdiv+0x4c>
 8000c9c:	230c      	movs	r3, #12
 8000c9e:	4699      	mov	r9, r3
 8000ca0:	3b09      	subs	r3, #9
 8000ca2:	27ff      	movs	r7, #255	@ 0xff
 8000ca4:	469a      	mov	sl, r3
 8000ca6:	e782      	b.n	8000bae <__aeabi_fdiv+0x2e>
 8000ca8:	2803      	cmp	r0, #3
 8000caa:	d02c      	beq.n	8000d06 <__aeabi_fdiv+0x186>
 8000cac:	0032      	movs	r2, r6
 8000cae:	0038      	movs	r0, r7
 8000cb0:	307f      	adds	r0, #127	@ 0x7f
 8000cb2:	2800      	cmp	r0, #0
 8000cb4:	dd47      	ble.n	8000d46 <__aeabi_fdiv+0x1c6>
 8000cb6:	0763      	lsls	r3, r4, #29
 8000cb8:	d004      	beq.n	8000cc4 <__aeabi_fdiv+0x144>
 8000cba:	230f      	movs	r3, #15
 8000cbc:	4023      	ands	r3, r4
 8000cbe:	2b04      	cmp	r3, #4
 8000cc0:	d000      	beq.n	8000cc4 <__aeabi_fdiv+0x144>
 8000cc2:	3404      	adds	r4, #4
 8000cc4:	0123      	lsls	r3, r4, #4
 8000cc6:	d503      	bpl.n	8000cd0 <__aeabi_fdiv+0x150>
 8000cc8:	0038      	movs	r0, r7
 8000cca:	4b37      	ldr	r3, [pc, #220]	@ (8000da8 <__aeabi_fdiv+0x228>)
 8000ccc:	3080      	adds	r0, #128	@ 0x80
 8000cce:	401c      	ands	r4, r3
 8000cd0:	28fe      	cmp	r0, #254	@ 0xfe
 8000cd2:	dcb6      	bgt.n	8000c42 <__aeabi_fdiv+0xc2>
 8000cd4:	01a4      	lsls	r4, r4, #6
 8000cd6:	0a64      	lsrs	r4, r4, #9
 8000cd8:	b2c0      	uxtb	r0, r0
 8000cda:	e7a9      	b.n	8000c30 <__aeabi_fdiv+0xb0>
 8000cdc:	2480      	movs	r4, #128	@ 0x80
 8000cde:	2200      	movs	r2, #0
 8000ce0:	20ff      	movs	r0, #255	@ 0xff
 8000ce2:	03e4      	lsls	r4, r4, #15
 8000ce4:	e7a4      	b.n	8000c30 <__aeabi_fdiv+0xb0>
 8000ce6:	2380      	movs	r3, #128	@ 0x80
 8000ce8:	03db      	lsls	r3, r3, #15
 8000cea:	421d      	tst	r5, r3
 8000cec:	d001      	beq.n	8000cf2 <__aeabi_fdiv+0x172>
 8000cee:	421c      	tst	r4, r3
 8000cf0:	d00b      	beq.n	8000d0a <__aeabi_fdiv+0x18a>
 8000cf2:	2480      	movs	r4, #128	@ 0x80
 8000cf4:	03e4      	lsls	r4, r4, #15
 8000cf6:	432c      	orrs	r4, r5
 8000cf8:	0264      	lsls	r4, r4, #9
 8000cfa:	4642      	mov	r2, r8
 8000cfc:	20ff      	movs	r0, #255	@ 0xff
 8000cfe:	0a64      	lsrs	r4, r4, #9
 8000d00:	e796      	b.n	8000c30 <__aeabi_fdiv+0xb0>
 8000d02:	4646      	mov	r6, r8
 8000d04:	002c      	movs	r4, r5
 8000d06:	2380      	movs	r3, #128	@ 0x80
 8000d08:	03db      	lsls	r3, r3, #15
 8000d0a:	431c      	orrs	r4, r3
 8000d0c:	0264      	lsls	r4, r4, #9
 8000d0e:	0032      	movs	r2, r6
 8000d10:	20ff      	movs	r0, #255	@ 0xff
 8000d12:	0a64      	lsrs	r4, r4, #9
 8000d14:	e78c      	b.n	8000c30 <__aeabi_fdiv+0xb0>
 8000d16:	016d      	lsls	r5, r5, #5
 8000d18:	0160      	lsls	r0, r4, #5
 8000d1a:	4285      	cmp	r5, r0
 8000d1c:	d22d      	bcs.n	8000d7a <__aeabi_fdiv+0x1fa>
 8000d1e:	231b      	movs	r3, #27
 8000d20:	2400      	movs	r4, #0
 8000d22:	3f01      	subs	r7, #1
 8000d24:	2601      	movs	r6, #1
 8000d26:	0029      	movs	r1, r5
 8000d28:	0064      	lsls	r4, r4, #1
 8000d2a:	006d      	lsls	r5, r5, #1
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	db01      	blt.n	8000d34 <__aeabi_fdiv+0x1b4>
 8000d30:	4285      	cmp	r5, r0
 8000d32:	d301      	bcc.n	8000d38 <__aeabi_fdiv+0x1b8>
 8000d34:	1a2d      	subs	r5, r5, r0
 8000d36:	4334      	orrs	r4, r6
 8000d38:	3b01      	subs	r3, #1
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d1f3      	bne.n	8000d26 <__aeabi_fdiv+0x1a6>
 8000d3e:	1e6b      	subs	r3, r5, #1
 8000d40:	419d      	sbcs	r5, r3
 8000d42:	432c      	orrs	r4, r5
 8000d44:	e7b3      	b.n	8000cae <__aeabi_fdiv+0x12e>
 8000d46:	2301      	movs	r3, #1
 8000d48:	1a1b      	subs	r3, r3, r0
 8000d4a:	2b1b      	cmp	r3, #27
 8000d4c:	dd00      	ble.n	8000d50 <__aeabi_fdiv+0x1d0>
 8000d4e:	e76d      	b.n	8000c2c <__aeabi_fdiv+0xac>
 8000d50:	0021      	movs	r1, r4
 8000d52:	379e      	adds	r7, #158	@ 0x9e
 8000d54:	40d9      	lsrs	r1, r3
 8000d56:	40bc      	lsls	r4, r7
 8000d58:	000b      	movs	r3, r1
 8000d5a:	1e61      	subs	r1, r4, #1
 8000d5c:	418c      	sbcs	r4, r1
 8000d5e:	4323      	orrs	r3, r4
 8000d60:	0759      	lsls	r1, r3, #29
 8000d62:	d004      	beq.n	8000d6e <__aeabi_fdiv+0x1ee>
 8000d64:	210f      	movs	r1, #15
 8000d66:	4019      	ands	r1, r3
 8000d68:	2904      	cmp	r1, #4
 8000d6a:	d000      	beq.n	8000d6e <__aeabi_fdiv+0x1ee>
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	0159      	lsls	r1, r3, #5
 8000d70:	d413      	bmi.n	8000d9a <__aeabi_fdiv+0x21a>
 8000d72:	019b      	lsls	r3, r3, #6
 8000d74:	2000      	movs	r0, #0
 8000d76:	0a5c      	lsrs	r4, r3, #9
 8000d78:	e75a      	b.n	8000c30 <__aeabi_fdiv+0xb0>
 8000d7a:	231a      	movs	r3, #26
 8000d7c:	2401      	movs	r4, #1
 8000d7e:	1a2d      	subs	r5, r5, r0
 8000d80:	e7d0      	b.n	8000d24 <__aeabi_fdiv+0x1a4>
 8000d82:	1e98      	subs	r0, r3, #2
 8000d84:	4243      	negs	r3, r0
 8000d86:	4158      	adcs	r0, r3
 8000d88:	4240      	negs	r0, r0
 8000d8a:	0032      	movs	r2, r6
 8000d8c:	2400      	movs	r4, #0
 8000d8e:	b2c0      	uxtb	r0, r0
 8000d90:	e74e      	b.n	8000c30 <__aeabi_fdiv+0xb0>
 8000d92:	4642      	mov	r2, r8
 8000d94:	20ff      	movs	r0, #255	@ 0xff
 8000d96:	2400      	movs	r4, #0
 8000d98:	e74a      	b.n	8000c30 <__aeabi_fdiv+0xb0>
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2400      	movs	r4, #0
 8000d9e:	e747      	b.n	8000c30 <__aeabi_fdiv+0xb0>
 8000da0:	08007d40 	.word	0x08007d40
 8000da4:	08007d80 	.word	0x08007d80
 8000da8:	f7ffffff 	.word	0xf7ffffff

08000dac <__eqsf2>:
 8000dac:	b570      	push	{r4, r5, r6, lr}
 8000dae:	0042      	lsls	r2, r0, #1
 8000db0:	024e      	lsls	r6, r1, #9
 8000db2:	004c      	lsls	r4, r1, #1
 8000db4:	0245      	lsls	r5, r0, #9
 8000db6:	0a6d      	lsrs	r5, r5, #9
 8000db8:	0e12      	lsrs	r2, r2, #24
 8000dba:	0fc3      	lsrs	r3, r0, #31
 8000dbc:	0a76      	lsrs	r6, r6, #9
 8000dbe:	0e24      	lsrs	r4, r4, #24
 8000dc0:	0fc9      	lsrs	r1, r1, #31
 8000dc2:	2aff      	cmp	r2, #255	@ 0xff
 8000dc4:	d010      	beq.n	8000de8 <__eqsf2+0x3c>
 8000dc6:	2cff      	cmp	r4, #255	@ 0xff
 8000dc8:	d00c      	beq.n	8000de4 <__eqsf2+0x38>
 8000dca:	2001      	movs	r0, #1
 8000dcc:	42a2      	cmp	r2, r4
 8000dce:	d10a      	bne.n	8000de6 <__eqsf2+0x3a>
 8000dd0:	42b5      	cmp	r5, r6
 8000dd2:	d108      	bne.n	8000de6 <__eqsf2+0x3a>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d00f      	beq.n	8000df8 <__eqsf2+0x4c>
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	d104      	bne.n	8000de6 <__eqsf2+0x3a>
 8000ddc:	0028      	movs	r0, r5
 8000dde:	1e43      	subs	r3, r0, #1
 8000de0:	4198      	sbcs	r0, r3
 8000de2:	e000      	b.n	8000de6 <__eqsf2+0x3a>
 8000de4:	2001      	movs	r0, #1
 8000de6:	bd70      	pop	{r4, r5, r6, pc}
 8000de8:	2001      	movs	r0, #1
 8000dea:	2cff      	cmp	r4, #255	@ 0xff
 8000dec:	d1fb      	bne.n	8000de6 <__eqsf2+0x3a>
 8000dee:	4335      	orrs	r5, r6
 8000df0:	d1f9      	bne.n	8000de6 <__eqsf2+0x3a>
 8000df2:	404b      	eors	r3, r1
 8000df4:	0018      	movs	r0, r3
 8000df6:	e7f6      	b.n	8000de6 <__eqsf2+0x3a>
 8000df8:	2000      	movs	r0, #0
 8000dfa:	e7f4      	b.n	8000de6 <__eqsf2+0x3a>

08000dfc <__gesf2>:
 8000dfc:	b530      	push	{r4, r5, lr}
 8000dfe:	0042      	lsls	r2, r0, #1
 8000e00:	0244      	lsls	r4, r0, #9
 8000e02:	024d      	lsls	r5, r1, #9
 8000e04:	0fc3      	lsrs	r3, r0, #31
 8000e06:	0048      	lsls	r0, r1, #1
 8000e08:	0a64      	lsrs	r4, r4, #9
 8000e0a:	0e12      	lsrs	r2, r2, #24
 8000e0c:	0a6d      	lsrs	r5, r5, #9
 8000e0e:	0e00      	lsrs	r0, r0, #24
 8000e10:	0fc9      	lsrs	r1, r1, #31
 8000e12:	2aff      	cmp	r2, #255	@ 0xff
 8000e14:	d018      	beq.n	8000e48 <__gesf2+0x4c>
 8000e16:	28ff      	cmp	r0, #255	@ 0xff
 8000e18:	d00a      	beq.n	8000e30 <__gesf2+0x34>
 8000e1a:	2a00      	cmp	r2, #0
 8000e1c:	d11e      	bne.n	8000e5c <__gesf2+0x60>
 8000e1e:	2800      	cmp	r0, #0
 8000e20:	d10a      	bne.n	8000e38 <__gesf2+0x3c>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d029      	beq.n	8000e7a <__gesf2+0x7e>
 8000e26:	2c00      	cmp	r4, #0
 8000e28:	d12d      	bne.n	8000e86 <__gesf2+0x8a>
 8000e2a:	0048      	lsls	r0, r1, #1
 8000e2c:	3801      	subs	r0, #1
 8000e2e:	bd30      	pop	{r4, r5, pc}
 8000e30:	2d00      	cmp	r5, #0
 8000e32:	d125      	bne.n	8000e80 <__gesf2+0x84>
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	d101      	bne.n	8000e3c <__gesf2+0x40>
 8000e38:	2c00      	cmp	r4, #0
 8000e3a:	d0f6      	beq.n	8000e2a <__gesf2+0x2e>
 8000e3c:	428b      	cmp	r3, r1
 8000e3e:	d019      	beq.n	8000e74 <__gesf2+0x78>
 8000e40:	2001      	movs	r0, #1
 8000e42:	425b      	negs	r3, r3
 8000e44:	4318      	orrs	r0, r3
 8000e46:	e7f2      	b.n	8000e2e <__gesf2+0x32>
 8000e48:	2c00      	cmp	r4, #0
 8000e4a:	d119      	bne.n	8000e80 <__gesf2+0x84>
 8000e4c:	28ff      	cmp	r0, #255	@ 0xff
 8000e4e:	d1f7      	bne.n	8000e40 <__gesf2+0x44>
 8000e50:	2d00      	cmp	r5, #0
 8000e52:	d115      	bne.n	8000e80 <__gesf2+0x84>
 8000e54:	2000      	movs	r0, #0
 8000e56:	428b      	cmp	r3, r1
 8000e58:	d1f2      	bne.n	8000e40 <__gesf2+0x44>
 8000e5a:	e7e8      	b.n	8000e2e <__gesf2+0x32>
 8000e5c:	2800      	cmp	r0, #0
 8000e5e:	d0ef      	beq.n	8000e40 <__gesf2+0x44>
 8000e60:	428b      	cmp	r3, r1
 8000e62:	d1ed      	bne.n	8000e40 <__gesf2+0x44>
 8000e64:	4282      	cmp	r2, r0
 8000e66:	dceb      	bgt.n	8000e40 <__gesf2+0x44>
 8000e68:	db04      	blt.n	8000e74 <__gesf2+0x78>
 8000e6a:	42ac      	cmp	r4, r5
 8000e6c:	d8e8      	bhi.n	8000e40 <__gesf2+0x44>
 8000e6e:	2000      	movs	r0, #0
 8000e70:	42ac      	cmp	r4, r5
 8000e72:	d2dc      	bcs.n	8000e2e <__gesf2+0x32>
 8000e74:	0058      	lsls	r0, r3, #1
 8000e76:	3801      	subs	r0, #1
 8000e78:	e7d9      	b.n	8000e2e <__gesf2+0x32>
 8000e7a:	2c00      	cmp	r4, #0
 8000e7c:	d0d7      	beq.n	8000e2e <__gesf2+0x32>
 8000e7e:	e7df      	b.n	8000e40 <__gesf2+0x44>
 8000e80:	2002      	movs	r0, #2
 8000e82:	4240      	negs	r0, r0
 8000e84:	e7d3      	b.n	8000e2e <__gesf2+0x32>
 8000e86:	428b      	cmp	r3, r1
 8000e88:	d1da      	bne.n	8000e40 <__gesf2+0x44>
 8000e8a:	e7ee      	b.n	8000e6a <__gesf2+0x6e>

08000e8c <__lesf2>:
 8000e8c:	b530      	push	{r4, r5, lr}
 8000e8e:	0042      	lsls	r2, r0, #1
 8000e90:	0244      	lsls	r4, r0, #9
 8000e92:	024d      	lsls	r5, r1, #9
 8000e94:	0fc3      	lsrs	r3, r0, #31
 8000e96:	0048      	lsls	r0, r1, #1
 8000e98:	0a64      	lsrs	r4, r4, #9
 8000e9a:	0e12      	lsrs	r2, r2, #24
 8000e9c:	0a6d      	lsrs	r5, r5, #9
 8000e9e:	0e00      	lsrs	r0, r0, #24
 8000ea0:	0fc9      	lsrs	r1, r1, #31
 8000ea2:	2aff      	cmp	r2, #255	@ 0xff
 8000ea4:	d017      	beq.n	8000ed6 <__lesf2+0x4a>
 8000ea6:	28ff      	cmp	r0, #255	@ 0xff
 8000ea8:	d00a      	beq.n	8000ec0 <__lesf2+0x34>
 8000eaa:	2a00      	cmp	r2, #0
 8000eac:	d11b      	bne.n	8000ee6 <__lesf2+0x5a>
 8000eae:	2800      	cmp	r0, #0
 8000eb0:	d10a      	bne.n	8000ec8 <__lesf2+0x3c>
 8000eb2:	2d00      	cmp	r5, #0
 8000eb4:	d01d      	beq.n	8000ef2 <__lesf2+0x66>
 8000eb6:	2c00      	cmp	r4, #0
 8000eb8:	d12d      	bne.n	8000f16 <__lesf2+0x8a>
 8000eba:	0048      	lsls	r0, r1, #1
 8000ebc:	3801      	subs	r0, #1
 8000ebe:	e011      	b.n	8000ee4 <__lesf2+0x58>
 8000ec0:	2d00      	cmp	r5, #0
 8000ec2:	d10e      	bne.n	8000ee2 <__lesf2+0x56>
 8000ec4:	2a00      	cmp	r2, #0
 8000ec6:	d101      	bne.n	8000ecc <__lesf2+0x40>
 8000ec8:	2c00      	cmp	r4, #0
 8000eca:	d0f6      	beq.n	8000eba <__lesf2+0x2e>
 8000ecc:	428b      	cmp	r3, r1
 8000ece:	d10c      	bne.n	8000eea <__lesf2+0x5e>
 8000ed0:	0058      	lsls	r0, r3, #1
 8000ed2:	3801      	subs	r0, #1
 8000ed4:	e006      	b.n	8000ee4 <__lesf2+0x58>
 8000ed6:	2c00      	cmp	r4, #0
 8000ed8:	d103      	bne.n	8000ee2 <__lesf2+0x56>
 8000eda:	28ff      	cmp	r0, #255	@ 0xff
 8000edc:	d105      	bne.n	8000eea <__lesf2+0x5e>
 8000ede:	2d00      	cmp	r5, #0
 8000ee0:	d015      	beq.n	8000f0e <__lesf2+0x82>
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	bd30      	pop	{r4, r5, pc}
 8000ee6:	2800      	cmp	r0, #0
 8000ee8:	d106      	bne.n	8000ef8 <__lesf2+0x6c>
 8000eea:	2001      	movs	r0, #1
 8000eec:	425b      	negs	r3, r3
 8000eee:	4318      	orrs	r0, r3
 8000ef0:	e7f8      	b.n	8000ee4 <__lesf2+0x58>
 8000ef2:	2c00      	cmp	r4, #0
 8000ef4:	d0f6      	beq.n	8000ee4 <__lesf2+0x58>
 8000ef6:	e7f8      	b.n	8000eea <__lesf2+0x5e>
 8000ef8:	428b      	cmp	r3, r1
 8000efa:	d1f6      	bne.n	8000eea <__lesf2+0x5e>
 8000efc:	4282      	cmp	r2, r0
 8000efe:	dcf4      	bgt.n	8000eea <__lesf2+0x5e>
 8000f00:	dbe6      	blt.n	8000ed0 <__lesf2+0x44>
 8000f02:	42ac      	cmp	r4, r5
 8000f04:	d8f1      	bhi.n	8000eea <__lesf2+0x5e>
 8000f06:	2000      	movs	r0, #0
 8000f08:	42ac      	cmp	r4, r5
 8000f0a:	d2eb      	bcs.n	8000ee4 <__lesf2+0x58>
 8000f0c:	e7e0      	b.n	8000ed0 <__lesf2+0x44>
 8000f0e:	2000      	movs	r0, #0
 8000f10:	428b      	cmp	r3, r1
 8000f12:	d1ea      	bne.n	8000eea <__lesf2+0x5e>
 8000f14:	e7e6      	b.n	8000ee4 <__lesf2+0x58>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d1e7      	bne.n	8000eea <__lesf2+0x5e>
 8000f1a:	e7f2      	b.n	8000f02 <__lesf2+0x76>

08000f1c <__aeabi_fmul>:
 8000f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f1e:	464f      	mov	r7, r9
 8000f20:	4646      	mov	r6, r8
 8000f22:	46d6      	mov	lr, sl
 8000f24:	0044      	lsls	r4, r0, #1
 8000f26:	b5c0      	push	{r6, r7, lr}
 8000f28:	0246      	lsls	r6, r0, #9
 8000f2a:	1c0f      	adds	r7, r1, #0
 8000f2c:	0a76      	lsrs	r6, r6, #9
 8000f2e:	0e24      	lsrs	r4, r4, #24
 8000f30:	0fc5      	lsrs	r5, r0, #31
 8000f32:	2c00      	cmp	r4, #0
 8000f34:	d100      	bne.n	8000f38 <__aeabi_fmul+0x1c>
 8000f36:	e0da      	b.n	80010ee <__aeabi_fmul+0x1d2>
 8000f38:	2cff      	cmp	r4, #255	@ 0xff
 8000f3a:	d074      	beq.n	8001026 <__aeabi_fmul+0x10a>
 8000f3c:	2380      	movs	r3, #128	@ 0x80
 8000f3e:	00f6      	lsls	r6, r6, #3
 8000f40:	04db      	lsls	r3, r3, #19
 8000f42:	431e      	orrs	r6, r3
 8000f44:	2300      	movs	r3, #0
 8000f46:	4699      	mov	r9, r3
 8000f48:	469a      	mov	sl, r3
 8000f4a:	3c7f      	subs	r4, #127	@ 0x7f
 8000f4c:	027b      	lsls	r3, r7, #9
 8000f4e:	0a5b      	lsrs	r3, r3, #9
 8000f50:	4698      	mov	r8, r3
 8000f52:	007b      	lsls	r3, r7, #1
 8000f54:	0e1b      	lsrs	r3, r3, #24
 8000f56:	0fff      	lsrs	r7, r7, #31
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d074      	beq.n	8001046 <__aeabi_fmul+0x12a>
 8000f5c:	2bff      	cmp	r3, #255	@ 0xff
 8000f5e:	d100      	bne.n	8000f62 <__aeabi_fmul+0x46>
 8000f60:	e08e      	b.n	8001080 <__aeabi_fmul+0x164>
 8000f62:	4642      	mov	r2, r8
 8000f64:	2180      	movs	r1, #128	@ 0x80
 8000f66:	00d2      	lsls	r2, r2, #3
 8000f68:	04c9      	lsls	r1, r1, #19
 8000f6a:	4311      	orrs	r1, r2
 8000f6c:	3b7f      	subs	r3, #127	@ 0x7f
 8000f6e:	002a      	movs	r2, r5
 8000f70:	18e4      	adds	r4, r4, r3
 8000f72:	464b      	mov	r3, r9
 8000f74:	407a      	eors	r2, r7
 8000f76:	4688      	mov	r8, r1
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	2b0a      	cmp	r3, #10
 8000f7c:	dc75      	bgt.n	800106a <__aeabi_fmul+0x14e>
 8000f7e:	464b      	mov	r3, r9
 8000f80:	2000      	movs	r0, #0
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	dd0f      	ble.n	8000fa6 <__aeabi_fmul+0x8a>
 8000f86:	4649      	mov	r1, r9
 8000f88:	2301      	movs	r3, #1
 8000f8a:	408b      	lsls	r3, r1
 8000f8c:	21a6      	movs	r1, #166	@ 0xa6
 8000f8e:	00c9      	lsls	r1, r1, #3
 8000f90:	420b      	tst	r3, r1
 8000f92:	d169      	bne.n	8001068 <__aeabi_fmul+0x14c>
 8000f94:	2190      	movs	r1, #144	@ 0x90
 8000f96:	0089      	lsls	r1, r1, #2
 8000f98:	420b      	tst	r3, r1
 8000f9a:	d000      	beq.n	8000f9e <__aeabi_fmul+0x82>
 8000f9c:	e100      	b.n	80011a0 <__aeabi_fmul+0x284>
 8000f9e:	2188      	movs	r1, #136	@ 0x88
 8000fa0:	4219      	tst	r1, r3
 8000fa2:	d000      	beq.n	8000fa6 <__aeabi_fmul+0x8a>
 8000fa4:	e0f5      	b.n	8001192 <__aeabi_fmul+0x276>
 8000fa6:	4641      	mov	r1, r8
 8000fa8:	0409      	lsls	r1, r1, #16
 8000faa:	0c09      	lsrs	r1, r1, #16
 8000fac:	4643      	mov	r3, r8
 8000fae:	0008      	movs	r0, r1
 8000fb0:	0c35      	lsrs	r5, r6, #16
 8000fb2:	0436      	lsls	r6, r6, #16
 8000fb4:	0c1b      	lsrs	r3, r3, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	4370      	muls	r0, r6
 8000fba:	4369      	muls	r1, r5
 8000fbc:	435e      	muls	r6, r3
 8000fbe:	435d      	muls	r5, r3
 8000fc0:	1876      	adds	r6, r6, r1
 8000fc2:	0c03      	lsrs	r3, r0, #16
 8000fc4:	199b      	adds	r3, r3, r6
 8000fc6:	4299      	cmp	r1, r3
 8000fc8:	d903      	bls.n	8000fd2 <__aeabi_fmul+0xb6>
 8000fca:	2180      	movs	r1, #128	@ 0x80
 8000fcc:	0249      	lsls	r1, r1, #9
 8000fce:	468c      	mov	ip, r1
 8000fd0:	4465      	add	r5, ip
 8000fd2:	0400      	lsls	r0, r0, #16
 8000fd4:	0419      	lsls	r1, r3, #16
 8000fd6:	0c00      	lsrs	r0, r0, #16
 8000fd8:	1809      	adds	r1, r1, r0
 8000fda:	018e      	lsls	r6, r1, #6
 8000fdc:	1e70      	subs	r0, r6, #1
 8000fde:	4186      	sbcs	r6, r0
 8000fe0:	0c1b      	lsrs	r3, r3, #16
 8000fe2:	0e89      	lsrs	r1, r1, #26
 8000fe4:	195b      	adds	r3, r3, r5
 8000fe6:	430e      	orrs	r6, r1
 8000fe8:	019b      	lsls	r3, r3, #6
 8000fea:	431e      	orrs	r6, r3
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	d46c      	bmi.n	80010ca <__aeabi_fmul+0x1ae>
 8000ff0:	0023      	movs	r3, r4
 8000ff2:	337f      	adds	r3, #127	@ 0x7f
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	dc00      	bgt.n	8000ffa <__aeabi_fmul+0xde>
 8000ff8:	e0b1      	b.n	800115e <__aeabi_fmul+0x242>
 8000ffa:	0015      	movs	r5, r2
 8000ffc:	0771      	lsls	r1, r6, #29
 8000ffe:	d00b      	beq.n	8001018 <__aeabi_fmul+0xfc>
 8001000:	200f      	movs	r0, #15
 8001002:	0021      	movs	r1, r4
 8001004:	4030      	ands	r0, r6
 8001006:	2804      	cmp	r0, #4
 8001008:	d006      	beq.n	8001018 <__aeabi_fmul+0xfc>
 800100a:	3604      	adds	r6, #4
 800100c:	0132      	lsls	r2, r6, #4
 800100e:	d503      	bpl.n	8001018 <__aeabi_fmul+0xfc>
 8001010:	4b6e      	ldr	r3, [pc, #440]	@ (80011cc <__aeabi_fmul+0x2b0>)
 8001012:	401e      	ands	r6, r3
 8001014:	000b      	movs	r3, r1
 8001016:	3380      	adds	r3, #128	@ 0x80
 8001018:	2bfe      	cmp	r3, #254	@ 0xfe
 800101a:	dd00      	ble.n	800101e <__aeabi_fmul+0x102>
 800101c:	e0bd      	b.n	800119a <__aeabi_fmul+0x27e>
 800101e:	01b2      	lsls	r2, r6, #6
 8001020:	0a52      	lsrs	r2, r2, #9
 8001022:	b2db      	uxtb	r3, r3
 8001024:	e048      	b.n	80010b8 <__aeabi_fmul+0x19c>
 8001026:	2e00      	cmp	r6, #0
 8001028:	d000      	beq.n	800102c <__aeabi_fmul+0x110>
 800102a:	e092      	b.n	8001152 <__aeabi_fmul+0x236>
 800102c:	2308      	movs	r3, #8
 800102e:	4699      	mov	r9, r3
 8001030:	3b06      	subs	r3, #6
 8001032:	469a      	mov	sl, r3
 8001034:	027b      	lsls	r3, r7, #9
 8001036:	0a5b      	lsrs	r3, r3, #9
 8001038:	4698      	mov	r8, r3
 800103a:	007b      	lsls	r3, r7, #1
 800103c:	24ff      	movs	r4, #255	@ 0xff
 800103e:	0e1b      	lsrs	r3, r3, #24
 8001040:	0fff      	lsrs	r7, r7, #31
 8001042:	2b00      	cmp	r3, #0
 8001044:	d18a      	bne.n	8000f5c <__aeabi_fmul+0x40>
 8001046:	4642      	mov	r2, r8
 8001048:	2a00      	cmp	r2, #0
 800104a:	d164      	bne.n	8001116 <__aeabi_fmul+0x1fa>
 800104c:	4649      	mov	r1, r9
 800104e:	3201      	adds	r2, #1
 8001050:	4311      	orrs	r1, r2
 8001052:	4689      	mov	r9, r1
 8001054:	290a      	cmp	r1, #10
 8001056:	dc08      	bgt.n	800106a <__aeabi_fmul+0x14e>
 8001058:	407d      	eors	r5, r7
 800105a:	2001      	movs	r0, #1
 800105c:	b2ea      	uxtb	r2, r5
 800105e:	2902      	cmp	r1, #2
 8001060:	dc91      	bgt.n	8000f86 <__aeabi_fmul+0x6a>
 8001062:	0015      	movs	r5, r2
 8001064:	2200      	movs	r2, #0
 8001066:	e027      	b.n	80010b8 <__aeabi_fmul+0x19c>
 8001068:	0015      	movs	r5, r2
 800106a:	4653      	mov	r3, sl
 800106c:	2b02      	cmp	r3, #2
 800106e:	d100      	bne.n	8001072 <__aeabi_fmul+0x156>
 8001070:	e093      	b.n	800119a <__aeabi_fmul+0x27e>
 8001072:	2b03      	cmp	r3, #3
 8001074:	d01a      	beq.n	80010ac <__aeabi_fmul+0x190>
 8001076:	2b01      	cmp	r3, #1
 8001078:	d12c      	bne.n	80010d4 <__aeabi_fmul+0x1b8>
 800107a:	2300      	movs	r3, #0
 800107c:	2200      	movs	r2, #0
 800107e:	e01b      	b.n	80010b8 <__aeabi_fmul+0x19c>
 8001080:	4643      	mov	r3, r8
 8001082:	34ff      	adds	r4, #255	@ 0xff
 8001084:	2b00      	cmp	r3, #0
 8001086:	d055      	beq.n	8001134 <__aeabi_fmul+0x218>
 8001088:	2103      	movs	r1, #3
 800108a:	464b      	mov	r3, r9
 800108c:	430b      	orrs	r3, r1
 800108e:	0019      	movs	r1, r3
 8001090:	2b0a      	cmp	r3, #10
 8001092:	dc00      	bgt.n	8001096 <__aeabi_fmul+0x17a>
 8001094:	e092      	b.n	80011bc <__aeabi_fmul+0x2a0>
 8001096:	2b0f      	cmp	r3, #15
 8001098:	d000      	beq.n	800109c <__aeabi_fmul+0x180>
 800109a:	e08c      	b.n	80011b6 <__aeabi_fmul+0x29a>
 800109c:	2280      	movs	r2, #128	@ 0x80
 800109e:	03d2      	lsls	r2, r2, #15
 80010a0:	4216      	tst	r6, r2
 80010a2:	d003      	beq.n	80010ac <__aeabi_fmul+0x190>
 80010a4:	4643      	mov	r3, r8
 80010a6:	4213      	tst	r3, r2
 80010a8:	d100      	bne.n	80010ac <__aeabi_fmul+0x190>
 80010aa:	e07d      	b.n	80011a8 <__aeabi_fmul+0x28c>
 80010ac:	2280      	movs	r2, #128	@ 0x80
 80010ae:	03d2      	lsls	r2, r2, #15
 80010b0:	4332      	orrs	r2, r6
 80010b2:	0252      	lsls	r2, r2, #9
 80010b4:	0a52      	lsrs	r2, r2, #9
 80010b6:	23ff      	movs	r3, #255	@ 0xff
 80010b8:	05d8      	lsls	r0, r3, #23
 80010ba:	07ed      	lsls	r5, r5, #31
 80010bc:	4310      	orrs	r0, r2
 80010be:	4328      	orrs	r0, r5
 80010c0:	bce0      	pop	{r5, r6, r7}
 80010c2:	46ba      	mov	sl, r7
 80010c4:	46b1      	mov	r9, r6
 80010c6:	46a8      	mov	r8, r5
 80010c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010ca:	2301      	movs	r3, #1
 80010cc:	0015      	movs	r5, r2
 80010ce:	0871      	lsrs	r1, r6, #1
 80010d0:	401e      	ands	r6, r3
 80010d2:	430e      	orrs	r6, r1
 80010d4:	0023      	movs	r3, r4
 80010d6:	3380      	adds	r3, #128	@ 0x80
 80010d8:	1c61      	adds	r1, r4, #1
 80010da:	2b00      	cmp	r3, #0
 80010dc:	dd41      	ble.n	8001162 <__aeabi_fmul+0x246>
 80010de:	0772      	lsls	r2, r6, #29
 80010e0:	d094      	beq.n	800100c <__aeabi_fmul+0xf0>
 80010e2:	220f      	movs	r2, #15
 80010e4:	4032      	ands	r2, r6
 80010e6:	2a04      	cmp	r2, #4
 80010e8:	d000      	beq.n	80010ec <__aeabi_fmul+0x1d0>
 80010ea:	e78e      	b.n	800100a <__aeabi_fmul+0xee>
 80010ec:	e78e      	b.n	800100c <__aeabi_fmul+0xf0>
 80010ee:	2e00      	cmp	r6, #0
 80010f0:	d105      	bne.n	80010fe <__aeabi_fmul+0x1e2>
 80010f2:	2304      	movs	r3, #4
 80010f4:	4699      	mov	r9, r3
 80010f6:	3b03      	subs	r3, #3
 80010f8:	2400      	movs	r4, #0
 80010fa:	469a      	mov	sl, r3
 80010fc:	e726      	b.n	8000f4c <__aeabi_fmul+0x30>
 80010fe:	0030      	movs	r0, r6
 8001100:	f000 fb30 	bl	8001764 <__clzsi2>
 8001104:	2476      	movs	r4, #118	@ 0x76
 8001106:	1f43      	subs	r3, r0, #5
 8001108:	409e      	lsls	r6, r3
 800110a:	2300      	movs	r3, #0
 800110c:	4264      	negs	r4, r4
 800110e:	4699      	mov	r9, r3
 8001110:	469a      	mov	sl, r3
 8001112:	1a24      	subs	r4, r4, r0
 8001114:	e71a      	b.n	8000f4c <__aeabi_fmul+0x30>
 8001116:	4640      	mov	r0, r8
 8001118:	f000 fb24 	bl	8001764 <__clzsi2>
 800111c:	464b      	mov	r3, r9
 800111e:	1a24      	subs	r4, r4, r0
 8001120:	3c76      	subs	r4, #118	@ 0x76
 8001122:	2b0a      	cmp	r3, #10
 8001124:	dca1      	bgt.n	800106a <__aeabi_fmul+0x14e>
 8001126:	4643      	mov	r3, r8
 8001128:	3805      	subs	r0, #5
 800112a:	4083      	lsls	r3, r0
 800112c:	407d      	eors	r5, r7
 800112e:	4698      	mov	r8, r3
 8001130:	b2ea      	uxtb	r2, r5
 8001132:	e724      	b.n	8000f7e <__aeabi_fmul+0x62>
 8001134:	464a      	mov	r2, r9
 8001136:	3302      	adds	r3, #2
 8001138:	4313      	orrs	r3, r2
 800113a:	002a      	movs	r2, r5
 800113c:	407a      	eors	r2, r7
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	2b0a      	cmp	r3, #10
 8001142:	dc92      	bgt.n	800106a <__aeabi_fmul+0x14e>
 8001144:	4649      	mov	r1, r9
 8001146:	0015      	movs	r5, r2
 8001148:	2900      	cmp	r1, #0
 800114a:	d026      	beq.n	800119a <__aeabi_fmul+0x27e>
 800114c:	4699      	mov	r9, r3
 800114e:	2002      	movs	r0, #2
 8001150:	e719      	b.n	8000f86 <__aeabi_fmul+0x6a>
 8001152:	230c      	movs	r3, #12
 8001154:	4699      	mov	r9, r3
 8001156:	3b09      	subs	r3, #9
 8001158:	24ff      	movs	r4, #255	@ 0xff
 800115a:	469a      	mov	sl, r3
 800115c:	e6f6      	b.n	8000f4c <__aeabi_fmul+0x30>
 800115e:	0015      	movs	r5, r2
 8001160:	0021      	movs	r1, r4
 8001162:	2201      	movs	r2, #1
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b1b      	cmp	r3, #27
 8001168:	dd00      	ble.n	800116c <__aeabi_fmul+0x250>
 800116a:	e786      	b.n	800107a <__aeabi_fmul+0x15e>
 800116c:	319e      	adds	r1, #158	@ 0x9e
 800116e:	0032      	movs	r2, r6
 8001170:	408e      	lsls	r6, r1
 8001172:	40da      	lsrs	r2, r3
 8001174:	1e73      	subs	r3, r6, #1
 8001176:	419e      	sbcs	r6, r3
 8001178:	4332      	orrs	r2, r6
 800117a:	0753      	lsls	r3, r2, #29
 800117c:	d004      	beq.n	8001188 <__aeabi_fmul+0x26c>
 800117e:	230f      	movs	r3, #15
 8001180:	4013      	ands	r3, r2
 8001182:	2b04      	cmp	r3, #4
 8001184:	d000      	beq.n	8001188 <__aeabi_fmul+0x26c>
 8001186:	3204      	adds	r2, #4
 8001188:	0153      	lsls	r3, r2, #5
 800118a:	d510      	bpl.n	80011ae <__aeabi_fmul+0x292>
 800118c:	2301      	movs	r3, #1
 800118e:	2200      	movs	r2, #0
 8001190:	e792      	b.n	80010b8 <__aeabi_fmul+0x19c>
 8001192:	003d      	movs	r5, r7
 8001194:	4646      	mov	r6, r8
 8001196:	4682      	mov	sl, r0
 8001198:	e767      	b.n	800106a <__aeabi_fmul+0x14e>
 800119a:	23ff      	movs	r3, #255	@ 0xff
 800119c:	2200      	movs	r2, #0
 800119e:	e78b      	b.n	80010b8 <__aeabi_fmul+0x19c>
 80011a0:	2280      	movs	r2, #128	@ 0x80
 80011a2:	2500      	movs	r5, #0
 80011a4:	03d2      	lsls	r2, r2, #15
 80011a6:	e786      	b.n	80010b6 <__aeabi_fmul+0x19a>
 80011a8:	003d      	movs	r5, r7
 80011aa:	431a      	orrs	r2, r3
 80011ac:	e783      	b.n	80010b6 <__aeabi_fmul+0x19a>
 80011ae:	0192      	lsls	r2, r2, #6
 80011b0:	2300      	movs	r3, #0
 80011b2:	0a52      	lsrs	r2, r2, #9
 80011b4:	e780      	b.n	80010b8 <__aeabi_fmul+0x19c>
 80011b6:	003d      	movs	r5, r7
 80011b8:	4646      	mov	r6, r8
 80011ba:	e777      	b.n	80010ac <__aeabi_fmul+0x190>
 80011bc:	002a      	movs	r2, r5
 80011be:	2301      	movs	r3, #1
 80011c0:	407a      	eors	r2, r7
 80011c2:	408b      	lsls	r3, r1
 80011c4:	2003      	movs	r0, #3
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	e6e9      	b.n	8000f9e <__aeabi_fmul+0x82>
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	f7ffffff 	.word	0xf7ffffff

080011d0 <__aeabi_fsub>:
 80011d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011d2:	4647      	mov	r7, r8
 80011d4:	46ce      	mov	lr, r9
 80011d6:	0243      	lsls	r3, r0, #9
 80011d8:	b580      	push	{r7, lr}
 80011da:	0a5f      	lsrs	r7, r3, #9
 80011dc:	099b      	lsrs	r3, r3, #6
 80011de:	0045      	lsls	r5, r0, #1
 80011e0:	004a      	lsls	r2, r1, #1
 80011e2:	469c      	mov	ip, r3
 80011e4:	024b      	lsls	r3, r1, #9
 80011e6:	0fc4      	lsrs	r4, r0, #31
 80011e8:	0fce      	lsrs	r6, r1, #31
 80011ea:	0e2d      	lsrs	r5, r5, #24
 80011ec:	0a58      	lsrs	r0, r3, #9
 80011ee:	0e12      	lsrs	r2, r2, #24
 80011f0:	0999      	lsrs	r1, r3, #6
 80011f2:	2aff      	cmp	r2, #255	@ 0xff
 80011f4:	d06b      	beq.n	80012ce <__aeabi_fsub+0xfe>
 80011f6:	2301      	movs	r3, #1
 80011f8:	405e      	eors	r6, r3
 80011fa:	1aab      	subs	r3, r5, r2
 80011fc:	42b4      	cmp	r4, r6
 80011fe:	d04b      	beq.n	8001298 <__aeabi_fsub+0xc8>
 8001200:	2b00      	cmp	r3, #0
 8001202:	dc00      	bgt.n	8001206 <__aeabi_fsub+0x36>
 8001204:	e0ff      	b.n	8001406 <__aeabi_fsub+0x236>
 8001206:	2a00      	cmp	r2, #0
 8001208:	d100      	bne.n	800120c <__aeabi_fsub+0x3c>
 800120a:	e088      	b.n	800131e <__aeabi_fsub+0x14e>
 800120c:	2dff      	cmp	r5, #255	@ 0xff
 800120e:	d100      	bne.n	8001212 <__aeabi_fsub+0x42>
 8001210:	e0ef      	b.n	80013f2 <__aeabi_fsub+0x222>
 8001212:	2280      	movs	r2, #128	@ 0x80
 8001214:	04d2      	lsls	r2, r2, #19
 8001216:	4311      	orrs	r1, r2
 8001218:	2001      	movs	r0, #1
 800121a:	2b1b      	cmp	r3, #27
 800121c:	dc08      	bgt.n	8001230 <__aeabi_fsub+0x60>
 800121e:	0008      	movs	r0, r1
 8001220:	2220      	movs	r2, #32
 8001222:	40d8      	lsrs	r0, r3
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	4099      	lsls	r1, r3
 8001228:	000b      	movs	r3, r1
 800122a:	1e5a      	subs	r2, r3, #1
 800122c:	4193      	sbcs	r3, r2
 800122e:	4318      	orrs	r0, r3
 8001230:	4663      	mov	r3, ip
 8001232:	1a1b      	subs	r3, r3, r0
 8001234:	469c      	mov	ip, r3
 8001236:	4663      	mov	r3, ip
 8001238:	015b      	lsls	r3, r3, #5
 800123a:	d400      	bmi.n	800123e <__aeabi_fsub+0x6e>
 800123c:	e0cd      	b.n	80013da <__aeabi_fsub+0x20a>
 800123e:	4663      	mov	r3, ip
 8001240:	019f      	lsls	r7, r3, #6
 8001242:	09bf      	lsrs	r7, r7, #6
 8001244:	0038      	movs	r0, r7
 8001246:	f000 fa8d 	bl	8001764 <__clzsi2>
 800124a:	003b      	movs	r3, r7
 800124c:	3805      	subs	r0, #5
 800124e:	4083      	lsls	r3, r0
 8001250:	4285      	cmp	r5, r0
 8001252:	dc00      	bgt.n	8001256 <__aeabi_fsub+0x86>
 8001254:	e0a2      	b.n	800139c <__aeabi_fsub+0x1cc>
 8001256:	4ab7      	ldr	r2, [pc, #732]	@ (8001534 <__aeabi_fsub+0x364>)
 8001258:	1a2d      	subs	r5, r5, r0
 800125a:	401a      	ands	r2, r3
 800125c:	4694      	mov	ip, r2
 800125e:	075a      	lsls	r2, r3, #29
 8001260:	d100      	bne.n	8001264 <__aeabi_fsub+0x94>
 8001262:	e0c3      	b.n	80013ec <__aeabi_fsub+0x21c>
 8001264:	220f      	movs	r2, #15
 8001266:	4013      	ands	r3, r2
 8001268:	2b04      	cmp	r3, #4
 800126a:	d100      	bne.n	800126e <__aeabi_fsub+0x9e>
 800126c:	e0be      	b.n	80013ec <__aeabi_fsub+0x21c>
 800126e:	2304      	movs	r3, #4
 8001270:	4698      	mov	r8, r3
 8001272:	44c4      	add	ip, r8
 8001274:	4663      	mov	r3, ip
 8001276:	015b      	lsls	r3, r3, #5
 8001278:	d400      	bmi.n	800127c <__aeabi_fsub+0xac>
 800127a:	e0b7      	b.n	80013ec <__aeabi_fsub+0x21c>
 800127c:	1c68      	adds	r0, r5, #1
 800127e:	2dfe      	cmp	r5, #254	@ 0xfe
 8001280:	d000      	beq.n	8001284 <__aeabi_fsub+0xb4>
 8001282:	e0a5      	b.n	80013d0 <__aeabi_fsub+0x200>
 8001284:	20ff      	movs	r0, #255	@ 0xff
 8001286:	2200      	movs	r2, #0
 8001288:	05c0      	lsls	r0, r0, #23
 800128a:	4310      	orrs	r0, r2
 800128c:	07e4      	lsls	r4, r4, #31
 800128e:	4320      	orrs	r0, r4
 8001290:	bcc0      	pop	{r6, r7}
 8001292:	46b9      	mov	r9, r7
 8001294:	46b0      	mov	r8, r6
 8001296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001298:	2b00      	cmp	r3, #0
 800129a:	dc00      	bgt.n	800129e <__aeabi_fsub+0xce>
 800129c:	e1eb      	b.n	8001676 <__aeabi_fsub+0x4a6>
 800129e:	2a00      	cmp	r2, #0
 80012a0:	d046      	beq.n	8001330 <__aeabi_fsub+0x160>
 80012a2:	2dff      	cmp	r5, #255	@ 0xff
 80012a4:	d100      	bne.n	80012a8 <__aeabi_fsub+0xd8>
 80012a6:	e0a4      	b.n	80013f2 <__aeabi_fsub+0x222>
 80012a8:	2280      	movs	r2, #128	@ 0x80
 80012aa:	04d2      	lsls	r2, r2, #19
 80012ac:	4311      	orrs	r1, r2
 80012ae:	2b1b      	cmp	r3, #27
 80012b0:	dc00      	bgt.n	80012b4 <__aeabi_fsub+0xe4>
 80012b2:	e0fb      	b.n	80014ac <__aeabi_fsub+0x2dc>
 80012b4:	2305      	movs	r3, #5
 80012b6:	4698      	mov	r8, r3
 80012b8:	002b      	movs	r3, r5
 80012ba:	44c4      	add	ip, r8
 80012bc:	4662      	mov	r2, ip
 80012be:	08d7      	lsrs	r7, r2, #3
 80012c0:	2bff      	cmp	r3, #255	@ 0xff
 80012c2:	d100      	bne.n	80012c6 <__aeabi_fsub+0xf6>
 80012c4:	e095      	b.n	80013f2 <__aeabi_fsub+0x222>
 80012c6:	027a      	lsls	r2, r7, #9
 80012c8:	0a52      	lsrs	r2, r2, #9
 80012ca:	b2d8      	uxtb	r0, r3
 80012cc:	e7dc      	b.n	8001288 <__aeabi_fsub+0xb8>
 80012ce:	002b      	movs	r3, r5
 80012d0:	3bff      	subs	r3, #255	@ 0xff
 80012d2:	4699      	mov	r9, r3
 80012d4:	2900      	cmp	r1, #0
 80012d6:	d118      	bne.n	800130a <__aeabi_fsub+0x13a>
 80012d8:	2301      	movs	r3, #1
 80012da:	405e      	eors	r6, r3
 80012dc:	42b4      	cmp	r4, r6
 80012de:	d100      	bne.n	80012e2 <__aeabi_fsub+0x112>
 80012e0:	e0ca      	b.n	8001478 <__aeabi_fsub+0x2a8>
 80012e2:	464b      	mov	r3, r9
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d02d      	beq.n	8001344 <__aeabi_fsub+0x174>
 80012e8:	2d00      	cmp	r5, #0
 80012ea:	d000      	beq.n	80012ee <__aeabi_fsub+0x11e>
 80012ec:	e13c      	b.n	8001568 <__aeabi_fsub+0x398>
 80012ee:	23ff      	movs	r3, #255	@ 0xff
 80012f0:	4664      	mov	r4, ip
 80012f2:	2c00      	cmp	r4, #0
 80012f4:	d100      	bne.n	80012f8 <__aeabi_fsub+0x128>
 80012f6:	e15f      	b.n	80015b8 <__aeabi_fsub+0x3e8>
 80012f8:	1e5d      	subs	r5, r3, #1
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d100      	bne.n	8001300 <__aeabi_fsub+0x130>
 80012fe:	e174      	b.n	80015ea <__aeabi_fsub+0x41a>
 8001300:	0034      	movs	r4, r6
 8001302:	2bff      	cmp	r3, #255	@ 0xff
 8001304:	d074      	beq.n	80013f0 <__aeabi_fsub+0x220>
 8001306:	002b      	movs	r3, r5
 8001308:	e103      	b.n	8001512 <__aeabi_fsub+0x342>
 800130a:	42b4      	cmp	r4, r6
 800130c:	d100      	bne.n	8001310 <__aeabi_fsub+0x140>
 800130e:	e09c      	b.n	800144a <__aeabi_fsub+0x27a>
 8001310:	2b00      	cmp	r3, #0
 8001312:	d017      	beq.n	8001344 <__aeabi_fsub+0x174>
 8001314:	2d00      	cmp	r5, #0
 8001316:	d0ea      	beq.n	80012ee <__aeabi_fsub+0x11e>
 8001318:	0007      	movs	r7, r0
 800131a:	0034      	movs	r4, r6
 800131c:	e06c      	b.n	80013f8 <__aeabi_fsub+0x228>
 800131e:	2900      	cmp	r1, #0
 8001320:	d0cc      	beq.n	80012bc <__aeabi_fsub+0xec>
 8001322:	1e5a      	subs	r2, r3, #1
 8001324:	2b01      	cmp	r3, #1
 8001326:	d02b      	beq.n	8001380 <__aeabi_fsub+0x1b0>
 8001328:	2bff      	cmp	r3, #255	@ 0xff
 800132a:	d062      	beq.n	80013f2 <__aeabi_fsub+0x222>
 800132c:	0013      	movs	r3, r2
 800132e:	e773      	b.n	8001218 <__aeabi_fsub+0x48>
 8001330:	2900      	cmp	r1, #0
 8001332:	d0c3      	beq.n	80012bc <__aeabi_fsub+0xec>
 8001334:	1e5a      	subs	r2, r3, #1
 8001336:	2b01      	cmp	r3, #1
 8001338:	d100      	bne.n	800133c <__aeabi_fsub+0x16c>
 800133a:	e11e      	b.n	800157a <__aeabi_fsub+0x3aa>
 800133c:	2bff      	cmp	r3, #255	@ 0xff
 800133e:	d058      	beq.n	80013f2 <__aeabi_fsub+0x222>
 8001340:	0013      	movs	r3, r2
 8001342:	e7b4      	b.n	80012ae <__aeabi_fsub+0xde>
 8001344:	22fe      	movs	r2, #254	@ 0xfe
 8001346:	1c6b      	adds	r3, r5, #1
 8001348:	421a      	tst	r2, r3
 800134a:	d10d      	bne.n	8001368 <__aeabi_fsub+0x198>
 800134c:	2d00      	cmp	r5, #0
 800134e:	d060      	beq.n	8001412 <__aeabi_fsub+0x242>
 8001350:	4663      	mov	r3, ip
 8001352:	2b00      	cmp	r3, #0
 8001354:	d000      	beq.n	8001358 <__aeabi_fsub+0x188>
 8001356:	e120      	b.n	800159a <__aeabi_fsub+0x3ca>
 8001358:	2900      	cmp	r1, #0
 800135a:	d000      	beq.n	800135e <__aeabi_fsub+0x18e>
 800135c:	e128      	b.n	80015b0 <__aeabi_fsub+0x3e0>
 800135e:	2280      	movs	r2, #128	@ 0x80
 8001360:	2400      	movs	r4, #0
 8001362:	20ff      	movs	r0, #255	@ 0xff
 8001364:	03d2      	lsls	r2, r2, #15
 8001366:	e78f      	b.n	8001288 <__aeabi_fsub+0xb8>
 8001368:	4663      	mov	r3, ip
 800136a:	1a5f      	subs	r7, r3, r1
 800136c:	017b      	lsls	r3, r7, #5
 800136e:	d500      	bpl.n	8001372 <__aeabi_fsub+0x1a2>
 8001370:	e0fe      	b.n	8001570 <__aeabi_fsub+0x3a0>
 8001372:	2f00      	cmp	r7, #0
 8001374:	d000      	beq.n	8001378 <__aeabi_fsub+0x1a8>
 8001376:	e765      	b.n	8001244 <__aeabi_fsub+0x74>
 8001378:	2400      	movs	r4, #0
 800137a:	2000      	movs	r0, #0
 800137c:	2200      	movs	r2, #0
 800137e:	e783      	b.n	8001288 <__aeabi_fsub+0xb8>
 8001380:	4663      	mov	r3, ip
 8001382:	1a59      	subs	r1, r3, r1
 8001384:	014b      	lsls	r3, r1, #5
 8001386:	d400      	bmi.n	800138a <__aeabi_fsub+0x1ba>
 8001388:	e119      	b.n	80015be <__aeabi_fsub+0x3ee>
 800138a:	018f      	lsls	r7, r1, #6
 800138c:	09bf      	lsrs	r7, r7, #6
 800138e:	0038      	movs	r0, r7
 8001390:	f000 f9e8 	bl	8001764 <__clzsi2>
 8001394:	003b      	movs	r3, r7
 8001396:	3805      	subs	r0, #5
 8001398:	4083      	lsls	r3, r0
 800139a:	2501      	movs	r5, #1
 800139c:	2220      	movs	r2, #32
 800139e:	1b40      	subs	r0, r0, r5
 80013a0:	3001      	adds	r0, #1
 80013a2:	1a12      	subs	r2, r2, r0
 80013a4:	0019      	movs	r1, r3
 80013a6:	4093      	lsls	r3, r2
 80013a8:	40c1      	lsrs	r1, r0
 80013aa:	1e5a      	subs	r2, r3, #1
 80013ac:	4193      	sbcs	r3, r2
 80013ae:	4319      	orrs	r1, r3
 80013b0:	468c      	mov	ip, r1
 80013b2:	1e0b      	subs	r3, r1, #0
 80013b4:	d0e1      	beq.n	800137a <__aeabi_fsub+0x1aa>
 80013b6:	075b      	lsls	r3, r3, #29
 80013b8:	d100      	bne.n	80013bc <__aeabi_fsub+0x1ec>
 80013ba:	e152      	b.n	8001662 <__aeabi_fsub+0x492>
 80013bc:	230f      	movs	r3, #15
 80013be:	2500      	movs	r5, #0
 80013c0:	400b      	ands	r3, r1
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	d000      	beq.n	80013c8 <__aeabi_fsub+0x1f8>
 80013c6:	e752      	b.n	800126e <__aeabi_fsub+0x9e>
 80013c8:	2001      	movs	r0, #1
 80013ca:	014a      	lsls	r2, r1, #5
 80013cc:	d400      	bmi.n	80013d0 <__aeabi_fsub+0x200>
 80013ce:	e092      	b.n	80014f6 <__aeabi_fsub+0x326>
 80013d0:	b2c0      	uxtb	r0, r0
 80013d2:	4663      	mov	r3, ip
 80013d4:	019a      	lsls	r2, r3, #6
 80013d6:	0a52      	lsrs	r2, r2, #9
 80013d8:	e756      	b.n	8001288 <__aeabi_fsub+0xb8>
 80013da:	4663      	mov	r3, ip
 80013dc:	075b      	lsls	r3, r3, #29
 80013de:	d005      	beq.n	80013ec <__aeabi_fsub+0x21c>
 80013e0:	230f      	movs	r3, #15
 80013e2:	4662      	mov	r2, ip
 80013e4:	4013      	ands	r3, r2
 80013e6:	2b04      	cmp	r3, #4
 80013e8:	d000      	beq.n	80013ec <__aeabi_fsub+0x21c>
 80013ea:	e740      	b.n	800126e <__aeabi_fsub+0x9e>
 80013ec:	002b      	movs	r3, r5
 80013ee:	e765      	b.n	80012bc <__aeabi_fsub+0xec>
 80013f0:	0007      	movs	r7, r0
 80013f2:	2f00      	cmp	r7, #0
 80013f4:	d100      	bne.n	80013f8 <__aeabi_fsub+0x228>
 80013f6:	e745      	b.n	8001284 <__aeabi_fsub+0xb4>
 80013f8:	2280      	movs	r2, #128	@ 0x80
 80013fa:	03d2      	lsls	r2, r2, #15
 80013fc:	433a      	orrs	r2, r7
 80013fe:	0252      	lsls	r2, r2, #9
 8001400:	20ff      	movs	r0, #255	@ 0xff
 8001402:	0a52      	lsrs	r2, r2, #9
 8001404:	e740      	b.n	8001288 <__aeabi_fsub+0xb8>
 8001406:	2b00      	cmp	r3, #0
 8001408:	d179      	bne.n	80014fe <__aeabi_fsub+0x32e>
 800140a:	22fe      	movs	r2, #254	@ 0xfe
 800140c:	1c6b      	adds	r3, r5, #1
 800140e:	421a      	tst	r2, r3
 8001410:	d1aa      	bne.n	8001368 <__aeabi_fsub+0x198>
 8001412:	4663      	mov	r3, ip
 8001414:	2b00      	cmp	r3, #0
 8001416:	d100      	bne.n	800141a <__aeabi_fsub+0x24a>
 8001418:	e0f5      	b.n	8001606 <__aeabi_fsub+0x436>
 800141a:	2900      	cmp	r1, #0
 800141c:	d100      	bne.n	8001420 <__aeabi_fsub+0x250>
 800141e:	e0d1      	b.n	80015c4 <__aeabi_fsub+0x3f4>
 8001420:	1a5f      	subs	r7, r3, r1
 8001422:	2380      	movs	r3, #128	@ 0x80
 8001424:	04db      	lsls	r3, r3, #19
 8001426:	421f      	tst	r7, r3
 8001428:	d100      	bne.n	800142c <__aeabi_fsub+0x25c>
 800142a:	e10e      	b.n	800164a <__aeabi_fsub+0x47a>
 800142c:	4662      	mov	r2, ip
 800142e:	2401      	movs	r4, #1
 8001430:	1a8a      	subs	r2, r1, r2
 8001432:	4694      	mov	ip, r2
 8001434:	2000      	movs	r0, #0
 8001436:	4034      	ands	r4, r6
 8001438:	2a00      	cmp	r2, #0
 800143a:	d100      	bne.n	800143e <__aeabi_fsub+0x26e>
 800143c:	e724      	b.n	8001288 <__aeabi_fsub+0xb8>
 800143e:	2001      	movs	r0, #1
 8001440:	421a      	tst	r2, r3
 8001442:	d1c6      	bne.n	80013d2 <__aeabi_fsub+0x202>
 8001444:	2300      	movs	r3, #0
 8001446:	08d7      	lsrs	r7, r2, #3
 8001448:	e73d      	b.n	80012c6 <__aeabi_fsub+0xf6>
 800144a:	2b00      	cmp	r3, #0
 800144c:	d017      	beq.n	800147e <__aeabi_fsub+0x2ae>
 800144e:	2d00      	cmp	r5, #0
 8001450:	d000      	beq.n	8001454 <__aeabi_fsub+0x284>
 8001452:	e0af      	b.n	80015b4 <__aeabi_fsub+0x3e4>
 8001454:	23ff      	movs	r3, #255	@ 0xff
 8001456:	4665      	mov	r5, ip
 8001458:	2d00      	cmp	r5, #0
 800145a:	d100      	bne.n	800145e <__aeabi_fsub+0x28e>
 800145c:	e0ad      	b.n	80015ba <__aeabi_fsub+0x3ea>
 800145e:	1e5e      	subs	r6, r3, #1
 8001460:	2b01      	cmp	r3, #1
 8001462:	d100      	bne.n	8001466 <__aeabi_fsub+0x296>
 8001464:	e089      	b.n	800157a <__aeabi_fsub+0x3aa>
 8001466:	2bff      	cmp	r3, #255	@ 0xff
 8001468:	d0c2      	beq.n	80013f0 <__aeabi_fsub+0x220>
 800146a:	2e1b      	cmp	r6, #27
 800146c:	dc00      	bgt.n	8001470 <__aeabi_fsub+0x2a0>
 800146e:	e0ab      	b.n	80015c8 <__aeabi_fsub+0x3f8>
 8001470:	1d4b      	adds	r3, r1, #5
 8001472:	469c      	mov	ip, r3
 8001474:	0013      	movs	r3, r2
 8001476:	e721      	b.n	80012bc <__aeabi_fsub+0xec>
 8001478:	464b      	mov	r3, r9
 800147a:	2b00      	cmp	r3, #0
 800147c:	d170      	bne.n	8001560 <__aeabi_fsub+0x390>
 800147e:	22fe      	movs	r2, #254	@ 0xfe
 8001480:	1c6b      	adds	r3, r5, #1
 8001482:	421a      	tst	r2, r3
 8001484:	d15e      	bne.n	8001544 <__aeabi_fsub+0x374>
 8001486:	2d00      	cmp	r5, #0
 8001488:	d000      	beq.n	800148c <__aeabi_fsub+0x2bc>
 800148a:	e0c3      	b.n	8001614 <__aeabi_fsub+0x444>
 800148c:	4663      	mov	r3, ip
 800148e:	2b00      	cmp	r3, #0
 8001490:	d100      	bne.n	8001494 <__aeabi_fsub+0x2c4>
 8001492:	e0d0      	b.n	8001636 <__aeabi_fsub+0x466>
 8001494:	2900      	cmp	r1, #0
 8001496:	d100      	bne.n	800149a <__aeabi_fsub+0x2ca>
 8001498:	e094      	b.n	80015c4 <__aeabi_fsub+0x3f4>
 800149a:	000a      	movs	r2, r1
 800149c:	4462      	add	r2, ip
 800149e:	0153      	lsls	r3, r2, #5
 80014a0:	d400      	bmi.n	80014a4 <__aeabi_fsub+0x2d4>
 80014a2:	e0d8      	b.n	8001656 <__aeabi_fsub+0x486>
 80014a4:	0192      	lsls	r2, r2, #6
 80014a6:	2001      	movs	r0, #1
 80014a8:	0a52      	lsrs	r2, r2, #9
 80014aa:	e6ed      	b.n	8001288 <__aeabi_fsub+0xb8>
 80014ac:	0008      	movs	r0, r1
 80014ae:	2220      	movs	r2, #32
 80014b0:	40d8      	lsrs	r0, r3
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	4099      	lsls	r1, r3
 80014b6:	000b      	movs	r3, r1
 80014b8:	1e5a      	subs	r2, r3, #1
 80014ba:	4193      	sbcs	r3, r2
 80014bc:	4303      	orrs	r3, r0
 80014be:	449c      	add	ip, r3
 80014c0:	4663      	mov	r3, ip
 80014c2:	015b      	lsls	r3, r3, #5
 80014c4:	d589      	bpl.n	80013da <__aeabi_fsub+0x20a>
 80014c6:	3501      	adds	r5, #1
 80014c8:	2dff      	cmp	r5, #255	@ 0xff
 80014ca:	d100      	bne.n	80014ce <__aeabi_fsub+0x2fe>
 80014cc:	e6da      	b.n	8001284 <__aeabi_fsub+0xb4>
 80014ce:	4662      	mov	r2, ip
 80014d0:	2301      	movs	r3, #1
 80014d2:	4919      	ldr	r1, [pc, #100]	@ (8001538 <__aeabi_fsub+0x368>)
 80014d4:	4013      	ands	r3, r2
 80014d6:	0852      	lsrs	r2, r2, #1
 80014d8:	400a      	ands	r2, r1
 80014da:	431a      	orrs	r2, r3
 80014dc:	0013      	movs	r3, r2
 80014de:	4694      	mov	ip, r2
 80014e0:	075b      	lsls	r3, r3, #29
 80014e2:	d004      	beq.n	80014ee <__aeabi_fsub+0x31e>
 80014e4:	230f      	movs	r3, #15
 80014e6:	4013      	ands	r3, r2
 80014e8:	2b04      	cmp	r3, #4
 80014ea:	d000      	beq.n	80014ee <__aeabi_fsub+0x31e>
 80014ec:	e6bf      	b.n	800126e <__aeabi_fsub+0x9e>
 80014ee:	4663      	mov	r3, ip
 80014f0:	015b      	lsls	r3, r3, #5
 80014f2:	d500      	bpl.n	80014f6 <__aeabi_fsub+0x326>
 80014f4:	e6c2      	b.n	800127c <__aeabi_fsub+0xac>
 80014f6:	4663      	mov	r3, ip
 80014f8:	08df      	lsrs	r7, r3, #3
 80014fa:	002b      	movs	r3, r5
 80014fc:	e6e3      	b.n	80012c6 <__aeabi_fsub+0xf6>
 80014fe:	1b53      	subs	r3, r2, r5
 8001500:	2d00      	cmp	r5, #0
 8001502:	d100      	bne.n	8001506 <__aeabi_fsub+0x336>
 8001504:	e6f4      	b.n	80012f0 <__aeabi_fsub+0x120>
 8001506:	2080      	movs	r0, #128	@ 0x80
 8001508:	4664      	mov	r4, ip
 800150a:	04c0      	lsls	r0, r0, #19
 800150c:	4304      	orrs	r4, r0
 800150e:	46a4      	mov	ip, r4
 8001510:	0034      	movs	r4, r6
 8001512:	2001      	movs	r0, #1
 8001514:	2b1b      	cmp	r3, #27
 8001516:	dc09      	bgt.n	800152c <__aeabi_fsub+0x35c>
 8001518:	2520      	movs	r5, #32
 800151a:	4660      	mov	r0, ip
 800151c:	40d8      	lsrs	r0, r3
 800151e:	1aeb      	subs	r3, r5, r3
 8001520:	4665      	mov	r5, ip
 8001522:	409d      	lsls	r5, r3
 8001524:	002b      	movs	r3, r5
 8001526:	1e5d      	subs	r5, r3, #1
 8001528:	41ab      	sbcs	r3, r5
 800152a:	4318      	orrs	r0, r3
 800152c:	1a0b      	subs	r3, r1, r0
 800152e:	469c      	mov	ip, r3
 8001530:	0015      	movs	r5, r2
 8001532:	e680      	b.n	8001236 <__aeabi_fsub+0x66>
 8001534:	fbffffff 	.word	0xfbffffff
 8001538:	7dffffff 	.word	0x7dffffff
 800153c:	22fe      	movs	r2, #254	@ 0xfe
 800153e:	1c6b      	adds	r3, r5, #1
 8001540:	4213      	tst	r3, r2
 8001542:	d0a3      	beq.n	800148c <__aeabi_fsub+0x2bc>
 8001544:	2bff      	cmp	r3, #255	@ 0xff
 8001546:	d100      	bne.n	800154a <__aeabi_fsub+0x37a>
 8001548:	e69c      	b.n	8001284 <__aeabi_fsub+0xb4>
 800154a:	4461      	add	r1, ip
 800154c:	0849      	lsrs	r1, r1, #1
 800154e:	074a      	lsls	r2, r1, #29
 8001550:	d049      	beq.n	80015e6 <__aeabi_fsub+0x416>
 8001552:	220f      	movs	r2, #15
 8001554:	400a      	ands	r2, r1
 8001556:	2a04      	cmp	r2, #4
 8001558:	d045      	beq.n	80015e6 <__aeabi_fsub+0x416>
 800155a:	1d0a      	adds	r2, r1, #4
 800155c:	4694      	mov	ip, r2
 800155e:	e6ad      	b.n	80012bc <__aeabi_fsub+0xec>
 8001560:	2d00      	cmp	r5, #0
 8001562:	d100      	bne.n	8001566 <__aeabi_fsub+0x396>
 8001564:	e776      	b.n	8001454 <__aeabi_fsub+0x284>
 8001566:	e68d      	b.n	8001284 <__aeabi_fsub+0xb4>
 8001568:	0034      	movs	r4, r6
 800156a:	20ff      	movs	r0, #255	@ 0xff
 800156c:	2200      	movs	r2, #0
 800156e:	e68b      	b.n	8001288 <__aeabi_fsub+0xb8>
 8001570:	4663      	mov	r3, ip
 8001572:	2401      	movs	r4, #1
 8001574:	1acf      	subs	r7, r1, r3
 8001576:	4034      	ands	r4, r6
 8001578:	e664      	b.n	8001244 <__aeabi_fsub+0x74>
 800157a:	4461      	add	r1, ip
 800157c:	014b      	lsls	r3, r1, #5
 800157e:	d56d      	bpl.n	800165c <__aeabi_fsub+0x48c>
 8001580:	0848      	lsrs	r0, r1, #1
 8001582:	4944      	ldr	r1, [pc, #272]	@ (8001694 <__aeabi_fsub+0x4c4>)
 8001584:	4001      	ands	r1, r0
 8001586:	0743      	lsls	r3, r0, #29
 8001588:	d02c      	beq.n	80015e4 <__aeabi_fsub+0x414>
 800158a:	230f      	movs	r3, #15
 800158c:	4003      	ands	r3, r0
 800158e:	2b04      	cmp	r3, #4
 8001590:	d028      	beq.n	80015e4 <__aeabi_fsub+0x414>
 8001592:	1d0b      	adds	r3, r1, #4
 8001594:	469c      	mov	ip, r3
 8001596:	2302      	movs	r3, #2
 8001598:	e690      	b.n	80012bc <__aeabi_fsub+0xec>
 800159a:	2900      	cmp	r1, #0
 800159c:	d100      	bne.n	80015a0 <__aeabi_fsub+0x3d0>
 800159e:	e72b      	b.n	80013f8 <__aeabi_fsub+0x228>
 80015a0:	2380      	movs	r3, #128	@ 0x80
 80015a2:	03db      	lsls	r3, r3, #15
 80015a4:	429f      	cmp	r7, r3
 80015a6:	d200      	bcs.n	80015aa <__aeabi_fsub+0x3da>
 80015a8:	e726      	b.n	80013f8 <__aeabi_fsub+0x228>
 80015aa:	4298      	cmp	r0, r3
 80015ac:	d300      	bcc.n	80015b0 <__aeabi_fsub+0x3e0>
 80015ae:	e723      	b.n	80013f8 <__aeabi_fsub+0x228>
 80015b0:	2401      	movs	r4, #1
 80015b2:	4034      	ands	r4, r6
 80015b4:	0007      	movs	r7, r0
 80015b6:	e71f      	b.n	80013f8 <__aeabi_fsub+0x228>
 80015b8:	0034      	movs	r4, r6
 80015ba:	468c      	mov	ip, r1
 80015bc:	e67e      	b.n	80012bc <__aeabi_fsub+0xec>
 80015be:	2301      	movs	r3, #1
 80015c0:	08cf      	lsrs	r7, r1, #3
 80015c2:	e680      	b.n	80012c6 <__aeabi_fsub+0xf6>
 80015c4:	2300      	movs	r3, #0
 80015c6:	e67e      	b.n	80012c6 <__aeabi_fsub+0xf6>
 80015c8:	2020      	movs	r0, #32
 80015ca:	4665      	mov	r5, ip
 80015cc:	1b80      	subs	r0, r0, r6
 80015ce:	4085      	lsls	r5, r0
 80015d0:	4663      	mov	r3, ip
 80015d2:	0028      	movs	r0, r5
 80015d4:	40f3      	lsrs	r3, r6
 80015d6:	1e45      	subs	r5, r0, #1
 80015d8:	41a8      	sbcs	r0, r5
 80015da:	4303      	orrs	r3, r0
 80015dc:	469c      	mov	ip, r3
 80015de:	0015      	movs	r5, r2
 80015e0:	448c      	add	ip, r1
 80015e2:	e76d      	b.n	80014c0 <__aeabi_fsub+0x2f0>
 80015e4:	2302      	movs	r3, #2
 80015e6:	08cf      	lsrs	r7, r1, #3
 80015e8:	e66d      	b.n	80012c6 <__aeabi_fsub+0xf6>
 80015ea:	1b0f      	subs	r7, r1, r4
 80015ec:	017b      	lsls	r3, r7, #5
 80015ee:	d528      	bpl.n	8001642 <__aeabi_fsub+0x472>
 80015f0:	01bf      	lsls	r7, r7, #6
 80015f2:	09bf      	lsrs	r7, r7, #6
 80015f4:	0038      	movs	r0, r7
 80015f6:	f000 f8b5 	bl	8001764 <__clzsi2>
 80015fa:	003b      	movs	r3, r7
 80015fc:	3805      	subs	r0, #5
 80015fe:	4083      	lsls	r3, r0
 8001600:	0034      	movs	r4, r6
 8001602:	2501      	movs	r5, #1
 8001604:	e6ca      	b.n	800139c <__aeabi_fsub+0x1cc>
 8001606:	2900      	cmp	r1, #0
 8001608:	d100      	bne.n	800160c <__aeabi_fsub+0x43c>
 800160a:	e6b5      	b.n	8001378 <__aeabi_fsub+0x1a8>
 800160c:	2401      	movs	r4, #1
 800160e:	0007      	movs	r7, r0
 8001610:	4034      	ands	r4, r6
 8001612:	e658      	b.n	80012c6 <__aeabi_fsub+0xf6>
 8001614:	4663      	mov	r3, ip
 8001616:	2b00      	cmp	r3, #0
 8001618:	d100      	bne.n	800161c <__aeabi_fsub+0x44c>
 800161a:	e6e9      	b.n	80013f0 <__aeabi_fsub+0x220>
 800161c:	2900      	cmp	r1, #0
 800161e:	d100      	bne.n	8001622 <__aeabi_fsub+0x452>
 8001620:	e6ea      	b.n	80013f8 <__aeabi_fsub+0x228>
 8001622:	2380      	movs	r3, #128	@ 0x80
 8001624:	03db      	lsls	r3, r3, #15
 8001626:	429f      	cmp	r7, r3
 8001628:	d200      	bcs.n	800162c <__aeabi_fsub+0x45c>
 800162a:	e6e5      	b.n	80013f8 <__aeabi_fsub+0x228>
 800162c:	4298      	cmp	r0, r3
 800162e:	d300      	bcc.n	8001632 <__aeabi_fsub+0x462>
 8001630:	e6e2      	b.n	80013f8 <__aeabi_fsub+0x228>
 8001632:	0007      	movs	r7, r0
 8001634:	e6e0      	b.n	80013f8 <__aeabi_fsub+0x228>
 8001636:	2900      	cmp	r1, #0
 8001638:	d100      	bne.n	800163c <__aeabi_fsub+0x46c>
 800163a:	e69e      	b.n	800137a <__aeabi_fsub+0x1aa>
 800163c:	2300      	movs	r3, #0
 800163e:	08cf      	lsrs	r7, r1, #3
 8001640:	e641      	b.n	80012c6 <__aeabi_fsub+0xf6>
 8001642:	0034      	movs	r4, r6
 8001644:	2301      	movs	r3, #1
 8001646:	08ff      	lsrs	r7, r7, #3
 8001648:	e63d      	b.n	80012c6 <__aeabi_fsub+0xf6>
 800164a:	2f00      	cmp	r7, #0
 800164c:	d100      	bne.n	8001650 <__aeabi_fsub+0x480>
 800164e:	e693      	b.n	8001378 <__aeabi_fsub+0x1a8>
 8001650:	2300      	movs	r3, #0
 8001652:	08ff      	lsrs	r7, r7, #3
 8001654:	e637      	b.n	80012c6 <__aeabi_fsub+0xf6>
 8001656:	2300      	movs	r3, #0
 8001658:	08d7      	lsrs	r7, r2, #3
 800165a:	e634      	b.n	80012c6 <__aeabi_fsub+0xf6>
 800165c:	2301      	movs	r3, #1
 800165e:	08cf      	lsrs	r7, r1, #3
 8001660:	e631      	b.n	80012c6 <__aeabi_fsub+0xf6>
 8001662:	2280      	movs	r2, #128	@ 0x80
 8001664:	000b      	movs	r3, r1
 8001666:	04d2      	lsls	r2, r2, #19
 8001668:	2001      	movs	r0, #1
 800166a:	4013      	ands	r3, r2
 800166c:	4211      	tst	r1, r2
 800166e:	d000      	beq.n	8001672 <__aeabi_fsub+0x4a2>
 8001670:	e6ae      	b.n	80013d0 <__aeabi_fsub+0x200>
 8001672:	08cf      	lsrs	r7, r1, #3
 8001674:	e627      	b.n	80012c6 <__aeabi_fsub+0xf6>
 8001676:	2b00      	cmp	r3, #0
 8001678:	d100      	bne.n	800167c <__aeabi_fsub+0x4ac>
 800167a:	e75f      	b.n	800153c <__aeabi_fsub+0x36c>
 800167c:	1b56      	subs	r6, r2, r5
 800167e:	2d00      	cmp	r5, #0
 8001680:	d101      	bne.n	8001686 <__aeabi_fsub+0x4b6>
 8001682:	0033      	movs	r3, r6
 8001684:	e6e7      	b.n	8001456 <__aeabi_fsub+0x286>
 8001686:	2380      	movs	r3, #128	@ 0x80
 8001688:	4660      	mov	r0, ip
 800168a:	04db      	lsls	r3, r3, #19
 800168c:	4318      	orrs	r0, r3
 800168e:	4684      	mov	ip, r0
 8001690:	e6eb      	b.n	800146a <__aeabi_fsub+0x29a>
 8001692:	46c0      	nop			@ (mov r8, r8)
 8001694:	7dffffff 	.word	0x7dffffff

08001698 <__aeabi_f2iz>:
 8001698:	0241      	lsls	r1, r0, #9
 800169a:	0042      	lsls	r2, r0, #1
 800169c:	0fc3      	lsrs	r3, r0, #31
 800169e:	0a49      	lsrs	r1, r1, #9
 80016a0:	2000      	movs	r0, #0
 80016a2:	0e12      	lsrs	r2, r2, #24
 80016a4:	2a7e      	cmp	r2, #126	@ 0x7e
 80016a6:	dd03      	ble.n	80016b0 <__aeabi_f2iz+0x18>
 80016a8:	2a9d      	cmp	r2, #157	@ 0x9d
 80016aa:	dd02      	ble.n	80016b2 <__aeabi_f2iz+0x1a>
 80016ac:	4a09      	ldr	r2, [pc, #36]	@ (80016d4 <__aeabi_f2iz+0x3c>)
 80016ae:	1898      	adds	r0, r3, r2
 80016b0:	4770      	bx	lr
 80016b2:	2080      	movs	r0, #128	@ 0x80
 80016b4:	0400      	lsls	r0, r0, #16
 80016b6:	4301      	orrs	r1, r0
 80016b8:	2a95      	cmp	r2, #149	@ 0x95
 80016ba:	dc07      	bgt.n	80016cc <__aeabi_f2iz+0x34>
 80016bc:	2096      	movs	r0, #150	@ 0x96
 80016be:	1a82      	subs	r2, r0, r2
 80016c0:	40d1      	lsrs	r1, r2
 80016c2:	4248      	negs	r0, r1
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1f3      	bne.n	80016b0 <__aeabi_f2iz+0x18>
 80016c8:	0008      	movs	r0, r1
 80016ca:	e7f1      	b.n	80016b0 <__aeabi_f2iz+0x18>
 80016cc:	3a96      	subs	r2, #150	@ 0x96
 80016ce:	4091      	lsls	r1, r2
 80016d0:	e7f7      	b.n	80016c2 <__aeabi_f2iz+0x2a>
 80016d2:	46c0      	nop			@ (mov r8, r8)
 80016d4:	7fffffff 	.word	0x7fffffff

080016d8 <__aeabi_ui2f>:
 80016d8:	b510      	push	{r4, lr}
 80016da:	1e04      	subs	r4, r0, #0
 80016dc:	d00d      	beq.n	80016fa <__aeabi_ui2f+0x22>
 80016de:	f000 f841 	bl	8001764 <__clzsi2>
 80016e2:	239e      	movs	r3, #158	@ 0x9e
 80016e4:	1a1b      	subs	r3, r3, r0
 80016e6:	2b96      	cmp	r3, #150	@ 0x96
 80016e8:	dc0c      	bgt.n	8001704 <__aeabi_ui2f+0x2c>
 80016ea:	2808      	cmp	r0, #8
 80016ec:	d034      	beq.n	8001758 <__aeabi_ui2f+0x80>
 80016ee:	3808      	subs	r0, #8
 80016f0:	4084      	lsls	r4, r0
 80016f2:	0264      	lsls	r4, r4, #9
 80016f4:	0a64      	lsrs	r4, r4, #9
 80016f6:	b2d8      	uxtb	r0, r3
 80016f8:	e001      	b.n	80016fe <__aeabi_ui2f+0x26>
 80016fa:	2000      	movs	r0, #0
 80016fc:	2400      	movs	r4, #0
 80016fe:	05c0      	lsls	r0, r0, #23
 8001700:	4320      	orrs	r0, r4
 8001702:	bd10      	pop	{r4, pc}
 8001704:	2b99      	cmp	r3, #153	@ 0x99
 8001706:	dc13      	bgt.n	8001730 <__aeabi_ui2f+0x58>
 8001708:	1f42      	subs	r2, r0, #5
 800170a:	4094      	lsls	r4, r2
 800170c:	4a14      	ldr	r2, [pc, #80]	@ (8001760 <__aeabi_ui2f+0x88>)
 800170e:	4022      	ands	r2, r4
 8001710:	0761      	lsls	r1, r4, #29
 8001712:	d01c      	beq.n	800174e <__aeabi_ui2f+0x76>
 8001714:	210f      	movs	r1, #15
 8001716:	4021      	ands	r1, r4
 8001718:	2904      	cmp	r1, #4
 800171a:	d018      	beq.n	800174e <__aeabi_ui2f+0x76>
 800171c:	3204      	adds	r2, #4
 800171e:	08d4      	lsrs	r4, r2, #3
 8001720:	0152      	lsls	r2, r2, #5
 8001722:	d515      	bpl.n	8001750 <__aeabi_ui2f+0x78>
 8001724:	239f      	movs	r3, #159	@ 0x9f
 8001726:	0264      	lsls	r4, r4, #9
 8001728:	1a18      	subs	r0, r3, r0
 800172a:	0a64      	lsrs	r4, r4, #9
 800172c:	b2c0      	uxtb	r0, r0
 800172e:	e7e6      	b.n	80016fe <__aeabi_ui2f+0x26>
 8001730:	0002      	movs	r2, r0
 8001732:	0021      	movs	r1, r4
 8001734:	321b      	adds	r2, #27
 8001736:	4091      	lsls	r1, r2
 8001738:	000a      	movs	r2, r1
 800173a:	1e51      	subs	r1, r2, #1
 800173c:	418a      	sbcs	r2, r1
 800173e:	2105      	movs	r1, #5
 8001740:	1a09      	subs	r1, r1, r0
 8001742:	40cc      	lsrs	r4, r1
 8001744:	4314      	orrs	r4, r2
 8001746:	4a06      	ldr	r2, [pc, #24]	@ (8001760 <__aeabi_ui2f+0x88>)
 8001748:	4022      	ands	r2, r4
 800174a:	0761      	lsls	r1, r4, #29
 800174c:	d1e2      	bne.n	8001714 <__aeabi_ui2f+0x3c>
 800174e:	08d4      	lsrs	r4, r2, #3
 8001750:	0264      	lsls	r4, r4, #9
 8001752:	0a64      	lsrs	r4, r4, #9
 8001754:	b2d8      	uxtb	r0, r3
 8001756:	e7d2      	b.n	80016fe <__aeabi_ui2f+0x26>
 8001758:	0264      	lsls	r4, r4, #9
 800175a:	0a64      	lsrs	r4, r4, #9
 800175c:	308e      	adds	r0, #142	@ 0x8e
 800175e:	e7ce      	b.n	80016fe <__aeabi_ui2f+0x26>
 8001760:	fbffffff 	.word	0xfbffffff

08001764 <__clzsi2>:
 8001764:	211c      	movs	r1, #28
 8001766:	2301      	movs	r3, #1
 8001768:	041b      	lsls	r3, r3, #16
 800176a:	4298      	cmp	r0, r3
 800176c:	d301      	bcc.n	8001772 <__clzsi2+0xe>
 800176e:	0c00      	lsrs	r0, r0, #16
 8001770:	3910      	subs	r1, #16
 8001772:	0a1b      	lsrs	r3, r3, #8
 8001774:	4298      	cmp	r0, r3
 8001776:	d301      	bcc.n	800177c <__clzsi2+0x18>
 8001778:	0a00      	lsrs	r0, r0, #8
 800177a:	3908      	subs	r1, #8
 800177c:	091b      	lsrs	r3, r3, #4
 800177e:	4298      	cmp	r0, r3
 8001780:	d301      	bcc.n	8001786 <__clzsi2+0x22>
 8001782:	0900      	lsrs	r0, r0, #4
 8001784:	3904      	subs	r1, #4
 8001786:	a202      	add	r2, pc, #8	@ (adr r2, 8001790 <__clzsi2+0x2c>)
 8001788:	5c10      	ldrb	r0, [r2, r0]
 800178a:	1840      	adds	r0, r0, r1
 800178c:	4770      	bx	lr
 800178e:	46c0      	nop			@ (mov r8, r8)
 8001790:	02020304 	.word	0x02020304
 8001794:	01010101 	.word	0x01010101
	...

080017a0 <__clzdi2>:
 80017a0:	b510      	push	{r4, lr}
 80017a2:	2900      	cmp	r1, #0
 80017a4:	d103      	bne.n	80017ae <__clzdi2+0xe>
 80017a6:	f7ff ffdd 	bl	8001764 <__clzsi2>
 80017aa:	3020      	adds	r0, #32
 80017ac:	e002      	b.n	80017b4 <__clzdi2+0x14>
 80017ae:	0008      	movs	r0, r1
 80017b0:	f7ff ffd8 	bl	8001764 <__clzsi2>
 80017b4:	bd10      	pop	{r4, pc}
 80017b6:	46c0      	nop			@ (mov r8, r8)

080017b8 <__divdi3>:
 80017b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ba:	464f      	mov	r7, r9
 80017bc:	4646      	mov	r6, r8
 80017be:	46d6      	mov	lr, sl
 80017c0:	b5c0      	push	{r6, r7, lr}
 80017c2:	0006      	movs	r6, r0
 80017c4:	000f      	movs	r7, r1
 80017c6:	0010      	movs	r0, r2
 80017c8:	0019      	movs	r1, r3
 80017ca:	b082      	sub	sp, #8
 80017cc:	2f00      	cmp	r7, #0
 80017ce:	db5d      	blt.n	800188c <__divdi3+0xd4>
 80017d0:	0034      	movs	r4, r6
 80017d2:	003d      	movs	r5, r7
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	db0b      	blt.n	80017f0 <__divdi3+0x38>
 80017d8:	0016      	movs	r6, r2
 80017da:	001f      	movs	r7, r3
 80017dc:	42ab      	cmp	r3, r5
 80017de:	d917      	bls.n	8001810 <__divdi3+0x58>
 80017e0:	2000      	movs	r0, #0
 80017e2:	2100      	movs	r1, #0
 80017e4:	b002      	add	sp, #8
 80017e6:	bce0      	pop	{r5, r6, r7}
 80017e8:	46ba      	mov	sl, r7
 80017ea:	46b1      	mov	r9, r6
 80017ec:	46a8      	mov	r8, r5
 80017ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017f0:	2700      	movs	r7, #0
 80017f2:	4246      	negs	r6, r0
 80017f4:	418f      	sbcs	r7, r1
 80017f6:	42af      	cmp	r7, r5
 80017f8:	d8f2      	bhi.n	80017e0 <__divdi3+0x28>
 80017fa:	d100      	bne.n	80017fe <__divdi3+0x46>
 80017fc:	e0a0      	b.n	8001940 <__divdi3+0x188>
 80017fe:	2301      	movs	r3, #1
 8001800:	425b      	negs	r3, r3
 8001802:	4699      	mov	r9, r3
 8001804:	e009      	b.n	800181a <__divdi3+0x62>
 8001806:	2700      	movs	r7, #0
 8001808:	4246      	negs	r6, r0
 800180a:	418f      	sbcs	r7, r1
 800180c:	42af      	cmp	r7, r5
 800180e:	d8e7      	bhi.n	80017e0 <__divdi3+0x28>
 8001810:	42af      	cmp	r7, r5
 8001812:	d100      	bne.n	8001816 <__divdi3+0x5e>
 8001814:	e090      	b.n	8001938 <__divdi3+0x180>
 8001816:	2300      	movs	r3, #0
 8001818:	4699      	mov	r9, r3
 800181a:	0039      	movs	r1, r7
 800181c:	0030      	movs	r0, r6
 800181e:	f7ff ffbf 	bl	80017a0 <__clzdi2>
 8001822:	4680      	mov	r8, r0
 8001824:	0029      	movs	r1, r5
 8001826:	0020      	movs	r0, r4
 8001828:	f7ff ffba 	bl	80017a0 <__clzdi2>
 800182c:	4643      	mov	r3, r8
 800182e:	1a1b      	subs	r3, r3, r0
 8001830:	4698      	mov	r8, r3
 8001832:	3b20      	subs	r3, #32
 8001834:	d475      	bmi.n	8001922 <__divdi3+0x16a>
 8001836:	0031      	movs	r1, r6
 8001838:	4099      	lsls	r1, r3
 800183a:	469a      	mov	sl, r3
 800183c:	000b      	movs	r3, r1
 800183e:	0031      	movs	r1, r6
 8001840:	4640      	mov	r0, r8
 8001842:	4081      	lsls	r1, r0
 8001844:	000a      	movs	r2, r1
 8001846:	42ab      	cmp	r3, r5
 8001848:	d82e      	bhi.n	80018a8 <__divdi3+0xf0>
 800184a:	d02b      	beq.n	80018a4 <__divdi3+0xec>
 800184c:	4651      	mov	r1, sl
 800184e:	1aa4      	subs	r4, r4, r2
 8001850:	419d      	sbcs	r5, r3
 8001852:	2900      	cmp	r1, #0
 8001854:	da00      	bge.n	8001858 <__divdi3+0xa0>
 8001856:	e090      	b.n	800197a <__divdi3+0x1c2>
 8001858:	2100      	movs	r1, #0
 800185a:	2000      	movs	r0, #0
 800185c:	2601      	movs	r6, #1
 800185e:	9000      	str	r0, [sp, #0]
 8001860:	9101      	str	r1, [sp, #4]
 8001862:	4651      	mov	r1, sl
 8001864:	408e      	lsls	r6, r1
 8001866:	9601      	str	r6, [sp, #4]
 8001868:	4641      	mov	r1, r8
 800186a:	2601      	movs	r6, #1
 800186c:	408e      	lsls	r6, r1
 800186e:	4641      	mov	r1, r8
 8001870:	9600      	str	r6, [sp, #0]
 8001872:	2900      	cmp	r1, #0
 8001874:	d11f      	bne.n	80018b6 <__divdi3+0xfe>
 8001876:	9800      	ldr	r0, [sp, #0]
 8001878:	9901      	ldr	r1, [sp, #4]
 800187a:	464b      	mov	r3, r9
 800187c:	2b00      	cmp	r3, #0
 800187e:	d0b1      	beq.n	80017e4 <__divdi3+0x2c>
 8001880:	0003      	movs	r3, r0
 8001882:	000c      	movs	r4, r1
 8001884:	2100      	movs	r1, #0
 8001886:	4258      	negs	r0, r3
 8001888:	41a1      	sbcs	r1, r4
 800188a:	e7ab      	b.n	80017e4 <__divdi3+0x2c>
 800188c:	2500      	movs	r5, #0
 800188e:	4274      	negs	r4, r6
 8001890:	41bd      	sbcs	r5, r7
 8001892:	2b00      	cmp	r3, #0
 8001894:	dbb7      	blt.n	8001806 <__divdi3+0x4e>
 8001896:	0016      	movs	r6, r2
 8001898:	001f      	movs	r7, r3
 800189a:	42ab      	cmp	r3, r5
 800189c:	d8a0      	bhi.n	80017e0 <__divdi3+0x28>
 800189e:	42af      	cmp	r7, r5
 80018a0:	d1ad      	bne.n	80017fe <__divdi3+0x46>
 80018a2:	e04d      	b.n	8001940 <__divdi3+0x188>
 80018a4:	42a1      	cmp	r1, r4
 80018a6:	d9d1      	bls.n	800184c <__divdi3+0x94>
 80018a8:	2100      	movs	r1, #0
 80018aa:	2000      	movs	r0, #0
 80018ac:	9000      	str	r0, [sp, #0]
 80018ae:	9101      	str	r1, [sp, #4]
 80018b0:	4641      	mov	r1, r8
 80018b2:	2900      	cmp	r1, #0
 80018b4:	d0df      	beq.n	8001876 <__divdi3+0xbe>
 80018b6:	07d9      	lsls	r1, r3, #31
 80018b8:	0856      	lsrs	r6, r2, #1
 80018ba:	085f      	lsrs	r7, r3, #1
 80018bc:	430e      	orrs	r6, r1
 80018be:	4643      	mov	r3, r8
 80018c0:	e00e      	b.n	80018e0 <__divdi3+0x128>
 80018c2:	42af      	cmp	r7, r5
 80018c4:	d101      	bne.n	80018ca <__divdi3+0x112>
 80018c6:	42a6      	cmp	r6, r4
 80018c8:	d80c      	bhi.n	80018e4 <__divdi3+0x12c>
 80018ca:	1ba4      	subs	r4, r4, r6
 80018cc:	41bd      	sbcs	r5, r7
 80018ce:	2101      	movs	r1, #1
 80018d0:	1924      	adds	r4, r4, r4
 80018d2:	416d      	adcs	r5, r5
 80018d4:	2200      	movs	r2, #0
 80018d6:	3b01      	subs	r3, #1
 80018d8:	1864      	adds	r4, r4, r1
 80018da:	4155      	adcs	r5, r2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d006      	beq.n	80018ee <__divdi3+0x136>
 80018e0:	42af      	cmp	r7, r5
 80018e2:	d9ee      	bls.n	80018c2 <__divdi3+0x10a>
 80018e4:	3b01      	subs	r3, #1
 80018e6:	1924      	adds	r4, r4, r4
 80018e8:	416d      	adcs	r5, r5
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f8      	bne.n	80018e0 <__divdi3+0x128>
 80018ee:	9a00      	ldr	r2, [sp, #0]
 80018f0:	9b01      	ldr	r3, [sp, #4]
 80018f2:	4651      	mov	r1, sl
 80018f4:	1912      	adds	r2, r2, r4
 80018f6:	416b      	adcs	r3, r5
 80018f8:	2900      	cmp	r1, #0
 80018fa:	db25      	blt.n	8001948 <__divdi3+0x190>
 80018fc:	002e      	movs	r6, r5
 80018fe:	002c      	movs	r4, r5
 8001900:	40ce      	lsrs	r6, r1
 8001902:	4641      	mov	r1, r8
 8001904:	40cc      	lsrs	r4, r1
 8001906:	4651      	mov	r1, sl
 8001908:	2900      	cmp	r1, #0
 800190a:	db2d      	blt.n	8001968 <__divdi3+0x1b0>
 800190c:	0034      	movs	r4, r6
 800190e:	408c      	lsls	r4, r1
 8001910:	0021      	movs	r1, r4
 8001912:	4644      	mov	r4, r8
 8001914:	40a6      	lsls	r6, r4
 8001916:	0030      	movs	r0, r6
 8001918:	1a12      	subs	r2, r2, r0
 800191a:	418b      	sbcs	r3, r1
 800191c:	9200      	str	r2, [sp, #0]
 800191e:	9301      	str	r3, [sp, #4]
 8001920:	e7a9      	b.n	8001876 <__divdi3+0xbe>
 8001922:	4642      	mov	r2, r8
 8001924:	0038      	movs	r0, r7
 8001926:	469a      	mov	sl, r3
 8001928:	2320      	movs	r3, #32
 800192a:	0031      	movs	r1, r6
 800192c:	4090      	lsls	r0, r2
 800192e:	1a9b      	subs	r3, r3, r2
 8001930:	40d9      	lsrs	r1, r3
 8001932:	0003      	movs	r3, r0
 8001934:	430b      	orrs	r3, r1
 8001936:	e782      	b.n	800183e <__divdi3+0x86>
 8001938:	42a6      	cmp	r6, r4
 800193a:	d900      	bls.n	800193e <__divdi3+0x186>
 800193c:	e750      	b.n	80017e0 <__divdi3+0x28>
 800193e:	e76a      	b.n	8001816 <__divdi3+0x5e>
 8001940:	42a6      	cmp	r6, r4
 8001942:	d800      	bhi.n	8001946 <__divdi3+0x18e>
 8001944:	e75b      	b.n	80017fe <__divdi3+0x46>
 8001946:	e74b      	b.n	80017e0 <__divdi3+0x28>
 8001948:	4640      	mov	r0, r8
 800194a:	2120      	movs	r1, #32
 800194c:	1a09      	subs	r1, r1, r0
 800194e:	0028      	movs	r0, r5
 8001950:	4088      	lsls	r0, r1
 8001952:	0026      	movs	r6, r4
 8001954:	0001      	movs	r1, r0
 8001956:	4640      	mov	r0, r8
 8001958:	40c6      	lsrs	r6, r0
 800195a:	002c      	movs	r4, r5
 800195c:	430e      	orrs	r6, r1
 800195e:	4641      	mov	r1, r8
 8001960:	40cc      	lsrs	r4, r1
 8001962:	4651      	mov	r1, sl
 8001964:	2900      	cmp	r1, #0
 8001966:	dad1      	bge.n	800190c <__divdi3+0x154>
 8001968:	4640      	mov	r0, r8
 800196a:	2120      	movs	r1, #32
 800196c:	0035      	movs	r5, r6
 800196e:	4084      	lsls	r4, r0
 8001970:	1a09      	subs	r1, r1, r0
 8001972:	40cd      	lsrs	r5, r1
 8001974:	0021      	movs	r1, r4
 8001976:	4329      	orrs	r1, r5
 8001978:	e7cb      	b.n	8001912 <__divdi3+0x15a>
 800197a:	4641      	mov	r1, r8
 800197c:	2620      	movs	r6, #32
 800197e:	2701      	movs	r7, #1
 8001980:	1a76      	subs	r6, r6, r1
 8001982:	2000      	movs	r0, #0
 8001984:	2100      	movs	r1, #0
 8001986:	40f7      	lsrs	r7, r6
 8001988:	9000      	str	r0, [sp, #0]
 800198a:	9101      	str	r1, [sp, #4]
 800198c:	9701      	str	r7, [sp, #4]
 800198e:	e76b      	b.n	8001868 <__divdi3+0xb0>

08001990 <FAC_adc_GET_resolution>:
/**
 * @bried 	Get the resolution of the adc
 * @retval 	Returns the adc resolution
 */
uint16_t FAC_adc_GET_resolution() {
	return adc.resolution;
 8001990:	4b01      	ldr	r3, [pc, #4]	@ (8001998 <FAC_adc_GET_resolution+0x8>)
 8001992:	8818      	ldrh	r0, [r3, #0]
}
 8001994:	4770      	bx	lr
 8001996:	46c0      	nop			@ (mov r8, r8)
 8001998:	20000394 	.word	0x20000394

0800199c <FAC_adc_GET_Vref_in_uV>:
/**
 * @bried 	Get the vref in uV of the adc
 * @retval 	Returns the vref in uV of the adc
 */
uint32_t FAC_adc_GET_Vref_in_uV() {
	return adc.uVref;
 800199c:	4b01      	ldr	r3, [pc, #4]	@ (80019a4 <FAC_adc_GET_Vref_in_uV+0x8>)
 800199e:	6858      	ldr	r0, [r3, #4]
}
 80019a0:	4770      	bx	lr
 80019a2:	46c0      	nop			@ (mov r8, r8)
 80019a4:	20000394 	.word	0x20000394

080019a8 <FAC_adc_Init>:

/**
 * @brief 	Initialize the ADC module
 * @retval 	Status of the initialization in HAL_StatusTypeDef form
 */
HAL_StatusTypeDef FAC_adc_Init() {
 80019a8:	b510      	push	{r4, lr}
	HAL_StatusTypeDef EndState = HAL_OK;
	/* write the code here - START */
	HAL_Delay(100);	// wait some time to allow the power supply to stabilize its output
 80019aa:	2064      	movs	r0, #100	@ 0x64
 80019ac:	f001 fd02 	bl	80033b4 <HAL_Delay>
	HAL_ADCEx_Calibration_Start(&hadc);
 80019b0:	4c13      	ldr	r4, [pc, #76]	@ (8001a00 <FAC_adc_Init+0x58>)
 80019b2:	0020      	movs	r0, r4
 80019b4:	f001 ff1a 	bl	80037ec <HAL_ADCEx_Calibration_Start>
	HAL_Delay(50);
 80019b8:	2032      	movs	r0, #50	@ 0x32
 80019ba:	f001 fcfb 	bl	80033b4 <HAL_Delay>
	EndState = HAL_ADC_Start_DMA(&hadc, ADC_values, 2);
 80019be:	2202      	movs	r2, #2
 80019c0:	0020      	movs	r0, r4
 80019c2:	4910      	ldr	r1, [pc, #64]	@ (8001a04 <FAC_adc_Init+0x5c>)
 80019c4:	f001 fdfa 	bl	80035bc <HAL_ADC_Start_DMA>

	adc.uVref = ADC_VREF;	// vref of 3.3V = 3300000uV
 80019c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a08 <FAC_adc_Init+0x60>)
 80019ca:	4a10      	ldr	r2, [pc, #64]	@ (8001a0c <FAC_adc_Init+0x64>)
 80019cc:	605a      	str	r2, [r3, #4]
	adc.resolution = 2;
 80019ce:	2202      	movs	r2, #2
 80019d0:	801a      	strh	r2, [r3, #0]
	switch (hadc.Init.Resolution) {
 80019d2:	68a2      	ldr	r2, [r4, #8]
 80019d4:	2a10      	cmp	r2, #16
 80019d6:	d010      	beq.n	80019fa <FAC_adc_Init+0x52>
 80019d8:	d804      	bhi.n	80019e4 <FAC_adc_Init+0x3c>
 80019da:	2a00      	cmp	r2, #0
 80019dc:	d006      	beq.n	80019ec <FAC_adc_Init+0x44>
 80019de:	2a08      	cmp	r2, #8
 80019e0:	d008      	beq.n	80019f4 <FAC_adc_Init+0x4c>
			break;
	}

	/* write the code here - END */
	return EndState;
}
 80019e2:	bd10      	pop	{r4, pc}
	switch (hadc.Init.Resolution) {
 80019e4:	2a18      	cmp	r2, #24
 80019e6:	d1fc      	bne.n	80019e2 <FAC_adc_Init+0x3a>
			adc.resolution <<= 6-1;
 80019e8:	2240      	movs	r2, #64	@ 0x40
 80019ea:	e001      	b.n	80019f0 <FAC_adc_Init+0x48>
			adc.resolution <<= 12-1; // raise 2 at the power of hadc resolution
 80019ec:	2280      	movs	r2, #128	@ 0x80
 80019ee:	0152      	lsls	r2, r2, #5
			adc.resolution <<= 6-1;
 80019f0:	801a      	strh	r2, [r3, #0]
			break;
 80019f2:	e7f6      	b.n	80019e2 <FAC_adc_Init+0x3a>
			adc.resolution <<= 10-1;
 80019f4:	2280      	movs	r2, #128	@ 0x80
 80019f6:	00d2      	lsls	r2, r2, #3
 80019f8:	e7fa      	b.n	80019f0 <FAC_adc_Init+0x48>
			adc.resolution <<= 8-1;
 80019fa:	2280      	movs	r2, #128	@ 0x80
 80019fc:	0052      	lsls	r2, r2, #1
 80019fe:	e7f7      	b.n	80019f0 <FAC_adc_Init+0x48>
 8001a00:	2000157c 	.word	0x2000157c
 8001a04:	20000390 	.word	0x20000390
 8001a08:	20000394 	.word	0x20000394
 8001a0c:	00325aa0 	.word	0x00325aa0

08001a10 <FAC_adc_get_raw_channel_value>:
 * @param 		chNumber: Channel number of the channel you want to read
 * @visibility 	All files
 * @retval 		Raw value of the chNumber selected
 */
uint16_t FAC_adc_get_raw_channel_value(uint8_t chNumber) {	// only visible on this file
	return ADC_values[chNumber];
 8001a10:	4b01      	ldr	r3, [pc, #4]	@ (8001a18 <FAC_adc_get_raw_channel_value+0x8>)
 8001a12:	0040      	lsls	r0, r0, #1
 8001a14:	5a18      	ldrh	r0, [r3, r0]
}
 8001a16:	4770      	bx	lr
 8001a18:	20000390 	.word	0x20000390

08001a1c <FAC_app_main_loop>:
uint8_t newComSerialReceived = FALSE;	// turn true when something is received

/* STATIC FUNCTION PROTORYPES */

/* FUNCTION DEFINITION */
void FAC_app_main_loop() {
 8001a1c:	b510      	push	{r4, lr}
	if (newComSerialReceived) {
 8001a1e:	4c0b      	ldr	r4, [pc, #44]	@ (8001a4c <FAC_app_main_loop+0x30>)
 8001a20:	7823      	ldrb	r3, [r4, #0]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <FAC_app_main_loop+0x12>
		// understand the comand received and do what you have to do
//		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
		FAC_settings_command_response();
 8001a26:	f000 fd2d 	bl	8002484 <FAC_settings_command_response>
//		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);

		newComSerialReceived = FALSE;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	7023      	strb	r3, [r4, #0]
	}

	FAC_mapper_apply_to_devices();
 8001a2e:	f000 f9d3 	bl	8001dd8 <FAC_mapper_apply_to_devices>
			break;
	}

	/* ONE SECOND FUNCTION */
	static uint32_t time = 0;
	if (HAL_GetTick() - time >= 1000) {
 8001a32:	f001 fcb9 	bl	80033a8 <HAL_GetTick>
 8001a36:	4c06      	ldr	r4, [pc, #24]	@ (8001a50 <FAC_app_main_loop+0x34>)
 8001a38:	6823      	ldr	r3, [r4, #0]
 8001a3a:	1ac0      	subs	r0, r0, r3
 8001a3c:	23fa      	movs	r3, #250	@ 0xfa
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	4298      	cmp	r0, r3
 8001a42:	d302      	bcc.n	8001a4a <FAC_app_main_loop+0x2e>
		time = HAL_GetTick();
 8001a44:	f001 fcb0 	bl	80033a8 <HAL_GetTick>
 8001a48:	6020      	str	r0, [r4, #0]
		/* WRITE HERE YOUR CODE */

	}
}
 8001a4a:	bd10      	pop	{r4, pc}
 8001a4c:	200003a0 	.word	0x200003a0
 8001a50:	2000039c 	.word	0x2000039c

08001a54 <FAC_app_init>:

void FAC_app_init() {
 8001a54:	b510      	push	{r4, lr}
	/* ALL INIT CODE HERE */
	FAC_settings_init(1);	/// first load all settings than initialize all modules
 8001a56:	2001      	movs	r0, #1
 8001a58:	f000 fd80 	bl	800255c <FAC_settings_init>

	FAC_adc_Init();
 8001a5c:	f7ff ffa4 	bl	80019a8 <FAC_adc_Init>
	FAC_motor_Init();
 8001a60:	f000 fb08 	bl	8002074 <FAC_motor_Init>
	FAC_battery_init();
 8001a64:	f000 f8c8 	bl	8001bf8 <FAC_battery_init>
	FAC_std_reciever_init(RECEIVER_TYPE_PPM);	// must be changed in base of settings
 8001a68:	2001      	movs	r0, #1
 8001a6a:	f000 fe11 	bl	8002690 <FAC_std_reciever_init>
	FAC_servo_init();
 8001a6e:	f000 fc95 	bl	800239c <FAC_servo_init>
	FAC_mixes_init();
 8001a72:	f000 feff 	bl	8002874 <FAC_mixes_init>
	FAC_functions_init();
 8001a76:	f000 fe8d 	bl	8002794 <FAC_functions_init>

	/* mixis init */

	fac_application.battery_voltage = 0;
	fac_application.current_state = 0;
}
 8001a7a:	bd10      	pop	{r4, pc}

08001a7c <map_uint32>:

/**
 * @brief 		change the range of a variable from one to another
 * @retval 		return the value in the new range
 */
uint32_t map_uint32(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max) {
 8001a7c:	b570      	push	{r4, r5, r6, lr}
 8001a7e:	000e      	movs	r6, r1
 8001a80:	0014      	movs	r4, r2
 8001a82:	001d      	movs	r5, r3
	if (x > in_max)
 8001a84:	4290      	cmp	r0, r2
 8001a86:	d900      	bls.n	8001a8a <map_uint32+0xe>
 8001a88:	0010      	movs	r0, r2
		x = in_max;
	// Cast to uint64_t to avoid overflow during the calculation
	return (uint32_t) (((uint64_t) (x - in_min) * (out_max - out_min)) / (in_max - in_min) + out_min);
 8001a8a:	9b04      	ldr	r3, [sp, #16]
 8001a8c:	1b80      	subs	r0, r0, r6
 8001a8e:	1b5a      	subs	r2, r3, r5
 8001a90:	2300      	movs	r3, #0
 8001a92:	0019      	movs	r1, r3
 8001a94:	f7fe fd52 	bl	800053c <__aeabi_lmul>
 8001a98:	1ba2      	subs	r2, r4, r6
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	f7fe fd2e 	bl	80004fc <__aeabi_uldivmod>
 8001aa0:	1828      	adds	r0, r5, r0
}
 8001aa2:	bd70      	pop	{r4, r5, r6, pc}

08001aa4 <map_int32>:

/**
 * @brief 		change the range of a variable from one to another
 * @retval 		return the value in the new range
 */
int32_t map_int32(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min, int32_t out_max) {
 8001aa4:	b570      	push	{r4, r5, r6, lr}
 8001aa6:	000e      	movs	r6, r1
 8001aa8:	0014      	movs	r4, r2
 8001aaa:	001d      	movs	r5, r3
	if (x > in_max)
 8001aac:	4290      	cmp	r0, r2
 8001aae:	dd00      	ble.n	8001ab2 <map_int32+0xe>
 8001ab0:	0010      	movs	r0, r2
		x = in_max;
	// Cast to uint64_t to avoid overflow during the calculation
	return (int32_t) (((int64_t) (x - in_min) * (out_max - out_min)) / (in_max - in_min) + out_min);
 8001ab2:	9b04      	ldr	r3, [sp, #16]
 8001ab4:	1b80      	subs	r0, r0, r6
 8001ab6:	1b5a      	subs	r2, r3, r5
 8001ab8:	17d3      	asrs	r3, r2, #31
 8001aba:	17c1      	asrs	r1, r0, #31
 8001abc:	f7fe fd3e 	bl	800053c <__aeabi_lmul>
 8001ac0:	1ba2      	subs	r2, r4, r6
 8001ac2:	17d3      	asrs	r3, r2, #31
 8001ac4:	f7fe fcf6 	bl	80004b4 <__aeabi_ldivmod>
 8001ac8:	1828      	adds	r0, r5, r0
}
 8001aca:	bd70      	pop	{r4, r5, r6, pc}

08001acc <map_float>:

/**
 * @brief 		change the range of a variable from one to another
 * @retval 		return the value in the new range
 */
float map_float(float x, float in_min, float in_max, float out_min, float out_max) {
 8001acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ace:	1c0d      	adds	r5, r1, #0
	// Limita il valore di input 'x' per assicurarti che rimanga all'interno del suo intervallo
	if (x > in_max)
 8001ad0:	1c11      	adds	r1, r2, #0
float map_float(float x, float in_min, float in_max, float out_min, float out_max) {
 8001ad2:	1c04      	adds	r4, r0, #0
 8001ad4:	1c16      	adds	r6, r2, #0
 8001ad6:	1c1f      	adds	r7, r3, #0
	if (x > in_max)
 8001ad8:	f7fe fcd8 	bl	800048c <__aeabi_fcmpgt>
 8001adc:	2800      	cmp	r0, #0
 8001ade:	d000      	beq.n	8001ae2 <map_float+0x16>
		x = in_max;
 8001ae0:	1c34      	adds	r4, r6, #0

	if (x < in_min)
 8001ae2:	1c29      	adds	r1, r5, #0
 8001ae4:	1c20      	adds	r0, r4, #0
 8001ae6:	f7fe fcbd 	bl	8000464 <__aeabi_fcmplt>
 8001aea:	2800      	cmp	r0, #0
 8001aec:	d000      	beq.n	8001af0 <map_float+0x24>
		x = in_min;
 8001aee:	1c2c      	adds	r4, r5, #0

	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001af0:	1c29      	adds	r1, r5, #0
 8001af2:	1c20      	adds	r0, r4, #0
 8001af4:	f7ff fb6c 	bl	80011d0 <__aeabi_fsub>
 8001af8:	1c39      	adds	r1, r7, #0
 8001afa:	1c04      	adds	r4, r0, #0
 8001afc:	9806      	ldr	r0, [sp, #24]
 8001afe:	f7ff fb67 	bl	80011d0 <__aeabi_fsub>
 8001b02:	1c01      	adds	r1, r0, #0
 8001b04:	1c20      	adds	r0, r4, #0
 8001b06:	f7ff fa09 	bl	8000f1c <__aeabi_fmul>
 8001b0a:	1c29      	adds	r1, r5, #0
 8001b0c:	1c04      	adds	r4, r0, #0
 8001b0e:	1c30      	adds	r0, r6, #0
 8001b10:	f7ff fb5e 	bl	80011d0 <__aeabi_fsub>
 8001b14:	1c01      	adds	r1, r0, #0
 8001b16:	1c20      	adds	r0, r4, #0
 8001b18:	f7ff f832 	bl	8000b80 <__aeabi_fdiv>
 8001b1c:	1c39      	adds	r1, r7, #0
 8001b1e:	f7fe fe3d 	bl	800079c <__aeabi_fadd>
}
 8001b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001b24 <FAC_battery_calculate_voltage>:

/**
 * @bief 	Calculate the voltage of the battery from the adc reading
 * @note 	Vbat with the format: 6.253V = 6253mV
 */
static void FAC_battery_calculate_voltage() {
 8001b24:	b570      	push	{r4, r5, r6, lr}
	float resolution = (float) FAC_adc_GET_resolution();
 8001b26:	f7ff ff33 	bl	8001990 <FAC_adc_GET_resolution>
 8001b2a:	f7ff fdd5 	bl	80016d8 <__aeabi_ui2f>
 8001b2e:	1c06      	adds	r6, r0, #0
	float uVref = (float) FAC_adc_GET_Vref_in_uV();
 8001b30:	f7ff ff34 	bl	800199c <FAC_adc_GET_Vref_in_uV>
 8001b34:	f7ff fdd0 	bl	80016d8 <__aeabi_ui2f>
 8001b38:	1c04      	adds	r4, r0, #0
	float adc = (float) FAC_adc_get_raw_channel_value(ADC_BATTERY_CHANNEL);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f7ff ff68 	bl	8001a10 <FAC_adc_get_raw_channel_value>
	float divider_ratio = (float) battery.voltage_divider_ratio;

	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001b40:	1c31      	adds	r1, r6, #0
	float adc = (float) FAC_adc_get_raw_channel_value(ADC_BATTERY_CHANNEL);
 8001b42:	0005      	movs	r5, r0
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001b44:	1c20      	adds	r0, r4, #0
 8001b46:	f7ff f81b 	bl	8000b80 <__aeabi_fdiv>
 8001b4a:	1c04      	adds	r4, r0, #0
	float adc = (float) FAC_adc_get_raw_channel_value(ADC_BATTERY_CHANNEL);
 8001b4c:	0028      	movs	r0, r5
 8001b4e:	f7ff fdc3 	bl	80016d8 <__aeabi_ui2f>
 8001b52:	1c01      	adds	r1, r0, #0
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001b54:	1c20      	adds	r0, r4, #0
 8001b56:	f7ff f9e1 	bl	8000f1c <__aeabi_fmul>
	float divider_ratio = (float) battery.voltage_divider_ratio;
 8001b5a:	4c0b      	ldr	r4, [pc, #44]	@ (8001b88 <FAC_battery_calculate_voltage+0x64>)
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001b5c:	1c05      	adds	r5, r0, #0
	float divider_ratio = (float) battery.voltage_divider_ratio;
 8001b5e:	8920      	ldrh	r0, [r4, #8]
 8001b60:	f7ff fdba 	bl	80016d8 <__aeabi_ui2f>
 8001b64:	1c01      	adds	r1, r0, #0
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001b66:	1c28      	adds	r0, r5, #0
 8001b68:	f7ff f9d8 	bl	8000f1c <__aeabi_fmul>
 8001b6c:	4907      	ldr	r1, [pc, #28]	@ (8001b8c <FAC_battery_calculate_voltage+0x68>)
 8001b6e:	f7ff f807 	bl	8000b80 <__aeabi_fdiv>
	vbat = vbat * (BATTERY_VOLTAGE_CORRECTION_M_FACTOR) + (BATTERY_VOLTAGE_CORRECTION_Q_FACTOR * 1000);
 8001b72:	4907      	ldr	r1, [pc, #28]	@ (8001b90 <FAC_battery_calculate_voltage+0x6c>)
 8001b74:	f7ff f9d2 	bl	8000f1c <__aeabi_fmul>
 8001b78:	4906      	ldr	r1, [pc, #24]	@ (8001b94 <FAC_battery_calculate_voltage+0x70>)
 8001b7a:	f7ff fb29 	bl	80011d0 <__aeabi_fsub>
	FAC_battery_SET_voltage((uint16_t) vbat);
 8001b7e:	f7fe fd0b 	bl	8000598 <__aeabi_f2uiz>
	battery.voltage = vbat;
 8001b82:	8020      	strh	r0, [r4, #0]
}
 8001b84:	bd70      	pop	{r4, r5, r6, pc}
 8001b86:	46c0      	nop			@ (mov r8, r8)
 8001b88:	200003a2 	.word	0x200003a2
 8001b8c:	49742400 	.word	0x49742400
 8001b90:	3f833333 	.word	0x3f833333
 8001b94:	42fa0000 	.word	0x42fa0000

08001b98 <FAC_battery_GET_voltage>:
uint16_t FAC_battery_GET_voltage() {
 8001b98:	b510      	push	{r4, lr}
	FAC_battery_calculate_voltage();
 8001b9a:	f7ff ffc3 	bl	8001b24 <FAC_battery_calculate_voltage>
	return battery.voltage;
 8001b9e:	4b01      	ldr	r3, [pc, #4]	@ (8001ba4 <FAC_battery_GET_voltage+0xc>)
 8001ba0:	8818      	ldrh	r0, [r3, #0]
}
 8001ba2:	bd10      	pop	{r4, pc}
 8001ba4:	200003a2 	.word	0x200003a2

08001ba8 <FAC_battery_GET_type>:
uint16_t FAC_battery_GET_type() {
 8001ba8:	b570      	push	{r4, r5, r6, lr}
	FAC_battery_calculate_voltage();
 8001baa:	f7ff ffbb 	bl	8001b24 <FAC_battery_calculate_voltage>
/**
 * @bief 	Calculate the battery type
 */
static void FAC_battery_calculate_type() {
	uint16_t v = FAC_battery_GET_voltage();
	if (v >= NOMINAL_USB_VOLTAGE - TYPIC_DIODE_VOLTAGE_DROP - USB_POWER_TOLLERACE && v <= NOMINAL_USB_VOLTAGE + USB_POWER_TOLLERACE) {
 8001bae:	22af      	movs	r2, #175	@ 0xaf
	return battery.voltage;
 8001bb0:	4d0d      	ldr	r5, [pc, #52]	@ (8001be8 <FAC_battery_GET_type+0x40>)
	if (v >= NOMINAL_USB_VOLTAGE - TYPIC_DIODE_VOLTAGE_DROP - USB_POWER_TOLLERACE && v <= NOMINAL_USB_VOLTAGE + USB_POWER_TOLLERACE) {
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bec <FAC_battery_GET_type+0x44>)
	return battery.voltage;
 8001bb4:	882c      	ldrh	r4, [r5, #0]
	if (v >= NOMINAL_USB_VOLTAGE - TYPIC_DIODE_VOLTAGE_DROP - USB_POWER_TOLLERACE && v <= NOMINAL_USB_VOLTAGE + USB_POWER_TOLLERACE) {
 8001bb6:	2000      	movs	r0, #0
 8001bb8:	18e3      	adds	r3, r4, r3
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	0092      	lsls	r2, r2, #2
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d910      	bls.n	8001be4 <FAC_battery_GET_type+0x3c>
		FAC_battery_SET_type(BATTERY_TYPE_USB);
		return;
	} else {
		uint8_t temp = v / (NOMINAL_BATTERY_LEVEL - TYPIC_BATTERY_RANGE);
 8001bc2:	0020      	movs	r0, r4
 8001bc4:	490a      	ldr	r1, [pc, #40]	@ (8001bf0 <FAC_battery_GET_type+0x48>)
 8001bc6:	f7fe fac5 	bl	8000154 <__udivsi3>
		uint16_t bottomRange = temp * (NOMINAL_BATTERY_LEVEL - TYPIC_BATTERY_RANGE);
 8001bca:	4a09      	ldr	r2, [pc, #36]	@ (8001bf0 <FAC_battery_GET_type+0x48>)
		uint8_t temp = v / (NOMINAL_BATTERY_LEVEL - TYPIC_BATTERY_RANGE);
 8001bcc:	b283      	uxth	r3, r0
		uint16_t bottomRange = temp * (NOMINAL_BATTERY_LEVEL - TYPIC_BATTERY_RANGE);
 8001bce:	435a      	muls	r2, r3
		uint16_t topRange = temp * (NOMINAL_BATTERY_LEVEL + TYPIC_BATTERY_RANGE);
		if (v >= bottomRange && v <= topRange) {
 8001bd0:	b292      	uxth	r2, r2
 8001bd2:	2005      	movs	r0, #5
 8001bd4:	4294      	cmp	r4, r2
 8001bd6:	d305      	bcc.n	8001be4 <FAC_battery_GET_type+0x3c>
		uint16_t topRange = temp * (NOMINAL_BATTERY_LEVEL + TYPIC_BATTERY_RANGE);
 8001bd8:	4a06      	ldr	r2, [pc, #24]	@ (8001bf4 <FAC_battery_GET_type+0x4c>)
 8001bda:	435a      	muls	r2, r3
		if (v >= bottomRange && v <= topRange) {
 8001bdc:	b292      	uxth	r2, r2
 8001bde:	4294      	cmp	r4, r2
 8001be0:	d800      	bhi.n	8001be4 <FAC_battery_GET_type+0x3c>
		uint8_t temp = v / (NOMINAL_BATTERY_LEVEL - TYPIC_BATTERY_RANGE);
 8001be2:	b2d8      	uxtb	r0, r3
	battery.type = type;
 8001be4:	7128      	strb	r0, [r5, #4]
}
 8001be6:	bd70      	pop	{r4, r5, r6, pc}
 8001be8:	200003a2 	.word	0x200003a2
 8001bec:	ffffee08 	.word	0xffffee08
 8001bf0:	00000d16 	.word	0x00000d16
 8001bf4:	0000109a 	.word	0x0000109a

08001bf8 <FAC_battery_init>:
/**
 * @brief	Initialize the values of the battery struct
 */
void FAC_battery_init() {
	battery.type = BATTERY_TYPE_USB;
	battery.voltage = 0;
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	4b04      	ldr	r3, [pc, #16]	@ (8001c0c <FAC_battery_init+0x14>)
 8001bfc:	801a      	strh	r2, [r3, #0]
	battery.single_cell_voltage = 0;
 8001bfe:	805a      	strh	r2, [r3, #2]
	battery.type = BATTERY_TYPE_USB;
 8001c00:	809a      	strh	r2, [r3, #4]
	battery.low_battery_state = FALSE;
	battery.cut_off_state = FALSE;
 8001c02:	719a      	strb	r2, [r3, #6]
	battery.voltage_divider_ratio = 7692;
 8001c04:	4a02      	ldr	r2, [pc, #8]	@ (8001c10 <FAC_battery_init+0x18>)
 8001c06:	811a      	strh	r2, [r3, #8]
}
 8001c08:	4770      	bx	lr
 8001c0a:	46c0      	nop			@ (mov r8, r8)
 8001c0c:	200003a2 	.word	0x200003a2
 8001c10:	00001e0c 	.word	0x00001e0c

08001c14 <FAC_eeprom_write_byte>:
/**
 * @brief 		Store a byte into the eeprom memory via i2c
 * @note		Only one byte at time can be stored
 * @datasheet	https://www.lcsc.com/datasheet/C7432363.pdf
 */
static void FAC_eeprom_write_byte(uint8_t address, uint8_t value) {
 8001c14:	0002      	movs	r2, r0
	uint8_t data = value;
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001c16:	23fa      	movs	r3, #250	@ 0xfa
	uint8_t data = value;
 8001c18:	2017      	movs	r0, #23
static void FAC_eeprom_write_byte(uint8_t address, uint8_t value) {
 8001c1a:	b510      	push	{r4, lr}
 8001c1c:	b086      	sub	sp, #24
	uint8_t data = value;
 8001c1e:	4468      	add	r0, sp
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001c20:	009b      	lsls	r3, r3, #2
	uint8_t data = value;
 8001c22:	7001      	strb	r1, [r0, #0]
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001c24:	9302      	str	r3, [sp, #8]
 8001c26:	2301      	movs	r3, #1
 8001c28:	4c05      	ldr	r4, [pc, #20]	@ (8001c40 <FAC_eeprom_write_byte+0x2c>)
 8001c2a:	21a0      	movs	r1, #160	@ 0xa0
 8001c2c:	9301      	str	r3, [sp, #4]
 8001c2e:	9000      	str	r0, [sp, #0]
 8001c30:	0020      	movs	r0, r4
 8001c32:	f002 f9d7 	bl	8003fe4 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8001c36:	200a      	movs	r0, #10
 8001c38:	f001 fbbc 	bl	80033b4 <HAL_Delay>
}
 8001c3c:	b006      	add	sp, #24
 8001c3e:	bd10      	pop	{r4, pc}
 8001c40:	200015bc 	.word	0x200015bc

08001c44 <FAC_eeprom_WRITE_frist_boot_value_in_eeprom>:
}

/**
 * @brief	Write to eeprom the "is first boot value", it is used to know if the eeprom is already initialized or not
 */
void FAC_eeprom_WRITE_frist_boot_value_in_eeprom(){
 8001c44:	b510      	push	{r4, lr}
	return eeprom.is_first_boot_value;
 8001c46:	4b03      	ldr	r3, [pc, #12]	@ (8001c54 <FAC_eeprom_WRITE_frist_boot_value_in_eeprom+0x10>)
	FAC_eeprom_write_byte(EEPROM_ISFIRSTBOOT_ADDRESS, FAC_eeprom_GET_is_first_boot_value());
 8001c48:	20ff      	movs	r0, #255	@ 0xff
 8001c4a:	7819      	ldrb	r1, [r3, #0]
 8001c4c:	f7ff ffe2 	bl	8001c14 <FAC_eeprom_write_byte>
}
 8001c50:	bd10      	pop	{r4, pc}
 8001c52:	46c0      	nop			@ (mov r8, r8)
 8001c54:	200003ac 	.word	0x200003ac

08001c58 <FAC_eeprom_store_value>:

/**
 * @brief	Store into eeprom memory a two byte (uint16) value
 * @note	It consist in a multiple byte write operation
 */
void FAC_eeprom_store_value(uint8_t position, uint16_t value) {
 8001c58:	b570      	push	{r4, r5, r6, lr}
 8001c5a:	000d      	movs	r5, r1
	uint8_t array[2];
	FAC_eeprom_uint16_to_bytes(value, array);
	for (int i = 0; i < sizeof(uint16_t); i++) {
		FAC_eeprom_write_byte((position*2)+i, array[i]);
 8001c5c:	0040      	lsls	r0, r0, #1
 8001c5e:	b2c4      	uxtb	r4, r0
 8001c60:	0020      	movs	r0, r4
 8001c62:	b2c9      	uxtb	r1, r1
 8001c64:	3401      	adds	r4, #1
 8001c66:	f7ff ffd5 	bl	8001c14 <FAC_eeprom_write_byte>
 8001c6a:	0a29      	lsrs	r1, r5, #8
 8001c6c:	b2e0      	uxtb	r0, r4
 8001c6e:	f7ff ffd1 	bl	8001c14 <FAC_eeprom_write_byte>
	}

}
 8001c72:	bd70      	pop	{r4, r5, r6, pc}

08001c74 <FAC_eeprom_read_value>:
/**
 * @brief	Read from eeprom memory a two byte (uint16) value
 * @note	It consist in a multiple byte read operation, *2 on the address is used because a setting value is made of 2 byte
 * @retval	Returns the value read from the eeprom in uint16 format
 */
uint16_t FAC_eeprom_read_value(uint8_t position) {
 8001c74:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t array[2];
	for (int i = 0; i < sizeof(uint16_t); i++) {
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001c76:	0040      	lsls	r0, r0, #1
uint16_t FAC_eeprom_read_value(uint8_t position) {
 8001c78:	b089      	sub	sp, #36	@ 0x24
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001c7a:	b2c3      	uxtb	r3, r0
 8001c7c:	9305      	str	r3, [sp, #20]
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001c7e:	23fa      	movs	r3, #250	@ 0xfa
 8001c80:	2413      	movs	r4, #19
 8001c82:	2601      	movs	r6, #1
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4d10      	ldr	r5, [pc, #64]	@ (8001cc8 <FAC_eeprom_read_value+0x54>)
 8001c88:	9302      	str	r3, [sp, #8]
 8001c8a:	ab02      	add	r3, sp, #8
 8001c8c:	18e4      	adds	r4, r4, r3
 8001c8e:	9a05      	ldr	r2, [sp, #20]
 8001c90:	0033      	movs	r3, r6
 8001c92:	21a0      	movs	r1, #160	@ 0xa0
 8001c94:	0028      	movs	r0, r5
 8001c96:	9601      	str	r6, [sp, #4]
 8001c98:	9400      	str	r4, [sp, #0]
 8001c9a:	f002 fa7d 	bl	8004198 <HAL_I2C_Mem_Read>
	return data;
 8001c9e:	7823      	ldrb	r3, [r4, #0]
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001ca0:	af07      	add	r7, sp, #28
 8001ca2:	703b      	strb	r3, [r7, #0]
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001ca4:	23fa      	movs	r3, #250	@ 0xfa
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001ca6:	9a05      	ldr	r2, [sp, #20]
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001ca8:	009b      	lsls	r3, r3, #2
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001caa:	1992      	adds	r2, r2, r6
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001cac:	9302      	str	r3, [sp, #8]
 8001cae:	21a0      	movs	r1, #160	@ 0xa0
 8001cb0:	0033      	movs	r3, r6
 8001cb2:	0028      	movs	r0, r5
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	9601      	str	r6, [sp, #4]
 8001cb8:	9400      	str	r4, [sp, #0]
 8001cba:	f002 fa6d 	bl	8004198 <HAL_I2C_Mem_Read>
	return data;
 8001cbe:	7823      	ldrb	r3, [r4, #0]
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001cc0:	707b      	strb	r3, [r7, #1]
	}
	return FAC_eeprom_bytes_to_uint16(array);
 8001cc2:	8838      	ldrh	r0, [r7, #0]
}
 8001cc4:	b009      	add	sp, #36	@ 0x24
 8001cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cc8:	200015bc 	.word	0x200015bc

08001ccc <FAC_eeprom_is_first_time>:
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001ccc:	23fa      	movs	r3, #250	@ 0xfa

/**
 * @brief 	This function read the eeprom byte that indicates if the settings are already been stored once.
 * @retval 	Return TRUE if it si the first time
 */
uint8_t FAC_eeprom_is_first_time() {
 8001cce:	b510      	push	{r4, lr}
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001cd0:	009b      	lsls	r3, r3, #2
uint8_t FAC_eeprom_is_first_time() {
 8001cd2:	b086      	sub	sp, #24
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001cd4:	2417      	movs	r4, #23
 8001cd6:	9302      	str	r3, [sp, #8]
 8001cd8:	2301      	movs	r3, #1
 8001cda:	446c      	add	r4, sp
 8001cdc:	9301      	str	r3, [sp, #4]
 8001cde:	22ff      	movs	r2, #255	@ 0xff
 8001ce0:	21a0      	movs	r1, #160	@ 0xa0
 8001ce2:	9400      	str	r4, [sp, #0]
 8001ce4:	4805      	ldr	r0, [pc, #20]	@ (8001cfc <FAC_eeprom_is_first_time+0x30>)
 8001ce6:	f002 fa57 	bl	8004198 <HAL_I2C_Mem_Read>
	return eeprom.is_first_boot_value;
 8001cea:	4a05      	ldr	r2, [pc, #20]	@ (8001d00 <FAC_eeprom_is_first_time+0x34>)
	return data;
 8001cec:	7823      	ldrb	r3, [r4, #0]
	uint8_t isFirst = FALSE;
	if (FAC_eeprom_read_byte(EEPROM_ISFIRSTBOOT_ADDRESS) != FAC_eeprom_GET_is_first_boot_value())
 8001cee:	7810      	ldrb	r0, [r2, #0]
 8001cf0:	1ac0      	subs	r0, r0, r3
 8001cf2:	1e43      	subs	r3, r0, #1
 8001cf4:	4198      	sbcs	r0, r3
		isFirst = TRUE;
	return isFirst;
 8001cf6:	b2c0      	uxtb	r0, r0
}
 8001cf8:	b006      	add	sp, #24
 8001cfa:	bd10      	pop	{r4, pc}
 8001cfc:	200015bc 	.word	0x200015bc
 8001d00:	200003ac 	.word	0x200003ac

08001d04 <FAC_eeprom_init>:

/**
 * @brief	Initialize the first boot value, if it is changed the settings are returned to the default value
 */
void FAC_eeprom_init(uint8_t bootValue) {
	if (bootValue == UINT8_MAX)	// this because the eeprom default value is 0xFF, so this value can not be used
 8001d04:	4a03      	ldr	r2, [pc, #12]	@ (8001d14 <FAC_eeprom_init+0x10>)
 8001d06:	1c03      	adds	r3, r0, #0
 8001d08:	28fe      	cmp	r0, #254	@ 0xfe
 8001d0a:	d901      	bls.n	8001d10 <FAC_eeprom_init+0xc>
 8001d0c:	4b02      	ldr	r3, [pc, #8]	@ (8001d18 <FAC_eeprom_init+0x14>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	7013      	strb	r3, [r2, #0]
		FAC_eeprom_SET_is_first_boot_value(bootValue - 1);
	else
		FAC_eeprom_SET_is_first_boot_value(bootValue);
}
 8001d12:	4770      	bx	lr
 8001d14:	200003ac 	.word	0x200003ac
 8001d18:	08007dbc 	.word	0x08007dbc

08001d1c <FAC_mapper_apply_to_DCmotor>:
 */
static void FAC_mapper_apply_to_DCmotor(uint8_t motorNumber, uint8_t linkValue) {
	float outputLinkedValue = 0.0f;

	/* EXTRACT THE CORRECT OUTPUT VALUE */
	if (linkValue / 100 == 1) {	// linked to a mix output	(100 prefix)
 8001d1c:	000b      	movs	r3, r1
 8001d1e:	3b64      	subs	r3, #100	@ 0x64
static void FAC_mapper_apply_to_DCmotor(uint8_t motorNumber, uint8_t linkValue) {
 8001d20:	b570      	push	{r4, r5, r6, lr}
 8001d22:	0005      	movs	r5, r0
 8001d24:	0008      	movs	r0, r1
	if (linkValue / 100 == 1) {	// linked to a mix output	(100 prefix)
 8001d26:	2b63      	cmp	r3, #99	@ 0x63
 8001d28:	d81c      	bhi.n	8001d64 <FAC_mapper_apply_to_DCmotor+0x48>
		outputLinkedValue = FAC_mixes_GET_output(linkValue % 100); // extract the output value linked
 8001d2a:	2164      	movs	r1, #100	@ 0x64
 8001d2c:	f7fe fa98 	bl	8000260 <__aeabi_uidivmod>
 8001d30:	b2c8      	uxtb	r0, r1
 8001d32:	f000 fd43 	bl	80027bc <FAC_mixes_GET_output>
		outputLinkedValue = FAC_functions_GET_output(linkValue % 200); // extract the output value linked
	}

	/* CALCULATE SPEED AND DIRECTION */
	uint8_t dir = FORWARD;	// before the absolute calculate the direction
	if (outputLinkedValue < 0.0f) {	// already set to forward, so I need to check if it is backward
 8001d36:	2100      	movs	r1, #0
		outputLinkedValue = FAC_functions_GET_output(linkValue % 200); // extract the output value linked
 8001d38:	1c04      	adds	r4, r0, #0
	if (outputLinkedValue < 0.0f) {	// already set to forward, so I need to check if it is backward
 8001d3a:	f7fe fb93 	bl	8000464 <__aeabi_fcmplt>
	uint8_t dir = FORWARD;	// before the absolute calculate the direction
 8001d3e:	2601      	movs	r6, #1
	if (outputLinkedValue < 0.0f) {	// already set to forward, so I need to check if it is backward
 8001d40:	2800      	cmp	r0, #0
 8001d42:	d003      	beq.n	8001d4c <FAC_mapper_apply_to_DCmotor+0x30>
		dir = BACKWARD;
	}
	if (outputLinkedValue < 0.0f)
		outputLinkedValue = outputLinkedValue * (-1);
 8001d44:	2380      	movs	r3, #128	@ 0x80
 8001d46:	2600      	movs	r6, #0
 8001d48:	061b      	lsls	r3, r3, #24
 8001d4a:	18e4      	adds	r4, r4, r3
	uint16_t speed = (uint16_t) (outputLinkedValue * MOTOR_SPEED_RESOLUTION); // translate the output value to understandable value for servos and motors
 8001d4c:	490b      	ldr	r1, [pc, #44]	@ (8001d7c <FAC_mapper_apply_to_DCmotor+0x60>)
 8001d4e:	1c20      	adds	r0, r4, #0
 8001d50:	f7ff f8e4 	bl	8000f1c <__aeabi_fmul>
 8001d54:	f7fe fc20 	bl	8000598 <__aeabi_f2uiz>

	/* APPLY TO THE MOTOR */
	FAC_motor_set_speed_direction(motorNumber, dir, speed);
 8001d58:	0031      	movs	r1, r6
 8001d5a:	b282      	uxth	r2, r0
 8001d5c:	0028      	movs	r0, r5
 8001d5e:	f000 f93b 	bl	8001fd8 <FAC_motor_set_speed_direction>
}
 8001d62:	bd70      	pop	{r4, r5, r6, pc}
	} else if (linkValue / 100 == 2) {	// linked to a special function output	(200 prefix)
 8001d64:	29c7      	cmp	r1, #199	@ 0xc7
 8001d66:	d906      	bls.n	8001d76 <FAC_mapper_apply_to_DCmotor+0x5a>
		outputLinkedValue = FAC_functions_GET_output(linkValue % 200); // extract the output value linked
 8001d68:	21c8      	movs	r1, #200	@ 0xc8
 8001d6a:	f7fe fa79 	bl	8000260 <__aeabi_uidivmod>
 8001d6e:	b2c8      	uxtb	r0, r1
 8001d70:	f000 fcc6 	bl	8002700 <FAC_functions_GET_output>
 8001d74:	e7df      	b.n	8001d36 <FAC_mapper_apply_to_DCmotor+0x1a>
 8001d76:	2601      	movs	r6, #1
	float outputLinkedValue = 0.0f;
 8001d78:	2400      	movs	r4, #0
 8001d7a:	e7e7      	b.n	8001d4c <FAC_mapper_apply_to_DCmotor+0x30>
 8001d7c:	447a0000 	.word	0x447a0000

08001d80 <FAC_mapper_apply_to_servo>:
 */
static void FAC_mapper_apply_to_servo(uint8_t servoNumber, uint8_t linkValue) {
	float outputLinkedValue = 0.0f;

	/* EXTRACT THE CORRECT OUTPUT VALUE */
	if (linkValue / 100 == 1) {	// linked to a mix output	(100 prefix)
 8001d80:	000b      	movs	r3, r1
 8001d82:	3b64      	subs	r3, #100	@ 0x64
static void FAC_mapper_apply_to_servo(uint8_t servoNumber, uint8_t linkValue) {
 8001d84:	b513      	push	{r0, r1, r4, lr}
 8001d86:	0004      	movs	r4, r0
 8001d88:	0008      	movs	r0, r1
	if (linkValue / 100 == 1) {	// linked to a mix output	(100 prefix)
 8001d8a:	2b63      	cmp	r3, #99	@ 0x63
 8001d8c:	d814      	bhi.n	8001db8 <FAC_mapper_apply_to_servo+0x38>
		outputLinkedValue = FAC_mixes_GET_output(linkValue % 100); // extract the output value linked
 8001d8e:	2164      	movs	r1, #100	@ 0x64
 8001d90:	f7fe fa66 	bl	8000260 <__aeabi_uidivmod>
 8001d94:	b2c8      	uxtb	r0, r1
 8001d96:	f000 fd11 	bl	80027bc <FAC_mixes_GET_output>
	} else if (linkValue / 100 == 2) {	// linked to a special function output	(200 prefix)
		outputLinkedValue = FAC_functions_GET_output(linkValue % 200); // extract the output value linked
	}

	/* CALCULATE SERVO POSITION/ESC VELOCITY */
	uint16_t position = (uint16_t) (map_float(outputLinkedValue, -1.0f, 1.0f, 0.0f, (float) SERVO_POSITION_RESOLUTION)); // translate the output value to understandable value for servos and motors
 8001d9a:	22fe      	movs	r2, #254	@ 0xfe
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd0 <FAC_mapper_apply_to_servo+0x50>)
 8001d9e:	0592      	lsls	r2, r2, #22
 8001da0:	490c      	ldr	r1, [pc, #48]	@ (8001dd4 <FAC_mapper_apply_to_servo+0x54>)
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	2300      	movs	r3, #0
 8001da6:	f7ff fe91 	bl	8001acc <map_float>
 8001daa:	f7fe fbf5 	bl	8000598 <__aeabi_f2uiz>

	/* APPLY TO THE MOTOR */
	FAC_servo_set_position(servoNumber, position);
 8001dae:	b281      	uxth	r1, r0
 8001db0:	0020      	movs	r0, r4
 8001db2:	f000 fab9 	bl	8002328 <FAC_servo_set_position>
}
 8001db6:	bd13      	pop	{r0, r1, r4, pc}
	} else if (linkValue / 100 == 2) {	// linked to a special function output	(200 prefix)
 8001db8:	29c7      	cmp	r1, #199	@ 0xc7
 8001dba:	d906      	bls.n	8001dca <FAC_mapper_apply_to_servo+0x4a>
		outputLinkedValue = FAC_functions_GET_output(linkValue % 200); // extract the output value linked
 8001dbc:	21c8      	movs	r1, #200	@ 0xc8
 8001dbe:	f7fe fa4f 	bl	8000260 <__aeabi_uidivmod>
 8001dc2:	b2c8      	uxtb	r0, r1
 8001dc4:	f000 fc9c 	bl	8002700 <FAC_functions_GET_output>
 8001dc8:	e7e7      	b.n	8001d9a <FAC_mapper_apply_to_servo+0x1a>
	float outputLinkedValue = 0.0f;
 8001dca:	2000      	movs	r0, #0
 8001dcc:	e7e5      	b.n	8001d9a <FAC_mapper_apply_to_servo+0x1a>
 8001dce:	46c0      	nop			@ (mov r8, r8)
 8001dd0:	447a0000 	.word	0x447a0000
 8001dd4:	bf800000 	.word	0xbf800000

08001dd8 <FAC_mapper_apply_to_devices>:
/*
 * @brief		This function apply all outputs to the linked device such as DC motor and servo
 * @IMPORTANT	!! THIS FUNCTION MUST BE CALLED EVERY LOOP TO MANTAIN THE DEVICES STATUS UPDATED !!
 * @note		If a motor/servo is not mapped to any output it will be disabled (DC motors are setted to 0 velocity, breaked, servo pwm is disabled)
 */
void FAC_mapper_apply_to_devices() {
 8001dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
	/*
	 *	The link value can be:
	 *	-	100+i where 100 is the prefix indicating that is a mix output, and 'i' is the output number of the mix (0 to max mix output)
	 *	-	200+i where 200 is the prefix indicating that is a special function output, and 'i' indicates the output number (0 to max functions number)
	 */
	uint8_t m1_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_M1);
 8001dda:	203a      	movs	r0, #58	@ 0x3a
void FAC_mapper_apply_to_devices() {
 8001ddc:	b08d      	sub	sp, #52	@ 0x34
	uint8_t m1_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_M1);
 8001dde:	f000 fb21 	bl	8002424 <FAC_settings_GET_value>
 8001de2:	b2c4      	uxtb	r4, r0
	uint8_t m2_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_M2);
 8001de4:	203b      	movs	r0, #59	@ 0x3b
 8001de6:	f000 fb1d 	bl	8002424 <FAC_settings_GET_value>
 8001dea:	b2c3      	uxtb	r3, r0
	uint8_t m3_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_M3);
 8001dec:	203c      	movs	r0, #60	@ 0x3c
	uint8_t m2_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_M2);
 8001dee:	9300      	str	r3, [sp, #0]
	uint8_t m3_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_M3);
 8001df0:	f000 fb18 	bl	8002424 <FAC_settings_GET_value>
 8001df4:	b2c3      	uxtb	r3, r0
	uint8_t s1_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_S1);
 8001df6:	203d      	movs	r0, #61	@ 0x3d
	uint8_t m3_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_M3);
 8001df8:	9301      	str	r3, [sp, #4]
	uint8_t s1_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_S1);
 8001dfa:	f000 fb13 	bl	8002424 <FAC_settings_GET_value>
 8001dfe:	b2c3      	uxtb	r3, r0
	uint8_t s2_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_S2);
 8001e00:	203e      	movs	r0, #62	@ 0x3e
	uint8_t s1_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_S1);
 8001e02:	9302      	str	r3, [sp, #8]
	uint8_t s2_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_S2);
 8001e04:	f000 fb0e 	bl	8002424 <FAC_settings_GET_value>
	uint8_t functionsUpdated[SPECIAL_FUNCITONS_NUMBER];
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++)	// initialize to not updated the whole array
		functionsUpdated[i] = FALSE;

	/* UPDATE ALL OUTPUTS OF THE MIX AND ACTIVE SPECIAL FUNCTIONS */
	for (int i = 0; i < sizeof(links); i++) {		// check and update the active functions/mix
 8001e08:	2500      	movs	r5, #0
	uint8_t links[5] = {
 8001e0a:	9a00      	ldr	r2, [sp, #0]
 8001e0c:	ab05      	add	r3, sp, #20
 8001e0e:	705a      	strb	r2, [r3, #1]
 8001e10:	9a01      	ldr	r2, [sp, #4]
	uint8_t s2_link = FAC_settings_GET_value(FAC_SETTINGS_CODE_MAPPER_S2);
 8001e12:	b2c7      	uxtb	r7, r0
	uint8_t links[5] = {
 8001e14:	709a      	strb	r2, [r3, #2]
 8001e16:	9a02      	ldr	r2, [sp, #8]
		functionsUpdated[i] = FALSE;
 8001e18:	2100      	movs	r1, #0
	uint8_t links[5] = {
 8001e1a:	70da      	strb	r2, [r3, #3]
		functionsUpdated[i] = FALSE;
 8001e1c:	a807      	add	r0, sp, #28
 8001e1e:	2214      	movs	r2, #20
	uint8_t links[5] = {
 8001e20:	701c      	strb	r4, [r3, #0]
 8001e22:	711f      	strb	r7, [r3, #4]
		functionsUpdated[i] = FALSE;
 8001e24:	f005 ff49 	bl	8007cba <memset>
	uint8_t mixUpdated = FALSE;
 8001e28:	9503      	str	r5, [sp, #12]
		if (links[i] / 100 == 1 && !mixUpdated) {	// if the device is linked to the mix and it is not already been calculated
 8001e2a:	ab05      	add	r3, sp, #20
 8001e2c:	5ce8      	ldrb	r0, [r5, r3]
 8001e2e:	0003      	movs	r3, r0
 8001e30:	3b64      	subs	r3, #100	@ 0x64
 8001e32:	2b63      	cmp	r3, #99	@ 0x63
 8001e34:	d807      	bhi.n	8001e46 <FAC_mapper_apply_to_devices+0x6e>
 8001e36:	9b03      	ldr	r3, [sp, #12]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d101      	bne.n	8001e40 <FAC_mapper_apply_to_devices+0x68>
			FAC_mix_update();	// update the outputs values of the mix/* DC MOTOR 1*/
 8001e3c:	f000 fd10 	bl	8002860 <FAC_mix_update>
	uint8_t mixUpdated = FALSE;
 8001e40:	2301      	movs	r3, #1
 8001e42:	9303      	str	r3, [sp, #12]
 8001e44:	e013      	b.n	8001e6e <FAC_mapper_apply_to_devices+0x96>
			mixUpdated = TRUE;	// to not calculate it again
		}

		if (links[i] / 100 == 2) {	// 200+0 is function at position 0 (see FAC_SPECIAL_FUNCTIONS_ID for number reference)
 8001e46:	28c7      	cmp	r0, #199	@ 0xc7
 8001e48:	d911      	bls.n	8001e6e <FAC_mapper_apply_to_devices+0x96>
			uint8_t linkedFunctionNumber = links[i]%200;
 8001e4a:	21c8      	movs	r1, #200	@ 0xc8
 8001e4c:	f7fe fa08 	bl	8000260 <__aeabi_uidivmod>
			if(!functionsUpdated[linkedFunctionNumber])
 8001e50:	220c      	movs	r2, #12
 8001e52:	ab04      	add	r3, sp, #16
			uint8_t linkedFunctionNumber = links[i]%200;
 8001e54:	b2ce      	uxtb	r6, r1
			if(!functionsUpdated[linkedFunctionNumber])
 8001e56:	189b      	adds	r3, r3, r2
 8001e58:	5d9b      	ldrb	r3, [r3, r6]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d102      	bne.n	8001e64 <FAC_mapper_apply_to_devices+0x8c>
			FAC_functions_update(linkedFunctionNumber);
 8001e5e:	0030      	movs	r0, r6
 8001e60:	f000 fc92 	bl	8002788 <FAC_functions_update>
			functionsUpdated[linkedFunctionNumber] = TRUE;
 8001e64:	220c      	movs	r2, #12
 8001e66:	ab04      	add	r3, sp, #16
 8001e68:	189b      	adds	r3, r3, r2
 8001e6a:	3a0b      	subs	r2, #11
 8001e6c:	559a      	strb	r2, [r3, r6]
	for (int i = 0; i < sizeof(links); i++) {		// check and update the active functions/mix
 8001e6e:	3501      	adds	r5, #1
 8001e70:	2d05      	cmp	r5, #5
 8001e72:	d1da      	bne.n	8001e2a <FAC_mapper_apply_to_devices+0x52>
		}
	}

	/* TRANSFER THE OUTPUTS TO THE CORRECT DEVICES */
	/* DC MOTOR 1 */
	if (m1_link) {	// ( mN_link == 0 -> not used) if used apply settings to it
 8001e74:	2c00      	cmp	r4, #0
 8001e76:	d003      	beq.n	8001e80 <FAC_mapper_apply_to_devices+0xa8>
		FAC_mapper_apply_to_DCmotor(1, m1_link);
 8001e78:	0021      	movs	r1, r4
 8001e7a:	2001      	movs	r0, #1
 8001e7c:	f7ff ff4e 	bl	8001d1c <FAC_mapper_apply_to_DCmotor>
	}
	/* DC MOTOR 2 */
	if (m2_link) {	// ( mN_link == 0 -> not used) if used apply settings to it
 8001e80:	9b00      	ldr	r3, [sp, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <FAC_mapper_apply_to_devices+0xb6>
		FAC_mapper_apply_to_DCmotor(2, m2_link);
 8001e86:	0019      	movs	r1, r3
 8001e88:	2002      	movs	r0, #2
 8001e8a:	f7ff ff47 	bl	8001d1c <FAC_mapper_apply_to_DCmotor>
	}
	/* DC MOTOR 3 */
	if (m3_link) {	// ( mN_link == 0 -> not used) if used apply settings to it
 8001e8e:	9b01      	ldr	r3, [sp, #4]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d003      	beq.n	8001e9c <FAC_mapper_apply_to_devices+0xc4>
		FAC_mapper_apply_to_DCmotor(3, m3_link);
 8001e94:	0019      	movs	r1, r3
 8001e96:	2003      	movs	r0, #3
 8001e98:	f7ff ff40 	bl	8001d1c <FAC_mapper_apply_to_DCmotor>
	}
	/* SERVO 1 */
	if (s1_link) {	// ( sN_link == 0 -> not used) if used apply settings to it
 8001e9c:	9b02      	ldr	r3, [sp, #8]
		FAC_servo_enable(1);
 8001e9e:	2001      	movs	r0, #1
	if (s1_link) {	// ( sN_link == 0 -> not used) if used apply settings to it
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d010      	beq.n	8001ec6 <FAC_mapper_apply_to_devices+0xee>
		FAC_servo_enable(1);
 8001ea4:	f000 fa62 	bl	800236c <FAC_servo_enable>
		FAC_mapper_apply_to_servo(1, s1_link);
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	9902      	ldr	r1, [sp, #8]
 8001eac:	f7ff ff68 	bl	8001d80 <FAC_mapper_apply_to_servo>
	} else
		FAC_servo_disable(1);
	/* SERVO 2 */
	if (s2_link) {	// ( sN_link == 0 -> not used) if used apply settings to it
		FAC_servo_enable(2);
 8001eb0:	2002      	movs	r0, #2
	if (s2_link) {	// ( sN_link == 0 -> not used) if used apply settings to it
 8001eb2:	2f00      	cmp	r7, #0
 8001eb4:	d00a      	beq.n	8001ecc <FAC_mapper_apply_to_devices+0xf4>
		FAC_servo_enable(2);
 8001eb6:	f000 fa59 	bl	800236c <FAC_servo_enable>
		FAC_mapper_apply_to_servo(2, s2_link);
 8001eba:	0039      	movs	r1, r7
 8001ebc:	2002      	movs	r0, #2
 8001ebe:	f7ff ff5f 	bl	8001d80 <FAC_mapper_apply_to_servo>
	} else
		FAC_servo_disable(2);
}
 8001ec2:	b00d      	add	sp, #52	@ 0x34
 8001ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		FAC_servo_disable(1);
 8001ec6:	f000 fa5d 	bl	8002384 <FAC_servo_disable>
 8001eca:	e7f1      	b.n	8001eb0 <FAC_mapper_apply_to_devices+0xd8>
		FAC_servo_disable(2);
 8001ecc:	f000 fa5a 	bl	8002384 <FAC_servo_disable>
}
 8001ed0:	e7f7      	b.n	8001ec2 <FAC_mapper_apply_to_devices+0xea>
	...

08001ed4 <FAC_motor_SET_direction>:
uint8_t FAC_motor_GET_brake_en(uint8_t motorNumber) {
	return motors[motorNumber - 1]->brake_en;
}

static void FAC_motor_SET_direction(uint8_t motorNumber, uint8_t dir) {
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8001ed4:	4b05      	ldr	r3, [pc, #20]	@ (8001eec <FAC_motor_SET_direction+0x18>)
 8001ed6:	3801      	subs	r0, #1
 8001ed8:	0080      	lsls	r0, r0, #2
 8001eda:	58c3      	ldr	r3, [r0, r3]
 8001edc:	795a      	ldrb	r2, [r3, #5]
 8001ede:	2a00      	cmp	r2, #0
 8001ee0:	d002      	beq.n	8001ee8 <FAC_motor_SET_direction+0x14>
		motors[motorNumber - 1]->dir = !dir;
 8001ee2:	424a      	negs	r2, r1
 8001ee4:	4151      	adcs	r1, r2
 8001ee6:	b2c9      	uxtb	r1, r1
 8001ee8:	7019      	strb	r1, [r3, #0]
	else
		motors[motorNumber - 1]->dir = dir;
}
 8001eea:	4770      	bx	lr
 8001eec:	200003b0 	.word	0x200003b0

08001ef0 <FAC_set_pwm_duty>:
	setDMApwmDuty(GPIOA, pin, duty);
 8001ef0:	2390      	movs	r3, #144	@ 0x90
static void FAC_set_pwm_duty(uint16_t pin, uint16_t duty) {
 8001ef2:	b510      	push	{r4, lr}
 8001ef4:	000a      	movs	r2, r1
	setDMApwmDuty(GPIOA, pin, duty);
 8001ef6:	0001      	movs	r1, r0
 8001ef8:	05d8      	lsls	r0, r3, #23
 8001efa:	f000 fd8b 	bl	8002a14 <setDMApwmDuty>
}
 8001efe:	bd10      	pop	{r4, pc}

08001f00 <FAC_motor_SET_speed>:
	motors[motorNumber - 1]->is_reversed = isReversed;
}

static void FAC_motor_SET_speed(uint8_t motorNumber, uint16_t speed) {
	if (speed <= MAX_DMA_PWM_VALUE)	// (MAX_DMA_PWM_VALUE = 999, 1000-1 because zero is counted)
		motors[motorNumber - 1]->speed = speed;
 8001f00:	4b06      	ldr	r3, [pc, #24]	@ (8001f1c <FAC_motor_SET_speed+0x1c>)
 8001f02:	3801      	subs	r0, #1
 8001f04:	0080      	lsls	r0, r0, #2
 8001f06:	58c2      	ldr	r2, [r0, r3]
	if (speed <= MAX_DMA_PWM_VALUE)	// (MAX_DMA_PWM_VALUE = 999, 1000-1 because zero is counted)
 8001f08:	20fa      	movs	r0, #250	@ 0xfa
 8001f0a:	1c0b      	adds	r3, r1, #0
 8001f0c:	0080      	lsls	r0, r0, #2
 8001f0e:	4281      	cmp	r1, r0
 8001f10:	d301      	bcc.n	8001f16 <FAC_motor_SET_speed+0x16>
 8001f12:	4b03      	ldr	r3, [pc, #12]	@ (8001f20 <FAC_motor_SET_speed+0x20>)
 8001f14:	881b      	ldrh	r3, [r3, #0]
		motors[motorNumber - 1]->speed = speed;
 8001f16:	8053      	strh	r3, [r2, #2]
	else
		motors[motorNumber - 1]->speed = MAX_DMA_PWM_VALUE;
}
 8001f18:	4770      	bx	lr
 8001f1a:	46c0      	nop			@ (mov r8, r8)
 8001f1c:	200003b0 	.word	0x200003b0
 8001f20:	08007dbe 	.word	0x08007dbe

08001f24 <FAC_motor_GET_direction>:
	return motors[motorNumber - 1]->dir;
 8001f24:	4b02      	ldr	r3, [pc, #8]	@ (8001f30 <FAC_motor_GET_direction+0xc>)
 8001f26:	3801      	subs	r0, #1
 8001f28:	0080      	lsls	r0, r0, #2
 8001f2a:	58c3      	ldr	r3, [r0, r3]
 8001f2c:	7818      	ldrb	r0, [r3, #0]
}
 8001f2e:	4770      	bx	lr
 8001f30:	200003b0 	.word	0x200003b0

08001f34 <FAC_motor_GET_speed>:
	return motors[motorNumber - 1]->speed;
 8001f34:	4b02      	ldr	r3, [pc, #8]	@ (8001f40 <FAC_motor_GET_speed+0xc>)
 8001f36:	3801      	subs	r0, #1
 8001f38:	0080      	lsls	r0, r0, #2
 8001f3a:	58c3      	ldr	r3, [r0, r3]
 8001f3c:	8858      	ldrh	r0, [r3, #2]
}
 8001f3e:	4770      	bx	lr
 8001f40:	200003b0 	.word	0x200003b0

08001f44 <FAC_motor_GET_brake_en>:
	return motors[motorNumber - 1]->brake_en;
 8001f44:	4b02      	ldr	r3, [pc, #8]	@ (8001f50 <FAC_motor_GET_brake_en+0xc>)
 8001f46:	3801      	subs	r0, #1
 8001f48:	0080      	lsls	r0, r0, #2
 8001f4a:	58c3      	ldr	r3, [r0, r3]
 8001f4c:	7918      	ldrb	r0, [r3, #4]
}
 8001f4e:	4770      	bx	lr
 8001f50:	200003b0 	.word	0x200003b0

08001f54 <FAC_motor_apply_settings>:
/**
 * @brief 			Update the value of the motors. Here there is all the logic for the motor control
 * @visibility 		Visible only on this file
 * @note 			If this function is called the settings of each motor (direction and speed) are applIed
 */
static void FAC_motor_apply_settings(uint8_t motorNumber) {
 8001f54:	b570      	push	{r4, r5, r6, lr}
 8001f56:	0004      	movs	r4, r0
	uint8_t brake_en = FAC_motor_GET_brake_en(motorNumber);
 8001f58:	f7ff fff4 	bl	8001f44 <FAC_motor_GET_brake_en>
 8001f5c:	0006      	movs	r6, r0
	uint8_t dir = FAC_motor_GET_direction(motorNumber);
 8001f5e:	0020      	movs	r0, r4
 8001f60:	f7ff ffe0 	bl	8001f24 <FAC_motor_GET_direction>
 8001f64:	0005      	movs	r5, r0
	uint16_t speed = FAC_motor_GET_speed(motorNumber);
 8001f66:	0020      	movs	r0, r4
 8001f68:	f7ff ffe4 	bl	8001f34 <FAC_motor_GET_speed>
	uint8_t true_motor_number = motorNumber - 1;	// because the array start from zero
 8001f6c:	3c01      	subs	r4, #1
	uint16_t speed = FAC_motor_GET_speed(motorNumber);
 8001f6e:	0001      	movs	r1, r0
	uint8_t true_motor_number = motorNumber - 1;	// because the array start from zero
 8001f70:	b2e4      	uxtb	r4, r4
	 * Reve.	 0	    DUTY
	 *------------------------
	 * Break	 1		 1
	 * Coast	 0		 0
	 */
	if (brake_en) {	// if brake disable the logic is inverted
 8001f72:	2e00      	cmp	r6, #0
 8001f74:	d01e      	beq.n	8001fb4 <FAC_motor_apply_settings+0x60>
		if (dir == FORWARD) {
 8001f76:	2d01      	cmp	r5, #1
 8001f78:	d10e      	bne.n	8001f98 <FAC_motor_apply_settings+0x44>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE - speed);
 8001f7a:	4d15      	ldr	r5, [pc, #84]	@ (8001fd0 <FAC_motor_apply_settings+0x7c>)
 8001f7c:	00a4      	lsls	r4, r4, #2
 8001f7e:	4e15      	ldr	r6, [pc, #84]	@ (8001fd4 <FAC_motor_apply_settings+0x80>)
 8001f80:	5963      	ldr	r3, [r4, r5]
 8001f82:	1a31      	subs	r1, r6, r0
 8001f84:	b289      	uxth	r1, r1
 8001f86:	8918      	ldrh	r0, [r3, #8]
 8001f88:	f7ff ffb2 	bl	8001ef0 <FAC_set_pwm_duty>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE);
 8001f8c:	5963      	ldr	r3, [r4, r5]
 8001f8e:	88d8      	ldrh	r0, [r3, #6]
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE);
		}
	} else {
		if (dir == FORWARD) {
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, speed);
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, 0);
 8001f90:	0031      	movs	r1, r6
		} else if (dir == BACKWARD) {
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, 0);
 8001f92:	f7ff ffad 	bl	8001ef0 <FAC_set_pwm_duty>
		}
	}

}
 8001f96:	bd70      	pop	{r4, r5, r6, pc}
		} else if (dir == BACKWARD) {
 8001f98:	2d00      	cmp	r5, #0
 8001f9a:	d1fc      	bne.n	8001f96 <FAC_motor_apply_settings+0x42>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE - speed);
 8001f9c:	4e0d      	ldr	r6, [pc, #52]	@ (8001fd4 <FAC_motor_apply_settings+0x80>)
 8001f9e:	1a31      	subs	r1, r6, r0
 8001fa0:	b289      	uxth	r1, r1
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, speed);
 8001fa2:	4d0b      	ldr	r5, [pc, #44]	@ (8001fd0 <FAC_motor_apply_settings+0x7c>)
 8001fa4:	00a4      	lsls	r4, r4, #2
 8001fa6:	5963      	ldr	r3, [r4, r5]
 8001fa8:	88d8      	ldrh	r0, [r3, #6]
 8001faa:	f7ff ffa1 	bl	8001ef0 <FAC_set_pwm_duty>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, 0);
 8001fae:	5963      	ldr	r3, [r4, r5]
 8001fb0:	8918      	ldrh	r0, [r3, #8]
 8001fb2:	e7ed      	b.n	8001f90 <FAC_motor_apply_settings+0x3c>
		if (dir == FORWARD) {
 8001fb4:	2d01      	cmp	r5, #1
 8001fb6:	d0f4      	beq.n	8001fa2 <FAC_motor_apply_settings+0x4e>
		} else if (dir == BACKWARD) {
 8001fb8:	2d00      	cmp	r5, #0
 8001fba:	d1ec      	bne.n	8001f96 <FAC_motor_apply_settings+0x42>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
 8001fbc:	4e04      	ldr	r6, [pc, #16]	@ (8001fd0 <FAC_motor_apply_settings+0x7c>)
 8001fbe:	00a4      	lsls	r4, r4, #2
 8001fc0:	59a3      	ldr	r3, [r4, r6]
 8001fc2:	8918      	ldrh	r0, [r3, #8]
 8001fc4:	f7ff ff94 	bl	8001ef0 <FAC_set_pwm_duty>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, 0);
 8001fc8:	59a3      	ldr	r3, [r4, r6]
 8001fca:	0029      	movs	r1, r5
 8001fcc:	88d8      	ldrh	r0, [r3, #6]
 8001fce:	e7e0      	b.n	8001f92 <FAC_motor_apply_settings+0x3e>
 8001fd0:	200003b0 	.word	0x200003b0
 8001fd4:	000003e7 	.word	0x000003e7

08001fd8 <FAC_motor_set_speed_direction>:
/**
 * @brief 			Set the values of speed and direction of a specified motor
 * @visibility 		Visible everywhere
 * @note 			The values will directly be applied with this function
 */
void FAC_motor_set_speed_direction(uint8_t motorNumber, uint8_t dir, uint16_t speed) {
 8001fd8:	b570      	push	{r4, r5, r6, lr}
 8001fda:	0015      	movs	r5, r2
 8001fdc:	0004      	movs	r4, r0
	FAC_motor_SET_direction(motorNumber, dir);	// set dir
 8001fde:	f7ff ff79 	bl	8001ed4 <FAC_motor_SET_direction>
	FAC_motor_SET_speed(motorNumber, speed);	// set speed
 8001fe2:	0029      	movs	r1, r5
 8001fe4:	0020      	movs	r0, r4
 8001fe6:	f7ff ff8b 	bl	8001f00 <FAC_motor_SET_speed>
	FAC_motor_apply_settings(motorNumber);		// apply settings
 8001fea:	0020      	movs	r0, r4
 8001fec:	f7ff ffb2 	bl	8001f54 <FAC_motor_apply_settings>
}
 8001ff0:	bd70      	pop	{r4, r5, r6, pc}
	...

08001ff4 <FAC_motor_make_noise>:
/**
 * @brief 			Set the values of speed of the motor to make some beeping noise (blocking function)
 * @visibility 		Visible everywhere
 * @note 			This function block the code execution for duration ms
 */
void FAC_motor_make_noise(uint8_t motorNumber, uint16_t duration) {
 8001ff4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ff6:	0004      	movs	r4, r0
 8001ff8:	000d      	movs	r5, r1
	uint16_t speedBackup = FAC_motor_GET_speed(motorNumber);
 8001ffa:	f7ff ff9b 	bl	8001f34 <FAC_motor_GET_speed>
 8001ffe:	9000      	str	r0, [sp, #0]
	uint8_t brakeBackup = FAC_motor_GET_brake_en(motorNumber);
 8002000:	0020      	movs	r0, r4
 8002002:	f7ff ff9f 	bl	8001f44 <FAC_motor_GET_brake_en>
 8002006:	0006      	movs	r6, r0
	uint8_t dirBackup = FAC_motor_GET_direction(motorNumber);
 8002008:	0020      	movs	r0, r4
 800200a:	f7ff ff8b 	bl	8001f24 <FAC_motor_GET_direction>
	//FAC_motor_disable_brake(motorNumber);
	FAC_motor_SET_speed(motorNumber, 5);	// set speed at 2%
 800200e:	2105      	movs	r1, #5
	uint8_t dirBackup = FAC_motor_GET_direction(motorNumber);
 8002010:	9001      	str	r0, [sp, #4]
	FAC_motor_SET_speed(motorNumber, 5);	// set speed at 2%
 8002012:	0020      	movs	r0, r4
 8002014:	f7ff ff74 	bl	8001f00 <FAC_motor_SET_speed>
	FAC_motor_apply_settings(motorNumber);
 8002018:	0020      	movs	r0, r4
 800201a:	f7ff ff9b 	bl	8001f54 <FAC_motor_apply_settings>
	uint32_t timerSound = HAL_GetTick();
 800201e:	f001 f9c3 	bl	80033a8 <HAL_GetTick>
 8002022:	0007      	movs	r7, r0
	HAL_Delay(duration);
 8002024:	0028      	movs	r0, r5
 8002026:	f001 f9c5 	bl	80033b4 <HAL_Delay>
	FAC_DMA_pwm_change_freq(200);
 800202a:	20c8      	movs	r0, #200	@ 0xc8
 800202c:	f000 fca8 	bl	8002980 <FAC_DMA_pwm_change_freq>
	while (HAL_GetTick() - timerSound <= duration) {
 8002030:	f001 f9ba 	bl	80033a8 <HAL_GetTick>
 8002034:	1bc0      	subs	r0, r0, r7
 8002036:	4285      	cmp	r5, r0
 8002038:	d215      	bcs.n	8002066 <FAC_motor_make_noise+0x72>
		HAL_Delay(1);
	}
	FAC_DMA_pwm_change_freq(FAC_settings_GET_value(FAC_SETTINGS_CODE_MOTORS_FREQ));
 800203a:	2006      	movs	r0, #6
 800203c:	f000 f9f2 	bl	8002424 <FAC_settings_GET_value>
 8002040:	f000 fc9e 	bl	8002980 <FAC_DMA_pwm_change_freq>
	FAC_motor_SET_direction(motorNumber, dirBackup);
 8002044:	0020      	movs	r0, r4
 8002046:	9901      	ldr	r1, [sp, #4]
 8002048:	f7ff ff44 	bl	8001ed4 <FAC_motor_SET_direction>
	FAC_motor_SET_speed(motorNumber, speedBackup);	// set the previews speed
 800204c:	0020      	movs	r0, r4
 800204e:	9900      	ldr	r1, [sp, #0]
 8002050:	f7ff ff56 	bl	8001f00 <FAC_motor_SET_speed>
	motors[motorNumber - 1]->brake_en = brake_en;
 8002054:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <FAC_motor_make_noise+0x7c>)
 8002056:	1e62      	subs	r2, r4, #1
 8002058:	0092      	lsls	r2, r2, #2
 800205a:	58d3      	ldr	r3, [r2, r3]
	FAC_motor_SET_break_en(motorNumber, brakeBackup);
	FAC_motor_apply_settings(motorNumber);		// apply settings
 800205c:	0020      	movs	r0, r4
	motors[motorNumber - 1]->brake_en = brake_en;
 800205e:	711e      	strb	r6, [r3, #4]
	FAC_motor_apply_settings(motorNumber);		// apply settings
 8002060:	f7ff ff78 	bl	8001f54 <FAC_motor_apply_settings>
}
 8002064:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		HAL_Delay(1);
 8002066:	2001      	movs	r0, #1
 8002068:	f001 f9a4 	bl	80033b4 <HAL_Delay>
 800206c:	e7e0      	b.n	8002030 <FAC_motor_make_noise+0x3c>
 800206e:	46c0      	nop			@ (mov r8, r8)
 8002070:	200003b0 	.word	0x200003b0

08002074 <FAC_motor_Init>:
/**
 * @brief 			Initialize all three motor values, and populate the array of pointers. It also initialize the DMA PWM generator
 * @visibility 		Visible everywhere
 * @note			Motors PWM are generated from the DMA
 */
void FAC_motor_Init() {
 8002074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* INITIALIZE THE ARRAY OF MOTOR POINTERs */
	motors[0] = &motor1;
	motors[1] = &motor2;
	motors[2] = &motor3;

	motors[0]->pinF = M1_F_Pin;
 8002076:	2404      	movs	r4, #4
	initDMApwm(FAC_settings_GET_value(FAC_SETTINGS_CODE_MOTORS_FREQ));	// initialize the DMA PWM with the correct frequency
 8002078:	2006      	movs	r0, #6
 800207a:	f000 f9d3 	bl	8002424 <FAC_settings_GET_value>
 800207e:	f000 fc97 	bl	80029b0 <initDMApwm>
	motors[0] = &motor1;
 8002082:	4812      	ldr	r0, [pc, #72]	@ (80020cc <FAC_motor_Init+0x58>)
 8002084:	4b12      	ldr	r3, [pc, #72]	@ (80020d0 <FAC_motor_Init+0x5c>)
	motors[0]->pinF = M1_F_Pin;
 8002086:	80c4      	strh	r4, [r0, #6]
	motors[0]->pinB = M1_B_Pin;
 8002088:	1924      	adds	r4, r4, r4
 800208a:	8104      	strh	r4, [r0, #8]
	motors[0] = &motor1;
 800208c:	6018      	str	r0, [r3, #0]

	motors[1]->pinF = M2_F_Pin;
 800208e:	2010      	movs	r0, #16
	motors[1]->pinB = M2_B_Pin;

	motors[2]->pinF = M3_F_Pin;
	motors[2]->pinB = M3_B_Pin;

	for (int i = 1; i <= MOTORS_NUMBER; i++) {	// for safety reason
 8002090:	2501      	movs	r5, #1
	motors[1] = &motor2;
 8002092:	4910      	ldr	r1, [pc, #64]	@ (80020d4 <FAC_motor_Init+0x60>)
 8002094:	001c      	movs	r4, r3
	motors[1]->pinF = M2_F_Pin;
 8002096:	80c8      	strh	r0, [r1, #6]
	motors[1]->pinB = M2_B_Pin;
 8002098:	1800      	adds	r0, r0, r0
	motors[1] = &motor2;
 800209a:	6059      	str	r1, [r3, #4]
	motors[1]->pinB = M2_B_Pin;
 800209c:	8108      	strh	r0, [r1, #8]
	motors[2]->pinF = M3_F_Pin;
 800209e:	2140      	movs	r1, #64	@ 0x40
	motors[motorNumber - 1]->brake_en = brake_en;
 80020a0:	002f      	movs	r7, r5
	motors[2] = &motor3;
 80020a2:	4a0d      	ldr	r2, [pc, #52]	@ (80020d8 <FAC_motor_Init+0x64>)
	motors[2]->pinF = M3_F_Pin;
 80020a4:	80d1      	strh	r1, [r2, #6]
	motors[2]->pinB = M3_B_Pin;
 80020a6:	1849      	adds	r1, r1, r1
	motors[2] = &motor3;
 80020a8:	609a      	str	r2, [r3, #8]
	motors[2]->pinB = M3_B_Pin;
 80020aa:	8111      	strh	r1, [r2, #8]
	motors[motorNumber - 1]->brake_en = brake_en;
 80020ac:	cc08      	ldmia	r4!, {r3}
 80020ae:	b2ee      	uxtb	r6, r5
		FAC_motor_SET_break_en(i, TRUE);	// motor will brake_en if speed = 0
		FAC_motor_SET_direction(i, FORWARD);	// motor forward (doesn't care if speed = 0)
 80020b0:	2101      	movs	r1, #1
 80020b2:	0030      	movs	r0, r6
	motors[motorNumber - 1]->brake_en = brake_en;
 80020b4:	711f      	strb	r7, [r3, #4]
		FAC_motor_SET_direction(i, FORWARD);	// motor forward (doesn't care if speed = 0)
 80020b6:	f7ff ff0d 	bl	8001ed4 <FAC_motor_SET_direction>
	for (int i = 1; i <= MOTORS_NUMBER; i++) {	// for safety reason
 80020ba:	3501      	adds	r5, #1
		FAC_motor_SET_speed(i, 0);	// motor not spinning
 80020bc:	2100      	movs	r1, #0
 80020be:	0030      	movs	r0, r6
 80020c0:	f7ff ff1e 	bl	8001f00 <FAC_motor_SET_speed>
	for (int i = 1; i <= MOTORS_NUMBER; i++) {	// for safety reason
 80020c4:	2d04      	cmp	r5, #4
 80020c6:	d1f1      	bne.n	80020ac <FAC_motor_Init+0x38>
	}

}
 80020c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020ca:	46c0      	nop			@ (mov r8, r8)
 80020cc:	200003d0 	.word	0x200003d0
 80020d0:	200003b0 	.word	0x200003b0
 80020d4:	200003c6 	.word	0x200003c6
 80020d8:	200003bc 	.word	0x200003bc

080020dc <FAC_ppm_receiver_Callback>:
 * 				Remember that PPM signals have the same 1ms to 2ms duration, but it is measured between two rising edge, and not between a rising and falling edges
 * @visibility	Everywhere
 * @param1		edge: edge detected, 0 falling correspond to GPIO_PIN_RESET, 1 rising correspond to GPIO_PIN_SET
 */
void FAC_ppm_receiver_Callback(uint8_t edge) {
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 80020dc:	4b0d      	ldr	r3, [pc, #52]	@ (8002114 <FAC_ppm_receiver_Callback+0x38>)
void FAC_ppm_receiver_Callback(uint8_t edge) {
 80020de:	b530      	push	{r4, r5, lr}
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
	if (edge == RISING) {
 80020e4:	2801      	cmp	r0, #1
 80020e6:	d113      	bne.n	8002110 <FAC_ppm_receiver_Callback+0x34>
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
		if (dt > PPM_SYNC_LENGTH) {
 80020e8:	25fa      	movs	r5, #250	@ 0xfa
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 80020ea:	480b      	ldr	r0, [pc, #44]	@ (8002118 <FAC_ppm_receiver_Callback+0x3c>)
 80020ec:	2300      	movs	r3, #0
 80020ee:	6801      	ldr	r1, [r0, #0]
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 80020f0:	7d82      	ldrb	r2, [r0, #22]
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 80020f2:	1a61      	subs	r1, r4, r1
 80020f4:	b289      	uxth	r1, r1
		if (dt > PPM_SYNC_LENGTH) {
 80020f6:	016d      	lsls	r5, r5, #5
 80020f8:	42a9      	cmp	r1, r5
 80020fa:	d804      	bhi.n	8002106 <FAC_ppm_receiver_Callback+0x2a>
			ppmReceiver.next_channel = 0;
		} else {
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
			ppmReceiver.next_channel += 1;
 80020fc:	1c53      	adds	r3, r2, #1
 80020fe:	b2db      	uxtb	r3, r3
		}
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
 8002100:	2b09      	cmp	r3, #9
 8002102:	d100      	bne.n	8002106 <FAC_ppm_receiver_Callback+0x2a>
 8002104:	2300      	movs	r3, #0
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 8002106:	0052      	lsls	r2, r2, #1
 8002108:	1882      	adds	r2, r0, r2
 800210a:	8091      	strh	r1, [r2, #4]
			ppmReceiver.next_channel += 1;
 800210c:	7583      	strb	r3, [r0, #22]
			ppmReceiver.next_channel = 0;
		}
		ppmReceiver.t1 = t;
 800210e:	6004      	str	r4, [r0, #0]
	}
}
 8002110:	bd30      	pop	{r4, r5, pc}
 8002112:	46c0      	nop			@ (mov r8, r8)
 8002114:	20001710 	.word	0x20001710
 8002118:	200003dc 	.word	0x200003dc

0800211c <FAC_ppm_receiver_calculate_channels_values>:
 * @brief		Calculate the correct channel value from 0 to RECEIVER_CHANNEL_RESOLUTION. It will send it to the std_receiver object
 * @visibility	everyweher
 * @retval		the value of the channel
 * @note		TIM2 has a resolution of 0.5us (~35 min of period), not used the FAC_std_receiver_new_channel_value in rage return value
 */
void FAC_ppm_receiver_calculate_channels_values() {
 800211c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER; i++) {
		uint16_t value = ppmReceiver.raw_channel[i];
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
				value = MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2; // sometime the transmitter has a grater range than the expected, so the min value is set to 1000 to not have any problem on the calculus
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 800211e:	26fa      	movs	r6, #250	@ 0xfa
void FAC_ppm_receiver_calculate_channels_values() {
 8002120:	2401      	movs	r4, #1
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8002122:	00f6      	lsls	r6, r6, #3
 8002124:	4d0e      	ldr	r5, [pc, #56]	@ (8002160 <FAC_ppm_receiver_calculate_channels_values+0x44>)
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8002126:	1c37      	adds	r7, r6, #0
		uint16_t value = ppmReceiver.raw_channel[i];
 8002128:	88ab      	ldrh	r3, [r5, #4]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 800212a:	4a0e      	ldr	r2, [pc, #56]	@ (8002164 <FAC_ppm_receiver_calculate_channels_values+0x48>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d811      	bhi.n	8002154 <FAC_ppm_receiver_calculate_channels_values+0x38>
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8002130:	1c18      	adds	r0, r3, #0
 8002132:	42b3      	cmp	r3, r6
 8002134:	d200      	bcs.n	8002138 <FAC_ppm_receiver_calculate_channels_values+0x1c>
 8002136:	1c38      	adds	r0, r7, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8002138:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <FAC_ppm_receiver_calculate_channels_values+0x4c>)
 800213a:	b280      	uxth	r0, r0
 800213c:	18c0      	adds	r0, r0, r3
 800213e:	4b0b      	ldr	r3, [pc, #44]	@ (800216c <FAC_ppm_receiver_calculate_channels_values+0x50>)
 8002140:	0032      	movs	r2, r6
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	2300      	movs	r3, #0
 8002146:	0019      	movs	r1, r3
 8002148:	f7ff fc98 	bl	8001a7c <map_uint32>
			// if(value > RECEIVER_CHANNEL_RESOLUTION-1) value = RECEIVER_CHANNEL_RESOLUTION-1;	// not needed the value is already cropped on the map_uint32_t function
			FAC_std_receiver_new_channel_value(i + 1, value);
 800214c:	b281      	uxth	r1, r0
 800214e:	b2e0      	uxtb	r0, r4
 8002150:	f000 fa3e 	bl	80025d0 <FAC_std_receiver_new_channel_value>
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER; i++) {
 8002154:	3401      	adds	r4, #1
 8002156:	3502      	adds	r5, #2
 8002158:	2c09      	cmp	r4, #9
 800215a:	d1e5      	bne.n	8002128 <FAC_ppm_receiver_calculate_channels_values+0xc>
		}
	}

}
 800215c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800215e:	46c0      	nop			@ (mov r8, r8)
 8002160:	200003dc 	.word	0x200003dc
 8002164:	00001130 	.word	0x00001130
 8002168:	fffff830 	.word	0xfffff830
 800216c:	000003e7 	.word	0x000003e7

08002170 <FAC_ppm_receiver_init>:

/**
 * @brief Initialize the ppmReceiver object and starts the tim2
 *
 */
void FAC_ppm_receiver_init() {
 8002170:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim2);
 8002172:	4806      	ldr	r0, [pc, #24]	@ (800218c <FAC_ppm_receiver_init+0x1c>)
 8002174:	f003 fc96 	bl	8005aa4 <HAL_TIM_Base_Start>

	ppmReceiver.t1 = 0;
 8002178:	2100      	movs	r1, #0
 800217a:	4b05      	ldr	r3, [pc, #20]	@ (8002190 <FAC_ppm_receiver_init+0x20>)
	ppmReceiver.next_channel = 0;
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER + 1; i++) {
		ppmReceiver.raw_channel[i] = 0;
 800217c:	2212      	movs	r2, #18
 800217e:	4805      	ldr	r0, [pc, #20]	@ (8002194 <FAC_ppm_receiver_init+0x24>)
	ppmReceiver.t1 = 0;
 8002180:	6019      	str	r1, [r3, #0]
	ppmReceiver.next_channel = 0;
 8002182:	7599      	strb	r1, [r3, #22]
		ppmReceiver.raw_channel[i] = 0;
 8002184:	f005 fd99 	bl	8007cba <memset>
	}
}
 8002188:	bd10      	pop	{r4, pc}
 800218a:	46c0      	nop			@ (mov r8, r8)
 800218c:	20001710 	.word	0x20001710
 8002190:	200003dc 	.word	0x200003dc
 8002194:	200003e0 	.word	0x200003e0

08002198 <FAC_pwm_receiver_Callback>:
 * @visibility	Everywhere
 * @param1		edge: edge detected, 0 falling correspond to GPIO_PIN_RESET, 1 rising correspond to GPIO_PIN_SET
 * @param2		GPIO_Pin: which pin triggered the interrupt
 */
void FAC_pwm_receiver_Callback(uint8_t edge, uint16_t GPIO_Pin) {
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 8002198:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <FAC_pwm_receiver_Callback+0x68>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24

	if (edge == RISING) {
 800219e:	2801      	cmp	r0, #1
 80021a0:	d117      	bne.n	80021d2 <FAC_pwm_receiver_Callback+0x3a>
		switch (GPIO_Pin) {
 80021a2:	2920      	cmp	r1, #32
 80021a4:	d00c      	beq.n	80021c0 <FAC_pwm_receiver_Callback+0x28>
 80021a6:	d804      	bhi.n	80021b2 <FAC_pwm_receiver_Callback+0x1a>
 80021a8:	2908      	cmp	r1, #8
 80021aa:	d00f      	beq.n	80021cc <FAC_pwm_receiver_Callback+0x34>
 80021ac:	2910      	cmp	r1, #16
 80021ae:	d00a      	beq.n	80021c6 <FAC_pwm_receiver_Callback+0x2e>
			case CH4_Pin:
				pwmReceiver.channels_t2[3] = t;
				break;
		}
	}
}
 80021b0:	4770      	bx	lr
		switch (GPIO_Pin) {
 80021b2:	2280      	movs	r2, #128	@ 0x80
 80021b4:	0212      	lsls	r2, r2, #8
 80021b6:	4291      	cmp	r1, r2
 80021b8:	d1fa      	bne.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
				pwmReceiver.channels_t1[3] = t;
 80021ba:	4a12      	ldr	r2, [pc, #72]	@ (8002204 <FAC_pwm_receiver_Callback+0x6c>)
 80021bc:	60d3      	str	r3, [r2, #12]
				break;
 80021be:	e7f7      	b.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
				pwmReceiver.channels_t1[0] = t;
 80021c0:	4a10      	ldr	r2, [pc, #64]	@ (8002204 <FAC_pwm_receiver_Callback+0x6c>)
 80021c2:	6013      	str	r3, [r2, #0]
				break;
 80021c4:	e7f4      	b.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
				pwmReceiver.channels_t1[1] = t;
 80021c6:	4a0f      	ldr	r2, [pc, #60]	@ (8002204 <FAC_pwm_receiver_Callback+0x6c>)
 80021c8:	6053      	str	r3, [r2, #4]
				break;
 80021ca:	e7f1      	b.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
				pwmReceiver.channels_t1[2] = t;
 80021cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002204 <FAC_pwm_receiver_Callback+0x6c>)
 80021ce:	6093      	str	r3, [r2, #8]
				break;
 80021d0:	e7ee      	b.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
		switch (GPIO_Pin) {
 80021d2:	2920      	cmp	r1, #32
 80021d4:	d00e      	beq.n	80021f4 <FAC_pwm_receiver_Callback+0x5c>
 80021d6:	d806      	bhi.n	80021e6 <FAC_pwm_receiver_Callback+0x4e>
 80021d8:	2908      	cmp	r1, #8
 80021da:	d00e      	beq.n	80021fa <FAC_pwm_receiver_Callback+0x62>
 80021dc:	2910      	cmp	r1, #16
 80021de:	d1e7      	bne.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
				pwmReceiver.channels_t2[1] = t;
 80021e0:	4a08      	ldr	r2, [pc, #32]	@ (8002204 <FAC_pwm_receiver_Callback+0x6c>)
 80021e2:	6153      	str	r3, [r2, #20]
				break;
 80021e4:	e7e4      	b.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
		switch (GPIO_Pin) {
 80021e6:	2280      	movs	r2, #128	@ 0x80
 80021e8:	0212      	lsls	r2, r2, #8
 80021ea:	4291      	cmp	r1, r2
 80021ec:	d1e0      	bne.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
				pwmReceiver.channels_t2[3] = t;
 80021ee:	4a05      	ldr	r2, [pc, #20]	@ (8002204 <FAC_pwm_receiver_Callback+0x6c>)
 80021f0:	61d3      	str	r3, [r2, #28]
}
 80021f2:	e7dd      	b.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
				pwmReceiver.channels_t2[0] = t;
 80021f4:	4a03      	ldr	r2, [pc, #12]	@ (8002204 <FAC_pwm_receiver_Callback+0x6c>)
 80021f6:	6113      	str	r3, [r2, #16]
				break;
 80021f8:	e7da      	b.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
				pwmReceiver.channels_t2[2] = t;
 80021fa:	4a02      	ldr	r2, [pc, #8]	@ (8002204 <FAC_pwm_receiver_Callback+0x6c>)
 80021fc:	6193      	str	r3, [r2, #24]
				break;
 80021fe:	e7d7      	b.n	80021b0 <FAC_pwm_receiver_Callback+0x18>
 8002200:	20001710 	.word	0x20001710
 8002204:	200003f4 	.word	0x200003f4

08002208 <FAC_pwm_receiver_calculate_channel_value>:
 * @brief		Calculate the correct channel value from 0 to RECEIVER_CHANNEL_RESOLUTION. It will send it to the std_receiver object
 * @visibility	everyweher
 * @retval		the value of the channel
 * @note		TIM2 has a resolution of 0.5us (~35 min of period), not used the FAC_std_receiver_new_channel_value in rage return value
 */
void FAC_pwm_receiver_calculate_channel_value(uint8_t chNumber) {
 8002208:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 800220a:	4e1a      	ldr	r6, [pc, #104]	@ (8002274 <FAC_pwm_receiver_calculate_channel_value+0x6c>)
 800220c:	1e44      	subs	r4, r0, #1
 800220e:	00a3      	lsls	r3, r4, #2
void FAC_pwm_receiver_calculate_channel_value(uint8_t chNumber) {
 8002210:	b085      	sub	sp, #20
	uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 8002212:	599a      	ldr	r2, [r3, r6]
 8002214:	9303      	str	r3, [sp, #12]
	uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 8002216:	1cc3      	adds	r3, r0, #3
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	599b      	ldr	r3, [r3, r6]
void FAC_pwm_receiver_calculate_channel_value(uint8_t chNumber) {
 800221c:	0005      	movs	r5, r0
	if (t2 > t1) {	// the received value must be valid
 800221e:	429a      	cmp	r2, r3
 8002220:	d226      	bcs.n	8002270 <FAC_pwm_receiver_calculate_channel_value+0x68>
		uint16_t value = (uint16_t) (t2 - t1);
 8002222:	1a9b      	subs	r3, r3, r2
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) {// if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8002224:	4a14      	ldr	r2, [pc, #80]	@ (8002278 <FAC_pwm_receiver_calculate_channel_value+0x70>)
		uint16_t value = (uint16_t) (t2 - t1);
 8002226:	b29b      	uxth	r3, r3
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) {// if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8002228:	4293      	cmp	r3, r2
 800222a:	d821      	bhi.n	8002270 <FAC_pwm_receiver_calculate_channel_value+0x68>
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
				value = MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2;// sometime the transmitter has a grater range than the expected, so the min value is set to 1000 to not have any problem on the calculus
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 800222c:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 800222e:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8002230:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8002232:	4293      	cmp	r3, r2
 8002234:	d200      	bcs.n	8002238 <FAC_pwm_receiver_calculate_channel_value+0x30>
 8002236:	1c10      	adds	r0, r2, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8002238:	4b10      	ldr	r3, [pc, #64]	@ (800227c <FAC_pwm_receiver_calculate_channel_value+0x74>)
 800223a:	b280      	uxth	r0, r0
 800223c:	18c0      	adds	r0, r0, r3
 800223e:	22fa      	movs	r2, #250	@ 0xfa
 8002240:	2300      	movs	r3, #0
 8002242:	4f0f      	ldr	r7, [pc, #60]	@ (8002280 <FAC_pwm_receiver_calculate_channel_value+0x78>)
 8002244:	0019      	movs	r1, r3
 8002246:	9700      	str	r7, [sp, #0]
 8002248:	00d2      	lsls	r2, r2, #3
 800224a:	f7ff fc17 	bl	8001a7c <map_uint32>
			if (value > RECEIVER_CHANNEL_RESOLUTION - 1)
 800224e:	23fa      	movs	r3, #250	@ 0xfa
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8002250:	1c01      	adds	r1, r0, #0
			if (value > RECEIVER_CHANNEL_RESOLUTION - 1)
 8002252:	b280      	uxth	r0, r0
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4298      	cmp	r0, r3
 8002258:	d300      	bcc.n	800225c <FAC_pwm_receiver_calculate_channel_value+0x54>
 800225a:	1c39      	adds	r1, r7, #0
				value = RECEIVER_CHANNEL_RESOLUTION - 1;	// not needed the value is already cropped on the map_uint32_t function
			FAC_std_receiver_new_channel_value(chNumber, value);
 800225c:	0028      	movs	r0, r5
 800225e:	b289      	uxth	r1, r1
 8002260:	f000 f9b6 	bl	80025d0 <FAC_std_receiver_new_channel_value>
			pwmReceiver.channels_t2[chNumber - 1] = 0;
 8002264:	2300      	movs	r3, #0
			pwmReceiver.channels_t1[chNumber - 1] = 0;
 8002266:	9a03      	ldr	r2, [sp, #12]
			pwmReceiver.channels_t2[chNumber - 1] = 0;
 8002268:	3404      	adds	r4, #4
 800226a:	00a4      	lsls	r4, r4, #2
 800226c:	5133      	str	r3, [r6, r4]
			pwmReceiver.channels_t1[chNumber - 1] = 0;
 800226e:	50b3      	str	r3, [r6, r2]
	}
	/* Reset the values of t1 and t2
	 * If this is not done the value can never be zero
	 */

}
 8002270:	b005      	add	sp, #20
 8002272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002274:	200003f4 	.word	0x200003f4
 8002278:	00001130 	.word	0x00001130
 800227c:	fffff830 	.word	0xfffff830
 8002280:	000003e7 	.word	0x000003e7

08002284 <FAC_pwm_receiver_init>:

/**
 * @brief Initialize the pwmReceiver object and starts the tim2
 *
 */
void FAC_pwm_receiver_init() {
 8002284:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim2);
 8002286:	4807      	ldr	r0, [pc, #28]	@ (80022a4 <FAC_pwm_receiver_init+0x20>)
 8002288:	f003 fc0c 	bl	8005aa4 <HAL_TIM_Base_Start>

	for (int i = 0; i < PWM_RECEIVER_CHANNELS_NUMBER; i++) {
		pwmReceiver.channels_t1[i] = 0;
 800228c:	2200      	movs	r2, #0
 800228e:	4b06      	ldr	r3, [pc, #24]	@ (80022a8 <FAC_pwm_receiver_init+0x24>)
 8002290:	601a      	str	r2, [r3, #0]
		pwmReceiver.channels_t2[i] = 0;
 8002292:	611a      	str	r2, [r3, #16]
		pwmReceiver.channels_t1[i] = 0;
 8002294:	605a      	str	r2, [r3, #4]
		pwmReceiver.channels_t2[i] = 0;
 8002296:	615a      	str	r2, [r3, #20]
		pwmReceiver.channels_t1[i] = 0;
 8002298:	609a      	str	r2, [r3, #8]
		pwmReceiver.channels_t2[i] = 0;
 800229a:	619a      	str	r2, [r3, #24]
		pwmReceiver.channels_t1[i] = 0;
 800229c:	60da      	str	r2, [r3, #12]
		pwmReceiver.channels_t2[i] = 0;
 800229e:	61da      	str	r2, [r3, #28]
	}
}
 80022a0:	bd10      	pop	{r4, pc}
 80022a2:	46c0      	nop			@ (mov r8, r8)
 80022a4:	20001710 	.word	0x20001710
 80022a8:	200003f4 	.word	0x200003f4

080022ac <FAC_servo_GET_is_enable>:
uint16_t FAC_servo_GET_position(uint8_t servoNumber) {
	return servos[servoNumber - 1]->position;
}

uint8_t FAC_servo_GET_is_enable(uint8_t servoNumber) {
	return servos[servoNumber - 1]->is_enable;
 80022ac:	4b02      	ldr	r3, [pc, #8]	@ (80022b8 <FAC_servo_GET_is_enable+0xc>)
 80022ae:	3801      	subs	r0, #1
 80022b0:	0080      	lsls	r0, r0, #2
 80022b2:	58c3      	ldr	r3, [r0, r3]
 80022b4:	7898      	ldrb	r0, [r3, #2]
}
 80022b6:	4770      	bx	lr
 80022b8:	20000414 	.word	0x20000414

080022bc <FAC_servo_apply_settings>:
static void FAC_servo_apply_settings(uint8_t servoNumber) {
 80022bc:	b570      	push	{r4, r5, r6, lr}
 80022be:	0005      	movs	r5, r0
	if (FAC_servo_GET_is_enable(servoNumber)) {
 80022c0:	f7ff fff4 	bl	80022ac <FAC_servo_GET_is_enable>
 80022c4:	2800      	cmp	r0, #0
 80022c6:	d01d      	beq.n	8002304 <FAC_servo_apply_settings+0x48>
		uint16_t p = (((servos[servoNumber - 1]->max_ms_value - servos[servoNumber - 1]->min_ms_value) / 100) * servos[servoNumber - 1]->position) / 10;
 80022c8:	4b11      	ldr	r3, [pc, #68]	@ (8002310 <FAC_servo_apply_settings+0x54>)
 80022ca:	1e6a      	subs	r2, r5, #1
 80022cc:	0092      	lsls	r2, r2, #2
 80022ce:	58d6      	ldr	r6, [r2, r3]
 80022d0:	2164      	movs	r1, #100	@ 0x64
 80022d2:	8934      	ldrh	r4, [r6, #8]
 80022d4:	8970      	ldrh	r0, [r6, #10]
 80022d6:	1b00      	subs	r0, r0, r4
 80022d8:	f7fd ffc6 	bl	8000268 <__divsi3>
 80022dc:	8833      	ldrh	r3, [r6, #0]
 80022de:	210a      	movs	r1, #10
 80022e0:	4358      	muls	r0, r3
 80022e2:	f7fd ffc1 	bl	8000268 <__divsi3>
		switch (servoNumber) {
 80022e6:	2d01      	cmp	r5, #1
 80022e8:	d002      	beq.n	80022f0 <FAC_servo_apply_settings+0x34>
 80022ea:	2d02      	cmp	r5, #2
 80022ec:	d005      	beq.n	80022fa <FAC_servo_apply_settings+0x3e>
}
 80022ee:	bd70      	pop	{r4, r5, r6, pc}
				TIM3->CCR3 = servos[servoNumber-1]->min_ms_value + p;
 80022f0:	b280      	uxth	r0, r0
 80022f2:	1900      	adds	r0, r0, r4
				TIM3->CCR3 = 0;
 80022f4:	4b07      	ldr	r3, [pc, #28]	@ (8002314 <FAC_servo_apply_settings+0x58>)
 80022f6:	63d8      	str	r0, [r3, #60]	@ 0x3c
				break;
 80022f8:	e7f9      	b.n	80022ee <FAC_servo_apply_settings+0x32>
				TIM3->CCR4 = servos[servoNumber-1]->min_ms_value + p;
 80022fa:	b280      	uxth	r0, r0
 80022fc:	1900      	adds	r0, r0, r4
				TIM3->CCR4 = 0;
 80022fe:	4b05      	ldr	r3, [pc, #20]	@ (8002314 <FAC_servo_apply_settings+0x58>)
 8002300:	6418      	str	r0, [r3, #64]	@ 0x40
}
 8002302:	e7f4      	b.n	80022ee <FAC_servo_apply_settings+0x32>
		switch (servoNumber) {
 8002304:	2d01      	cmp	r5, #1
 8002306:	d0f5      	beq.n	80022f4 <FAC_servo_apply_settings+0x38>
 8002308:	2d02      	cmp	r5, #2
 800230a:	d0f8      	beq.n	80022fe <FAC_servo_apply_settings+0x42>
 800230c:	e7ef      	b.n	80022ee <FAC_servo_apply_settings+0x32>
 800230e:	46c0      	nop			@ (mov r8, r8)
 8002310:	20000414 	.word	0x20000414
 8002314:	40000400 	.word	0x40000400

08002318 <FAC_servo_GET_is_reversed>:

uint8_t FAC_servo_GET_is_reversed(uint8_t servoNumber) {
	return servos[servoNumber - 1]->is_reversed;
 8002318:	4b02      	ldr	r3, [pc, #8]	@ (8002324 <FAC_servo_GET_is_reversed+0xc>)
 800231a:	3801      	subs	r0, #1
 800231c:	0080      	lsls	r0, r0, #2
 800231e:	58c3      	ldr	r3, [r0, r3]
 8002320:	78d8      	ldrb	r0, [r3, #3]
}
 8002322:	4770      	bx	lr
 8002324:	20000414 	.word	0x20000414

08002328 <FAC_servo_set_position>:
	if (p > MAX_SERVO_VALUE)	// (MAX_SERVO_VALUE = 999, 1000-1 because zero is counted)
 8002328:	23fa      	movs	r3, #250	@ 0xfa

/**
 * @brief 	Set new servo position
 * @note 	The values will directly be applied with this function
 */
void FAC_servo_set_position(uint8_t servoNumber, uint16_t position) {
 800232a:	b570      	push	{r4, r5, r6, lr}
	if (p > MAX_SERVO_VALUE)	// (MAX_SERVO_VALUE = 999, 1000-1 because zero is counted)
 800232c:	009b      	lsls	r3, r3, #2
void FAC_servo_set_position(uint8_t servoNumber, uint16_t position) {
 800232e:	0005      	movs	r5, r0
	if (p > MAX_SERVO_VALUE)	// (MAX_SERVO_VALUE = 999, 1000-1 because zero is counted)
 8002330:	1c0c      	adds	r4, r1, #0
 8002332:	4299      	cmp	r1, r3
 8002334:	d301      	bcc.n	800233a <FAC_servo_set_position+0x12>
 8002336:	4b0a      	ldr	r3, [pc, #40]	@ (8002360 <FAC_servo_set_position+0x38>)
 8002338:	881c      	ldrh	r4, [r3, #0]
	if (FAC_servo_GET_is_reversed(servoNumber))
 800233a:	0028      	movs	r0, r5
	if (p > MAX_SERVO_VALUE)	// (MAX_SERVO_VALUE = 999, 1000-1 because zero is counted)
 800233c:	b2a4      	uxth	r4, r4
	if (FAC_servo_GET_is_reversed(servoNumber))
 800233e:	f7ff ffeb 	bl	8002318 <FAC_servo_GET_is_reversed>
 8002342:	2800      	cmp	r0, #0
 8002344:	d002      	beq.n	800234c <FAC_servo_set_position+0x24>
		p = MAX_SERVO_VALUE - p;
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <FAC_servo_set_position+0x3c>)
 8002348:	1b1c      	subs	r4, r3, r4
 800234a:	b2a4      	uxth	r4, r4
	servos[servoNumber - 1]->position = p;
 800234c:	1e6a      	subs	r2, r5, #1
 800234e:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <FAC_servo_set_position+0x40>)
 8002350:	0092      	lsls	r2, r2, #2
 8002352:	58d3      	ldr	r3, [r2, r3]
	FAC_servo_SET_position(servoNumber, position);
	FAC_servo_apply_settings(servoNumber);
 8002354:	0028      	movs	r0, r5
	servos[servoNumber - 1]->position = p;
 8002356:	801c      	strh	r4, [r3, #0]
	FAC_servo_apply_settings(servoNumber);
 8002358:	f7ff ffb0 	bl	80022bc <FAC_servo_apply_settings>
}
 800235c:	bd70      	pop	{r4, r5, r6, pc}
 800235e:	46c0      	nop			@ (mov r8, r8)
 8002360:	08007dbe 	.word	0x08007dbe
 8002364:	000003e7 	.word	0x000003e7
 8002368:	20000414 	.word	0x20000414

0800236c <FAC_servo_enable>:
	servos[servoNumber - 1]->is_enable = isEnable;
 800236c:	4b04      	ldr	r3, [pc, #16]	@ (8002380 <FAC_servo_enable+0x14>)
 800236e:	1e42      	subs	r2, r0, #1
 8002370:	0092      	lsls	r2, r2, #2
 8002372:	58d3      	ldr	r3, [r2, r3]
 8002374:	2201      	movs	r2, #1

/**
 * @brief 	Enable the servo (activate PWM)
 * @note 	Position not initialized
 */
void FAC_servo_enable(uint8_t servoNumber) {
 8002376:	b510      	push	{r4, lr}
	servos[servoNumber - 1]->is_enable = isEnable;
 8002378:	709a      	strb	r2, [r3, #2]
	FAC_servo_SET_is_enable(servoNumber, TRUE);
	FAC_servo_apply_settings(servoNumber);
 800237a:	f7ff ff9f 	bl	80022bc <FAC_servo_apply_settings>
}
 800237e:	bd10      	pop	{r4, pc}
 8002380:	20000414 	.word	0x20000414

08002384 <FAC_servo_disable>:
	servos[servoNumber - 1]->is_enable = isEnable;
 8002384:	4b04      	ldr	r3, [pc, #16]	@ (8002398 <FAC_servo_disable+0x14>)
 8002386:	1e42      	subs	r2, r0, #1
 8002388:	0092      	lsls	r2, r2, #2
 800238a:	58d3      	ldr	r3, [r2, r3]
 800238c:	2200      	movs	r2, #0

/**
 * @brief 	Disable the servo (stops PWM)
 * @note 	Position not initialized
 */
void FAC_servo_disable(uint8_t servoNumber) {
 800238e:	b510      	push	{r4, lr}
	servos[servoNumber - 1]->is_enable = isEnable;
 8002390:	709a      	strb	r2, [r3, #2]
	FAC_servo_SET_is_enable(servoNumber, FALSE);
	FAC_servo_apply_settings(servoNumber);
 8002392:	f7ff ff93 	bl	80022bc <FAC_servo_apply_settings>
}
 8002396:	bd10      	pop	{r4, pc}
 8002398:	20000414 	.word	0x20000414

0800239c <FAC_servo_init>:

/**
 * @brief 			Initialize all two servos values, and populate the array of pointers. It also initialize the TIM PWM generator
 * @note			Servos PWM are generated by TIM3 CH3/4, disabled for safety reason, must be enabled during arming
 */
void FAC_servo_init() {
 800239c:	b570      	push	{r4, r5, r6, lr}
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800239e:	4c14      	ldr	r4, [pc, #80]	@ (80023f0 <FAC_servo_init+0x54>)
 80023a0:	2108      	movs	r1, #8
 80023a2:	0020      	movs	r0, r4
 80023a4:	f003 fdfa 	bl	8005f9c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80023a8:	210c      	movs	r1, #12
 80023aa:	0020      	movs	r0, r4
 80023ac:	f003 fdf6 	bl	8005f9c <HAL_TIM_PWM_Start>

	servos[0] = &servo1;
 80023b0:	4a10      	ldr	r2, [pc, #64]	@ (80023f4 <FAC_servo_init+0x58>)
	servos[1] = &servo2;
 80023b2:	4b11      	ldr	r3, [pc, #68]	@ (80023f8 <FAC_servo_init+0x5c>)
	servos[0] = &servo1;
 80023b4:	4911      	ldr	r1, [pc, #68]	@ (80023fc <FAC_servo_init+0x60>)
	for (int i = 0; i < SERVOS_NUMBER; i++) {
		servos[i]->is_enable = FALSE;
		servos[i]->is_reversed = FALSE;
		servos[i]->position = 0;
		servos[i]->servo_freq = 50;
		servos[i]->min_ms_value = 500;
 80023b6:	25fa      	movs	r5, #250	@ 0xfa
	servos[0] = &servo1;
 80023b8:	600a      	str	r2, [r1, #0]
		servos[i]->servo_freq = 50;
 80023ba:	2632      	movs	r6, #50	@ 0x32
	servos[1] = &servo2;
 80023bc:	604b      	str	r3, [r1, #4]
		servos[i]->position = 0;
 80023be:	2100      	movs	r1, #0
		servos[i]->max_ms_value = 2500;
 80023c0:	480f      	ldr	r0, [pc, #60]	@ (8002400 <FAC_servo_init+0x64>)
		servos[i]->min_ms_value = 500;
 80023c2:	006d      	lsls	r5, r5, #1
		servos[i]->position = 0;
 80023c4:	8019      	strh	r1, [r3, #0]
		servos[i]->is_enable = FALSE;
 80023c6:	8059      	strh	r1, [r3, #2]
		servos[i]->servo_freq = 50;
 80023c8:	809e      	strh	r6, [r3, #4]
		servos[i]->min_ms_value = 500;
 80023ca:	811d      	strh	r5, [r3, #8]
		servos[i]->max_ms_value = 2500;
 80023cc:	8158      	strh	r0, [r3, #10]
	htim3.Init.Period = (1000 * SERVO_RESOLUTION) / fs;	// caluclate and set the new CP
 80023ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002404 <FAC_servo_init+0x68>)
		servos[i]->max_ms_value = 2500;
 80023d0:	8150      	strh	r0, [r2, #10]
	HAL_TIM_Base_Init(&htim3);	// the init must be made to update the timer CP
 80023d2:	0020      	movs	r0, r4
		servos[i]->servo_freq = 50;
 80023d4:	8096      	strh	r6, [r2, #4]
		servos[i]->min_ms_value = 500;
 80023d6:	8115      	strh	r5, [r2, #8]
		servos[i]->position = 0;
 80023d8:	8011      	strh	r1, [r2, #0]
		servos[i]->is_enable = FALSE;
 80023da:	8051      	strh	r1, [r2, #2]
	htim3.Init.Period = (1000 * SERVO_RESOLUTION) / fs;	// caluclate and set the new CP
 80023dc:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Init(&htim3);	// the init must be made to update the timer CP
 80023de:	f003 fbdd 	bl	8005b9c <HAL_TIM_Base_Init>
	}
	FAC_servo_apply_new_freq();

	/* SAFETY PRECAUTION */
	FAC_servo_disable(1);		// disabled to prevent any unwanted movement
 80023e2:	2001      	movs	r0, #1
 80023e4:	f7ff ffce 	bl	8002384 <FAC_servo_disable>
	FAC_servo_disable(2);
 80023e8:	2002      	movs	r0, #2
 80023ea:	f7ff ffcb 	bl	8002384 <FAC_servo_disable>
}
 80023ee:	bd70      	pop	{r4, r5, r6, pc}
 80023f0:	200016c8 	.word	0x200016c8
 80023f4:	20000428 	.word	0x20000428
 80023f8:	2000041c 	.word	0x2000041c
 80023fc:	20000414 	.word	0x20000414
 8002400:	000009c4 	.word	0x000009c4
 8002404:	00004e20 	.word	0x00004e20

08002408 <FAC_settings_STORE_ALL_to_eeprom>:

/*
 * @biref	Store all settings to the eeprom
 * @note	Store the settings of the settings array
 */
static void FAC_settings_STORE_ALL_to_eeprom() {
 8002408:	b570      	push	{r4, r5, r6, lr}
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 800240a:	2400      	movs	r4, #0
 800240c:	4d04      	ldr	r5, [pc, #16]	@ (8002420 <FAC_settings_STORE_ALL_to_eeprom+0x18>)
		FAC_eeprom_store_value(i, FAC_settings_GET_value(i));
 800240e:	8869      	ldrh	r1, [r5, #2]
 8002410:	b2e0      	uxtb	r0, r4
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 8002412:	3401      	adds	r4, #1
		FAC_eeprom_store_value(i, FAC_settings_GET_value(i));
 8002414:	f7ff fc20 	bl	8001c58 <FAC_eeprom_store_value>
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 8002418:	3508      	adds	r5, #8
 800241a:	2c3f      	cmp	r4, #63	@ 0x3f
 800241c:	d1f7      	bne.n	800240e <FAC_settings_STORE_ALL_to_eeprom+0x6>
	}
}
 800241e:	bd70      	pop	{r4, r5, r6, pc}
 8002420:	20000000 	.word	0x20000000

08002424 <FAC_settings_GET_value>:
	/* TRANMIT POCKET */
	CDC_Transmit_FS(telemetryPocket, sizeof(telemetryPocket));
}
/* ----------------------PUBBLIC FUNCTIONS---------------------- */
uint16_t FAC_settings_GET_value(uint8_t code) {
	return settings[code].value;
 8002424:	4b02      	ldr	r3, [pc, #8]	@ (8002430 <FAC_settings_GET_value+0xc>)
 8002426:	00c0      	lsls	r0, r0, #3
 8002428:	181b      	adds	r3, r3, r0
 800242a:	8858      	ldrh	r0, [r3, #2]
}
 800242c:	4770      	bx	lr
 800242e:	46c0      	nop			@ (mov r8, r8)
 8002430:	20000000 	.word	0x20000000

08002434 <FAC_settings_USB_SEND_setting_value>:

/**
 * @brief	Sends via COM serial the settings value
 * @note	Data format [code, valueLSB, valueMSB]
 */
void FAC_settings_USB_SEND_setting_value(uint8_t code) {
 8002434:	0003      	movs	r3, r0
 8002436:	b507      	push	{r0, r1, r2, lr}
	uint8_t data[3];
	data[0] = code;
	/* value */
	data[1] = (uint8_t) (settings[code].value & 0xFF);        // LSB
 8002438:	4a06      	ldr	r2, [pc, #24]	@ (8002454 <FAC_settings_USB_SEND_setting_value+0x20>)
	data[0] = code;
 800243a:	a801      	add	r0, sp, #4
 800243c:	7003      	strb	r3, [r0, #0]
	data[1] = (uint8_t) (settings[code].value & 0xFF);        // LSB
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	18d2      	adds	r2, r2, r3
 8002442:	8853      	ldrh	r3, [r2, #2]
	data[2] = (uint8_t) ((settings[code].value >> 8) & 0xFF); // MSB

	CDC_Transmit_FS(data, sizeof(data));
 8002444:	2103      	movs	r1, #3
	data[1] = (uint8_t) (settings[code].value & 0xFF);        // LSB
 8002446:	7043      	strb	r3, [r0, #1]
	data[2] = (uint8_t) ((settings[code].value >> 8) & 0xFF); // MSB
 8002448:	0a1b      	lsrs	r3, r3, #8
 800244a:	7083      	strb	r3, [r0, #2]
	CDC_Transmit_FS(data, sizeof(data));
 800244c:	f005 fa78 	bl	8007940 <CDC_Transmit_FS>
}
 8002450:	bd07      	pop	{r0, r1, r2, pc}
 8002452:	46c0      	nop			@ (mov r8, r8)
 8002454:	20000000 	.word	0x20000000

08002458 <FAC_settings_USB_SEND_setting_ranges>:

/**
 * @brief	Sends via COM serial the settings value ranges
 * @note	Data format [code, minLSB, minMSB, maxLSB, maxMSB]
 */
void FAC_settings_USB_SEND_setting_ranges(uint8_t code) {
 8002458:	b507      	push	{r0, r1, r2, lr}
	uint8_t data[5];
	data[0] = code;
 800245a:	466b      	mov	r3, sp
	/* min */
	data[1] = (uint8_t) (settings[code].min_value & 0xFF);        // LSB
 800245c:	4669      	mov	r1, sp
	data[0] = code;
 800245e:	7018      	strb	r0, [r3, #0]
	data[1] = (uint8_t) (settings[code].min_value & 0xFF);        // LSB
 8002460:	4b07      	ldr	r3, [pc, #28]	@ (8002480 <FAC_settings_USB_SEND_setting_ranges+0x28>)
 8002462:	00c0      	lsls	r0, r0, #3
 8002464:	181b      	adds	r3, r3, r0
 8002466:	889a      	ldrh	r2, [r3, #4]
	data[2] = (uint8_t) ((settings[code].min_value >> 8) & 0xFF); // MSB
	/* max */
	data[3] = (uint8_t) (settings[code].max_value & 0xFF);        // LSB
 8002468:	88db      	ldrh	r3, [r3, #6]
	data[1] = (uint8_t) (settings[code].min_value & 0xFF);        // LSB
 800246a:	704a      	strb	r2, [r1, #1]
	data[3] = (uint8_t) (settings[code].max_value & 0xFF);        // LSB
 800246c:	70cb      	strb	r3, [r1, #3]
	data[2] = (uint8_t) ((settings[code].min_value >> 8) & 0xFF); // MSB
 800246e:	0a12      	lsrs	r2, r2, #8
	data[4] = (uint8_t) ((settings[code].max_value >> 8) & 0xFF); // MSB
 8002470:	0a1b      	lsrs	r3, r3, #8
	data[2] = (uint8_t) ((settings[code].min_value >> 8) & 0xFF); // MSB
 8002472:	708a      	strb	r2, [r1, #2]
	data[4] = (uint8_t) ((settings[code].max_value >> 8) & 0xFF); // MSB
 8002474:	710b      	strb	r3, [r1, #4]
	CDC_Transmit_FS(data, sizeof(data));
 8002476:	4668      	mov	r0, sp
 8002478:	2105      	movs	r1, #5
 800247a:	f005 fa61 	bl	8007940 <CDC_Transmit_FS>
}
 800247e:	bd07      	pop	{r0, r1, r2, pc}
 8002480:	20000000 	.word	0x20000000

08002484 <FAC_settings_command_response>:
uint8_t FAC_settings_command_response() {
 8002484:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t setting_code = comSerialBuffer[1];
 8002486:	4b31      	ldr	r3, [pc, #196]	@ (800254c <FAC_settings_command_response+0xc8>)
uint8_t FAC_settings_command_response() {
 8002488:	b087      	sub	sp, #28
	switch (command_code) {
 800248a:	7818      	ldrb	r0, [r3, #0]
	uint8_t setting_code = comSerialBuffer[1];
 800248c:	7859      	ldrb	r1, [r3, #1]
	switch (command_code) {
 800248e:	2806      	cmp	r0, #6
 8002490:	d85a      	bhi.n	8002548 <FAC_settings_command_response+0xc4>
 8002492:	f7fd fe4b 	bl	800012c <__gnu_thumb1_case_uqi>
 8002496:	1704      	.short	0x1704
 8002498:	5938301b 	.word	0x5938301b
 800249c:	56          	.byte	0x56
 800249d:	00          	.byte	0x00
			FAC_settings_USB_SEND_setting_value(setting_code);
 800249e:	0008      	movs	r0, r1
 80024a0:	f7ff ffc8 	bl	8002434 <FAC_settings_USB_SEND_setting_value>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80024a4:	2180      	movs	r1, #128	@ 0x80
 80024a6:	482a      	ldr	r0, [pc, #168]	@ (8002550 <FAC_settings_command_response+0xcc>)
 80024a8:	01c9      	lsls	r1, r1, #7
 80024aa:	f001 fbf7 	bl	8003c9c <HAL_GPIO_TogglePin>
		HAL_Delay(USB_SERIAL_TIMEOUT);
 80024ae:	2005      	movs	r0, #5
 80024b0:	f000 ff80 	bl	80033b4 <HAL_Delay>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80024b4:	2180      	movs	r1, #128	@ 0x80
 80024b6:	4826      	ldr	r0, [pc, #152]	@ (8002550 <FAC_settings_command_response+0xcc>)
 80024b8:	01c9      	lsls	r1, r1, #7
 80024ba:	f001 fbef 	bl	8003c9c <HAL_GPIO_TogglePin>
 80024be:	2001      	movs	r0, #1
}
 80024c0:	b007      	add	sp, #28
 80024c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			FAC_settings_USB_SEND_setting_ranges(setting_code);
 80024c4:	0008      	movs	r0, r1
 80024c6:	f7ff ffc7 	bl	8002458 <FAC_settings_USB_SEND_setting_ranges>
			break;
 80024ca:	e7eb      	b.n	80024a4 <FAC_settings_command_response+0x20>
	if (v < settings[code].min_value)
 80024cc:	78da      	ldrb	r2, [r3, #3]
	settings[code].value = v;
 80024ce:	4821      	ldr	r0, [pc, #132]	@ (8002554 <FAC_settings_command_response+0xd0>)
	if (v < settings[code].min_value)
 80024d0:	0212      	lsls	r2, r2, #8
 80024d2:	0017      	movs	r7, r2
	settings[code].value = v;
 80024d4:	00c9      	lsls	r1, r1, #3
 80024d6:	1844      	adds	r4, r0, r1
	if (v < settings[code].min_value)
 80024d8:	789e      	ldrb	r6, [r3, #2]
 80024da:	88a5      	ldrh	r5, [r4, #4]
 80024dc:	4337      	orrs	r7, r6
 80024de:	1c2b      	adds	r3, r5, #0
 80024e0:	42bd      	cmp	r5, r7
 80024e2:	d200      	bcs.n	80024e6 <FAC_settings_command_response+0x62>
 80024e4:	1c3b      	adds	r3, r7, #0
	if (v > settings[code].max_value)
 80024e6:	1840      	adds	r0, r0, r1
 80024e8:	88c2      	ldrh	r2, [r0, #6]
 80024ea:	b299      	uxth	r1, r3
 80024ec:	4291      	cmp	r1, r2
 80024ee:	d900      	bls.n	80024f2 <FAC_settings_command_response+0x6e>
 80024f0:	1c13      	adds	r3, r2, #0
	settings[code].value = v;
 80024f2:	8063      	strh	r3, [r4, #2]
}
 80024f4:	e7d6      	b.n	80024a4 <FAC_settings_command_response+0x20>
	array[0] = (uint8_t) ((value >> 8) & 0xFF); // MSB
 80024f6:	466a      	mov	r2, sp
			CDC_Transmit_FS(ping, 2);	// da fare un solo byte
 80024f8:	2102      	movs	r1, #2
	array[0] = (uint8_t) ((value >> 8) & 0xFF); // MSB
 80024fa:	4b17      	ldr	r3, [pc, #92]	@ (8002558 <FAC_settings_command_response+0xd4>)
 80024fc:	8013      	strh	r3, [r2, #0]
	CDC_Transmit_FS(telemetryPocket, sizeof(telemetryPocket));
 80024fe:	4668      	mov	r0, sp
 8002500:	f005 fa1e 	bl	8007940 <CDC_Transmit_FS>
}
 8002504:	e7ce      	b.n	80024a4 <FAC_settings_command_response+0x20>
	telemetryPocket[0] = FAC_USB_COMMAND_TELEMETRY_RESPONSE;
 8002506:	2305      	movs	r3, #5
 8002508:	466a      	mov	r2, sp
 800250a:	466d      	mov	r5, sp
 800250c:	2401      	movs	r4, #1
 800250e:	7013      	strb	r3, [r2, #0]
		uint16_t chValue = FAC_std_receiver_GET_channel(i + 1);
 8002510:	b2e0      	uxtb	r0, r4
 8002512:	f000 f845 	bl	80025a0 <FAC_std_receiver_GET_channel>
	for (int i = 0; i < 8; i++) {
 8002516:	3401      	adds	r4, #1
	array[0] = (uint8_t) ((value >> 8) & 0xFF); // MSB
 8002518:	0a03      	lsrs	r3, r0, #8
 800251a:	706b      	strb	r3, [r5, #1]
	array[1] = (uint8_t) (value & 0xFF);        // LSB
 800251c:	70a8      	strb	r0, [r5, #2]
	for (int i = 0; i < 8; i++) {
 800251e:	3502      	adds	r5, #2
 8002520:	2c09      	cmp	r4, #9
 8002522:	d1f5      	bne.n	8002510 <FAC_settings_command_response+0x8c>
	FAC_settings_uint16_to_bytes(FAC_battery_GET_voltage(), vbat);
 8002524:	f7ff fb38 	bl	8001b98 <FAC_battery_GET_voltage>
	telemetryPocket[17] = vbat[0];
 8002528:	466a      	mov	r2, sp
	array[0] = (uint8_t) ((value >> 8) & 0xFF); // MSB
 800252a:	0a03      	lsrs	r3, r0, #8
	telemetryPocket[17] = vbat[0];
 800252c:	7453      	strb	r3, [r2, #17]
	telemetryPocket[18] = vbat[1];
 800252e:	7490      	strb	r0, [r2, #18]
	telemetryPocket[19] = FAC_battery_GET_type();
 8002530:	f7ff fb3a 	bl	8001ba8 <FAC_battery_GET_type>
 8002534:	466b      	mov	r3, sp
	telemetryPocket[20] = FALSE;	// add the arming value
 8002536:	466a      	mov	r2, sp
	telemetryPocket[19] = FAC_battery_GET_type();
 8002538:	74d8      	strb	r0, [r3, #19]
	telemetryPocket[20] = FALSE;	// add the arming value
 800253a:	2300      	movs	r3, #0
	CDC_Transmit_FS(telemetryPocket, sizeof(telemetryPocket));
 800253c:	2115      	movs	r1, #21
	telemetryPocket[20] = FALSE;	// add the arming value
 800253e:	7513      	strb	r3, [r2, #20]
	CDC_Transmit_FS(telemetryPocket, sizeof(telemetryPocket));
 8002540:	e7dd      	b.n	80024fe <FAC_settings_command_response+0x7a>
			FAC_settings_STORE_ALL_to_eeprom();
 8002542:	f7ff ff61 	bl	8002408 <FAC_settings_STORE_ALL_to_eeprom>
			break;
 8002546:	e7ad      	b.n	80024a4 <FAC_settings_command_response+0x20>
	switch (command_code) {
 8002548:	2000      	movs	r0, #0
 800254a:	e7b9      	b.n	80024c0 <FAC_settings_command_response+0x3c>
 800254c:	20000434 	.word	0x20000434
 8002550:	48000800 	.word	0x48000800
 8002554:	20000000 	.word	0x20000000
 8002558:	ffffd204 	.word	0xffffd204

0800255c <FAC_settings_init>:

void FAC_settings_init(uint8_t bootValue) {
 800255c:	b570      	push	{r4, r5, r6, lr}
	FAC_eeprom_init(bootValue);		// set the "first boot" value
 800255e:	f7ff fbd1 	bl	8001d04 <FAC_eeprom_init>
	if (FAC_eeprom_is_first_time()) {	// if the eeprom doesnt contain any settings yet
 8002562:	f7ff fbb3 	bl	8001ccc <FAC_eeprom_is_first_time>
 8002566:	1e04      	subs	r4, r0, #0
 8002568:	d004      	beq.n	8002574 <FAC_settings_init+0x18>
		// STORE TO THE DEFAULT SETTINGS TO THE EEPROM
		FAC_settings_STORE_ALL_to_eeprom();
 800256a:	f7ff ff4d 	bl	8002408 <FAC_settings_STORE_ALL_to_eeprom>

		FAC_eeprom_WRITE_frist_boot_value_in_eeprom();	// store the new bootValue
 800256e:	f7ff fb69 	bl	8001c44 <FAC_eeprom_WRITE_frist_boot_value_in_eeprom>
	} else {	// if the eeprom already contains settings
		// LOAD FROM EEPROM SAVED SETTINGS
		FAC_settings_LOAD_ALL_from_eeprom();
	}
}
 8002572:	bd70      	pop	{r4, r5, r6, pc}
 8002574:	4d09      	ldr	r5, [pc, #36]	@ (800259c <FAC_settings_init+0x40>)
		FAC_settings_SET_value(i, FAC_eeprom_read_value(i));
 8002576:	b2e0      	uxtb	r0, r4
 8002578:	f7ff fb7c 	bl	8001c74 <FAC_eeprom_read_value>
	if (v < settings[code].min_value)
 800257c:	88aa      	ldrh	r2, [r5, #4]
 800257e:	1c13      	adds	r3, r2, #0
 8002580:	4282      	cmp	r2, r0
 8002582:	d200      	bcs.n	8002586 <FAC_settings_init+0x2a>
 8002584:	1c03      	adds	r3, r0, #0
	if (v > settings[code].max_value)
 8002586:	88ea      	ldrh	r2, [r5, #6]
 8002588:	b299      	uxth	r1, r3
 800258a:	4291      	cmp	r1, r2
 800258c:	d900      	bls.n	8002590 <FAC_settings_init+0x34>
 800258e:	1c13      	adds	r3, r2, #0
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 8002590:	3401      	adds	r4, #1
	settings[code].value = v;
 8002592:	806b      	strh	r3, [r5, #2]
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 8002594:	3508      	adds	r5, #8
 8002596:	2c3f      	cmp	r4, #63	@ 0x3f
 8002598:	d1ed      	bne.n	8002576 <FAC_settings_init+0x1a>
 800259a:	e7ea      	b.n	8002572 <FAC_settings_init+0x16>
 800259c:	20000000 	.word	0x20000000

080025a0 <FAC_std_receiver_GET_channel>:

/*
 * @brief calculate the new value of the requested channel
 * @retval return the new channel value if it was correct, otherwise return the old value
 */
uint16_t FAC_std_receiver_GET_channel(uint8_t chNumber) {
 80025a0:	b570      	push	{r4, r5, r6, lr}
	switch (receiver.type) {	// calculate channel / channels according to the type of receiver in use
 80025a2:	4d0a      	ldr	r5, [pc, #40]	@ (80025cc <FAC_std_receiver_GET_channel+0x2c>)
uint16_t FAC_std_receiver_GET_channel(uint8_t chNumber) {
 80025a4:	0004      	movs	r4, r0
	switch (receiver.type) {	// calculate channel / channels according to the type of receiver in use
 80025a6:	7c2b      	ldrb	r3, [r5, #16]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d005      	beq.n	80025b8 <FAC_std_receiver_GET_channel+0x18>
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d008      	beq.n	80025c2 <FAC_std_receiver_GET_channel+0x22>
			break;
		case RECEIVER_TYPE_ELRS:

			break;
	}
	return receiver.channels[chNumber - 1];	// - 1 because the array start from 0 and ands at RECEIVER_CHANNLES_NUMBER-1
 80025b0:	3c01      	subs	r4, #1
 80025b2:	0064      	lsls	r4, r4, #1
 80025b4:	5b28      	ldrh	r0, [r5, r4]
}
 80025b6:	bd70      	pop	{r4, r5, r6, pc}
			if (chNumber <= PWM_RECEIVER_CHANNELS_NUMBER)// update the channel only if the channel exist on this rx type (else it returns the channel number stored on std_receiver without update)
 80025b8:	2804      	cmp	r0, #4
 80025ba:	d8f9      	bhi.n	80025b0 <FAC_std_receiver_GET_channel+0x10>
				FAC_pwm_receiver_calculate_channel_value(chNumber);		// calculate the value of the channel requested
 80025bc:	f7ff fe24 	bl	8002208 <FAC_pwm_receiver_calculate_channel_value>
 80025c0:	e7f6      	b.n	80025b0 <FAC_std_receiver_GET_channel+0x10>
			if (chNumber <= PPM_RECEIVER_CHANNELS_NUMBER)// update the channel only if the channel exist on this rx type (else it returns the channel number stored on std_receiver without update)
 80025c2:	2808      	cmp	r0, #8
 80025c4:	d8f4      	bhi.n	80025b0 <FAC_std_receiver_GET_channel+0x10>
				FAC_ppm_receiver_calculate_channels_values();
 80025c6:	f7ff fda9 	bl	800211c <FAC_ppm_receiver_calculate_channels_values>
 80025ca:	e7f1      	b.n	80025b0 <FAC_std_receiver_GET_channel+0x10>
 80025cc:	20000474 	.word	0x20000474

080025d0 <FAC_std_receiver_new_channel_value>:
/**
 * @brief 		Allows the different types of receiver to set the new value of a specific channel
 * @visibility	Everywhere
 * @retval		Return 0 if the new value was inside the range, 1 if it was outside the range so it is resized to max value allowed
 */
uint8_t FAC_std_receiver_new_channel_value(uint8_t chNumber, uint16_t value) {
 80025d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80025d2:	0006      	movs	r6, r0
	uint16_t valueWithDeadzone = FAC_std_receiver_calculate_dead_zone(value, FAC_settings_GET_value(FAC_SETTINGS_CODE_CHANNELS_DEADZONE_PERCENTAGE), chNumber);
 80025d4:	2012      	movs	r0, #18
uint8_t FAC_std_receiver_new_channel_value(uint8_t chNumber, uint16_t value) {
 80025d6:	000d      	movs	r5, r1
	uint16_t valueWithDeadzone = FAC_std_receiver_calculate_dead_zone(value, FAC_settings_GET_value(FAC_SETTINGS_CODE_CHANNELS_DEADZONE_PERCENTAGE), chNumber);
 80025d8:	f7ff ff24 	bl	8002424 <FAC_settings_GET_value>
 80025dc:	0003      	movs	r3, r0
	uint16_t deadzoneValue = ((maxValue - minValue) / 100 / 2) * deadzonePerc; // calculate the deadzone using the precentage argument on the full range
 80025de:	270a      	movs	r7, #10
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	435f      	muls	r7, r3
	int16_t temp = (int16_t) value;
 80025e4:	b228      	sxth	r0, r5
	if (chNumber != 3) {	// channel 3 always don't have the return spring, so the offset must be only at the extremes
 80025e6:	2e03      	cmp	r6, #3
 80025e8:	d007      	beq.n	80025fa <FAC_std_receiver_new_channel_value+0x2a>
		temp = map_int32(temp, 0, RECEIVER_CHANNEL_RESOLUTION, -RECEIVER_CHANNEL_RESOLUTION, RECEIVER_CHANNEL_RESOLUTION); // change the range of the value
 80025ea:	22fa      	movs	r2, #250	@ 0xfa
 80025ec:	0092      	lsls	r2, r2, #2
 80025ee:	2100      	movs	r1, #0
 80025f0:	4b23      	ldr	r3, [pc, #140]	@ (8002680 <FAC_std_receiver_new_channel_value+0xb0>)
 80025f2:	9200      	str	r2, [sp, #0]
 80025f4:	f7ff fa56 	bl	8001aa4 <map_int32>
 80025f8:	b200      	sxth	r0, r0
	if (value > maxValue)
 80025fa:	23fa      	movs	r3, #250	@ 0xfa
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	429d      	cmp	r5, r3
 8002600:	d900      	bls.n	8002604 <FAC_std_receiver_new_channel_value+0x34>
		temp = maxValue;
 8002602:	0018      	movs	r0, r3
	if (temp + (deadzoneValue*2) >= maxValue)
 8002604:	0079      	lsls	r1, r7, #1
 8002606:	1842      	adds	r2, r0, r1
 8002608:	429a      	cmp	r2, r3
 800260a:	da33      	bge.n	8002674 <FAC_std_receiver_new_channel_value+0xa4>
	else if (temp - (deadzoneValue*2) <= minValue)
 800260c:	4c1d      	ldr	r4, [pc, #116]	@ (8002684 <FAC_std_receiver_new_channel_value+0xb4>)
 800260e:	1a42      	subs	r2, r0, r1
 8002610:	42a2      	cmp	r2, r4
 8002612:	db32      	blt.n	800267a <FAC_std_receiver_new_channel_value+0xaa>
	else if (temp >= -deadzoneValue && temp <= deadzoneValue)
 8002614:	427a      	negs	r2, r7
 8002616:	4290      	cmp	r0, r2
 8002618:	db26      	blt.n	8002668 <FAC_std_receiver_new_channel_value+0x98>
		temp = 0;	// the value is inside the center deadzone
 800261a:	2400      	movs	r4, #0
	else if (temp >= -deadzoneValue && temp <= deadzoneValue)
 800261c:	42b8      	cmp	r0, r7
 800261e:	dd06      	ble.n	800262e <FAC_std_receiver_new_channel_value+0x5e>
		temp = map_int32(temp, 0 + deadzoneValue, maxValue - (deadzoneValue*2), 0, maxValue);
 8002620:	1a5a      	subs	r2, r3, r1
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	0039      	movs	r1, r7
 8002626:	0023      	movs	r3, r4
		temp = map_int32(temp, minValue + (deadzoneValue*2), 0 - deadzoneValue, minValue, 0);
 8002628:	f7ff fa3c 	bl	8001aa4 <map_int32>
 800262c:	b204      	sxth	r4, r0
	if(chNumber != 3){
 800262e:	2e03      	cmp	r6, #3
 8002630:	d008      	beq.n	8002644 <FAC_std_receiver_new_channel_value+0x74>
		temp = map_int32(temp, -RECEIVER_CHANNEL_RESOLUTION, RECEIVER_CHANNEL_RESOLUTION, 0, RECEIVER_CHANNEL_RESOLUTION);
 8002632:	22fa      	movs	r2, #250	@ 0xfa
 8002634:	0092      	lsls	r2, r2, #2
 8002636:	0020      	movs	r0, r4
 8002638:	2300      	movs	r3, #0
 800263a:	4911      	ldr	r1, [pc, #68]	@ (8002680 <FAC_std_receiver_new_channel_value+0xb0>)
 800263c:	9200      	str	r2, [sp, #0]
 800263e:	f7ff fa31 	bl	8001aa4 <map_int32>
 8002642:	b204      	sxth	r4, r0
	if (v > RECEIVER_CHANNEL_RESOLUTION - 1) {	// -1 because number 0 is considered so 1000 step means 0 to 999
 8002644:	23fa      	movs	r3, #250	@ 0xfa
 8002646:	1c22      	adds	r2, r4, #0
 8002648:	b2a4      	uxth	r4, r4
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	429c      	cmp	r4, r3
 800264e:	d301      	bcc.n	8002654 <FAC_std_receiver_new_channel_value+0x84>
 8002650:	4b0d      	ldr	r3, [pc, #52]	@ (8002688 <FAC_std_receiver_new_channel_value+0xb8>)
 8002652:	881a      	ldrh	r2, [r3, #0]
	receiver.channels[chNumber - 1] = v;
 8002654:	4b0d      	ldr	r3, [pc, #52]	@ (800268c <FAC_std_receiver_new_channel_value+0xbc>)
	if (v > RECEIVER_CHANNEL_RESOLUTION - 1) {	// -1 because number 0 is considered so 1000 step means 0 to 999
 8002656:	b290      	uxth	r0, r2
	receiver.channels[chNumber - 1] = v;
 8002658:	3e01      	subs	r6, #1
 800265a:	0076      	lsls	r6, r6, #1
	uint16_t valueStored = FAC_std_receiver_SET_channel(chNumber, valueWithDeadzone);
	if (value != valueStored)
 800265c:	1a28      	subs	r0, r5, r0
	receiver.channels[chNumber - 1] = v;
 800265e:	52f2      	strh	r2, [r6, r3]
	if (value != valueStored)
 8002660:	1e43      	subs	r3, r0, #1
 8002662:	4198      	sbcs	r0, r3
		return 1;	// the value stored was not in the range (value stored do not correspond to "value")
	return 0;
}
 8002664:	b2c0      	uxtb	r0, r0
 8002666:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		temp = map_int32(temp, minValue + (deadzoneValue*2), 0 - deadzoneValue, minValue, 0);
 8002668:	4b05      	ldr	r3, [pc, #20]	@ (8002680 <FAC_std_receiver_new_channel_value+0xb0>)
 800266a:	18c9      	adds	r1, r1, r3
 800266c:	2300      	movs	r3, #0
 800266e:	9300      	str	r3, [sp, #0]
 8002670:	4b03      	ldr	r3, [pc, #12]	@ (8002680 <FAC_std_receiver_new_channel_value+0xb0>)
 8002672:	e7d9      	b.n	8002628 <FAC_std_receiver_new_channel_value+0x58>
		temp = maxValue;
 8002674:	24fa      	movs	r4, #250	@ 0xfa
 8002676:	00a4      	lsls	r4, r4, #2
 8002678:	e7d9      	b.n	800262e <FAC_std_receiver_new_channel_value+0x5e>
		temp = minValue;
 800267a:	4c01      	ldr	r4, [pc, #4]	@ (8002680 <FAC_std_receiver_new_channel_value+0xb0>)
 800267c:	e7d7      	b.n	800262e <FAC_std_receiver_new_channel_value+0x5e>
 800267e:	46c0      	nop			@ (mov r8, r8)
 8002680:	fffffc18 	.word	0xfffffc18
 8002684:	fffffc19 	.word	0xfffffc19
 8002688:	08007dbe 	.word	0x08007dbe
 800268c:	20000474 	.word	0x20000474

08002690 <FAC_std_reciever_init>:
/**
 * @brief 	Initialize the std_reciever with all channels to zero, and initialize the correct receiver type
 * @visibility	Everywhere
 * @note  	It must be used at the firmware start up only
 */
void FAC_std_reciever_init(uint8_t type) {
 8002690:	b570      	push	{r4, r5, r6, lr}
 8002692:	0004      	movs	r4, r0
	for (int i = 0; i < RECEIVER_CHANNELS_NUMBER; i++) {	// initialize all the channels value to zero
		receiver.channels[i] = 0;
 8002694:	4d08      	ldr	r5, [pc, #32]	@ (80026b8 <FAC_std_reciever_init+0x28>)
 8002696:	2210      	movs	r2, #16
 8002698:	2100      	movs	r1, #0
 800269a:	0028      	movs	r0, r5
 800269c:	f005 fb0d 	bl	8007cba <memset>
	}
	receiver.type = type;
 80026a0:	742c      	strb	r4, [r5, #16]
	switch (receiver.type) {
 80026a2:	2c00      	cmp	r4, #0
 80026a4:	d002      	beq.n	80026ac <FAC_std_reciever_init+0x1c>
 80026a6:	2c01      	cmp	r4, #1
 80026a8:	d003      	beq.n	80026b2 <FAC_std_reciever_init+0x22>
			break;
		case RECEIVER_TYPE_ELRS:
			// INITIALZE THIS TYPE OF RECEIVER..
			break;
	}
}
 80026aa:	bd70      	pop	{r4, r5, r6, pc}
			FAC_pwm_receiver_init();
 80026ac:	f7ff fdea 	bl	8002284 <FAC_pwm_receiver_init>
			break;
 80026b0:	e7fb      	b.n	80026aa <FAC_std_reciever_init+0x1a>
			FAC_ppm_receiver_init();
 80026b2:	f7ff fd5d 	bl	8002170 <FAC_ppm_receiver_init>
}
 80026b6:	e7f8      	b.n	80026aa <FAC_std_reciever_init+0x1a>
 80026b8:	20000474 	.word	0x20000474

080026bc <HAL_GPIO_EXTI_Callback>:
 * @visibility	Everywhere
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
	/* check the edge that triggered the interrupt */
	GPIO_PinState edge;
	switch (GPIO_Pin) {
 80026bc:	2380      	movs	r3, #128	@ 0x80
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80026be:	b510      	push	{r4, lr}
		case CH4_Pin:	// the only pin with port A
			edge = HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin);
			break;
		default:	// other pins has port B
			edge = HAL_GPIO_ReadPin(GPIOB, GPIO_Pin);
 80026c0:	0001      	movs	r1, r0
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80026c2:	0004      	movs	r4, r0
	switch (GPIO_Pin) {
 80026c4:	021b      	lsls	r3, r3, #8
 80026c6:	4298      	cmp	r0, r3
 80026c8:	d10a      	bne.n	80026e0 <HAL_GPIO_EXTI_Callback+0x24>
			edge = HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin);
 80026ca:	2090      	movs	r0, #144	@ 0x90
 80026cc:	05c0      	lsls	r0, r0, #23
			edge = HAL_GPIO_ReadPin(GPIOB, GPIO_Pin);
 80026ce:	f001 fad9 	bl	8003c84 <HAL_GPIO_ReadPin>
			break;
	}

	switch (receiver.type) {
 80026d2:	4b09      	ldr	r3, [pc, #36]	@ (80026f8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80026d4:	7c1b      	ldrb	r3, [r3, #16]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d004      	beq.n	80026e4 <HAL_GPIO_EXTI_Callback+0x28>
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d006      	beq.n	80026ec <HAL_GPIO_EXTI_Callback+0x30>
			if (GPIO_Pin == CH1_Pin)	// only on ch1 arrives ppm signal from FS2A receiver
				FAC_ppm_receiver_Callback(edge);
			break;
			// NOT USED FOR NRF24 AND ELRS BECAUSE THEY USE A SERIA CONNECTION TO COMUNICATE
	}
}
 80026de:	bd10      	pop	{r4, pc}
			edge = HAL_GPIO_ReadPin(GPIOB, GPIO_Pin);
 80026e0:	4806      	ldr	r0, [pc, #24]	@ (80026fc <HAL_GPIO_EXTI_Callback+0x40>)
 80026e2:	e7f4      	b.n	80026ce <HAL_GPIO_EXTI_Callback+0x12>
			FAC_pwm_receiver_Callback(edge, GPIO_Pin);
 80026e4:	0021      	movs	r1, r4
 80026e6:	f7ff fd57 	bl	8002198 <FAC_pwm_receiver_Callback>
			break;
 80026ea:	e7f8      	b.n	80026de <HAL_GPIO_EXTI_Callback+0x22>
			if (GPIO_Pin == CH1_Pin)	// only on ch1 arrives ppm signal from FS2A receiver
 80026ec:	2c20      	cmp	r4, #32
 80026ee:	d1f6      	bne.n	80026de <HAL_GPIO_EXTI_Callback+0x22>
				FAC_ppm_receiver_Callback(edge);
 80026f0:	f7ff fcf4 	bl	80020dc <FAC_ppm_receiver_Callback>
}
 80026f4:	e7f3      	b.n	80026de <HAL_GPIO_EXTI_Callback+0x22>
 80026f6:	46c0      	nop			@ (mov r8, r8)
 80026f8:	20000474 	.word	0x20000474
 80026fc:	48000400 	.word	0x48000400

08002700 <FAC_functions_GET_output>:
}

/* ----------------------PUBBLIC FUNCTIONS---------------------- */

float FAC_functions_GET_output(uint8_t functionNumber) {
	return sFunctions.special_functions_outouts[functionNumber];
 8002700:	4b02      	ldr	r3, [pc, #8]	@ (800270c <FAC_functions_GET_output+0xc>)
 8002702:	3018      	adds	r0, #24
 8002704:	0080      	lsls	r0, r0, #2
 8002706:	181b      	adds	r3, r3, r0
 8002708:	6858      	ldr	r0, [r3, #4]
}
 800270a:	4770      	bx	lr
 800270c:	20000488 	.word	0x20000488

08002710 <FAC_functions_GET_input>:

float FAC_functions_GET_input(uint8_t functionNumber) {
	return sFunctions.special_functions_inputs[functionNumber];
 8002710:	4b02      	ldr	r3, [pc, #8]	@ (800271c <FAC_functions_GET_input+0xc>)
 8002712:	3004      	adds	r0, #4
 8002714:	0080      	lsls	r0, r0, #2
 8002716:	181b      	adds	r3, r3, r0
 8002718:	6858      	ldr	r0, [r3, #4]
}
 800271a:	4770      	bx	lr
 800271c:	20000488 	.word	0x20000488

08002720 <FAC_functions_SET_output>:

void FAC_functions_SET_output(uint8_t functionNumber, float outputValue) {
	sFunctions.special_functions_outouts[functionNumber] = outputValue;
 8002720:	4b02      	ldr	r3, [pc, #8]	@ (800272c <FAC_functions_SET_output+0xc>)
 8002722:	3018      	adds	r0, #24
 8002724:	0080      	lsls	r0, r0, #2
 8002726:	181b      	adds	r3, r3, r0
 8002728:	6059      	str	r1, [r3, #4]
}
 800272a:	4770      	bx	lr
 800272c:	20000488 	.word	0x20000488

08002730 <FAC_functions_update_inputs>:
/*
 * @brief		Take all the input value and calculate the normalized value
 * @IMPORTANT	!!!! MUST BE CALLED AFTER EACH CALL OF THE FUCTIONS UPDATE !!!!
 * @note		take in input the settings input array from settings
 */
void FAC_functions_update_inputs() {
 8002730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002732:	4d13      	ldr	r5, [pc, #76]	@ (8002780 <FAC_functions_update_inputs+0x50>)
//			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]
//
//			FAC_functions_SET_input(i, inputValue);	// store the value into the struct array (where all mixes will take them)
//		}
//	}
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {
 8002734:	2400      	movs	r4, #0
 8002736:	002f      	movs	r7, r5
void FAC_functions_update_inputs() {
 8002738:	b085      	sub	sp, #20
	return sFunctions.special_functions_input_channels[functionNumber];
 800273a:	5d3e      	ldrb	r6, [r7, r4]
		uint8_t chNumber = FAC_functions_GET_input_channel_number(i);	// get channel number corresponding to the input evaluated

		if (chNumber != 0) {	// if this channel is valid
 800273c:	2e00      	cmp	r6, #0
 800273e:	d019      	beq.n	8002774 <FAC_functions_update_inputs+0x44>
			uint16_t receiverResolution = FAC_settings_GET_value(FAC_SETTINGS_CODE_RECEIVER_RESOLUTION);
 8002740:	2014      	movs	r0, #20
 8002742:	f7ff fe6f 	bl	8002424 <FAC_settings_GET_value>
 8002746:	9002      	str	r0, [sp, #8]
			uint16_t rxValue = FAC_std_receiver_GET_channel(chNumber);
 8002748:	0030      	movs	r0, r6
 800274a:	f7ff ff29 	bl	80025a0 <FAC_std_receiver_GET_channel>
			float chValue = (float) (rxValue) / (float) (receiverResolution);	// get the receiver channel value
 800274e:	f7fe ffc3 	bl	80016d8 <__aeabi_ui2f>
 8002752:	9003      	str	r0, [sp, #12]
 8002754:	9802      	ldr	r0, [sp, #8]
 8002756:	f7fe ffbf 	bl	80016d8 <__aeabi_ui2f>
			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]
 800275a:	26fe      	movs	r6, #254	@ 0xfe
			float chValue = (float) (rxValue) / (float) (receiverResolution);	// get the receiver channel value
 800275c:	1c01      	adds	r1, r0, #0
			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]
 800275e:	05b6      	lsls	r6, r6, #22
			float chValue = (float) (rxValue) / (float) (receiverResolution);	// get the receiver channel value
 8002760:	9803      	ldr	r0, [sp, #12]
 8002762:	f7fe fa0d 	bl	8000b80 <__aeabi_fdiv>
			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]
 8002766:	2100      	movs	r1, #0
 8002768:	4b06      	ldr	r3, [pc, #24]	@ (8002784 <FAC_functions_update_inputs+0x54>)
 800276a:	9600      	str	r6, [sp, #0]
 800276c:	1c32      	adds	r2, r6, #0
 800276e:	f7ff f9ad 	bl	8001acc <map_float>
	sFunctions.special_functions_inputs[functionNumber] = inputValue;
 8002772:	6168      	str	r0, [r5, #20]
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {
 8002774:	3401      	adds	r4, #1
 8002776:	3504      	adds	r5, #4
 8002778:	2c14      	cmp	r4, #20
 800277a:	d1de      	bne.n	800273a <FAC_functions_update_inputs+0xa>

			FAC_functions_SET_input(i, inputValue);	// store the value into the struct array (where all mixes will take them)
		}
	}
}
 800277c:	b005      	add	sp, #20
 800277e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002780:	20000488 	.word	0x20000488
 8002784:	bf800000 	.word	0xbf800000

08002788 <FAC_functions_update>:

/*
 * @brief	this function update the special function output corresponding to the id given
 * @note	Some function can be used for multiple times (ex: direct link to channel, each id is a different function input for the same algorithm)
 */
void FAC_functions_update(uint8_t sFunctionID) {
 8002788:	b510      	push	{r4, lr}
	switch (sFunctionID) {
 800278a:	2807      	cmp	r0, #7
 800278c:	d801      	bhi.n	8002792 <FAC_functions_update+0xa>
		case FAC_SPECIAL_FUNCTION_DIRECT_LINK_TO_CHANNEL_4TH:
		case FAC_SPECIAL_FUNCTION_DIRECT_LINK_TO_CHANNEL_5TH:
		case FAC_SPECIAL_FUNCTION_DIRECT_LINK_TO_CHANNEL_6TH:
		case FAC_SPECIAL_FUNCTION_DIRECT_LINK_TO_CHANNEL_7TH:
		case FAC_SPECIAL_FUNCTION_DIRECT_LINK_TO_CHANNEL_8TH:
			FAC_direct_link_function_update(sFunctionID);
 800278e:	f000 f897 	bl	80028c0 <FAC_direct_link_function_update>
			 case FAC_SPECIAL_FUNCTION_<NAME>:
			 FAC_<name>_function_update(sFunctionID);
			 break;
			 */
	}
}
 8002792:	bd10      	pop	{r4, pc}

08002794 <FAC_functions_init>:
/*
 * @brief		Initialize the special functions struct
 * @IMPORTANT	!! BEFORE CALLING THIS FUNCTION MAKE SECURE TO LOAD SETTINGS FROM EEPROM !!
 * @note		initialized to zero (all disabled all mix input and output)
 */
void FAC_functions_init() {
 8002794:	b570      	push	{r4, r5, r6, lr}
 8002796:	4d08      	ldr	r5, [pc, #32]	@ (80027b8 <FAC_functions_init+0x24>)
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 8002798:	2400      	movs	r4, #0
 800279a:	002e      	movs	r6, r5
		FAC_functions_SET_input_channels(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_SPECIAL_FUNCTION1_INPUT_CHANNEL + i));
 800279c:	0020      	movs	r0, r4
 800279e:	3026      	adds	r0, #38	@ 0x26
 80027a0:	b2c0      	uxtb	r0, r0
 80027a2:	f7ff fe3f 	bl	8002424 <FAC_settings_GET_value>
	sFunctions.special_functions_inputs[functionNumber] = inputValue;
 80027a6:	2300      	movs	r3, #0
		FAC_functions_SET_input_channels(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_SPECIAL_FUNCTION1_INPUT_CHANNEL + i));
 80027a8:	5530      	strb	r0, [r6, r4]
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 80027aa:	3401      	adds	r4, #1
	sFunctions.special_functions_inputs[functionNumber] = inputValue;
 80027ac:	616b      	str	r3, [r5, #20]
	sFunctions.special_functions_outouts[functionNumber] = outputValue;
 80027ae:	666b      	str	r3, [r5, #100]	@ 0x64
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 80027b0:	3504      	adds	r5, #4
 80027b2:	2c14      	cmp	r4, #20
 80027b4:	d1f2      	bne.n	800279c <FAC_functions_init+0x8>
		FAC_functions_SET_input(i, 0.0f);
		FAC_functions_SET_output(i, 0.0f);
	}
}
 80027b6:	bd70      	pop	{r4, r5, r6, pc}
 80027b8:	20000488 	.word	0x20000488

080027bc <FAC_mixes_GET_output>:
}

/* ----------------------PUBBLIC FUNCTIONS---------------------- */

float FAC_mixes_GET_output(uint8_t outputNumber) {
	return mixes.mix_output[outputNumber];
 80027bc:	4b02      	ldr	r3, [pc, #8]	@ (80027c8 <FAC_mixes_GET_output+0xc>)
 80027be:	300c      	adds	r0, #12
 80027c0:	0080      	lsls	r0, r0, #2
 80027c2:	181b      	adds	r3, r3, r0
 80027c4:	6858      	ldr	r0, [r3, #4]
}
 80027c6:	4770      	bx	lr
 80027c8:	2000053c 	.word	0x2000053c

080027cc <FAC_mixes_GET_input>:

float FAC_mixes_GET_input(uint8_t inputNumber) {
	return mixes.mix_input[inputNumber];
 80027cc:	4b02      	ldr	r3, [pc, #8]	@ (80027d8 <FAC_mixes_GET_input+0xc>)
 80027ce:	3002      	adds	r0, #2
 80027d0:	0080      	lsls	r0, r0, #2
 80027d2:	181b      	adds	r3, r3, r0
 80027d4:	6858      	ldr	r0, [r3, #4]
}
 80027d6:	4770      	bx	lr
 80027d8:	2000053c 	.word	0x2000053c

080027dc <FAC_mixes_update_mix_outputs>:
/*
 * @brief		Take all the outputs value given by the mix and copy them into the mixes output array
 * @IMPORTANT	!!!! MUST BE CALLED AFTER EACH CALL OF THE MIX UPDATE !!!!
 * @note		this function will not modify the value of the single mix output array
 */
void FAC_mixes_update_mix_outputs(float mix_output[]) {
 80027dc:	b510      	push	{r4, lr}
	mixes.mix_output[outputNumber] = value;
 80027de:	4b03      	ldr	r3, [pc, #12]	@ (80027ec <FAC_mixes_update_mix_outputs+0x10>)
void FAC_mixes_update_mix_outputs(float mix_output[]) {
 80027e0:	0001      	movs	r1, r0
	mixes.mix_output[outputNumber] = value;
 80027e2:	2228      	movs	r2, #40	@ 0x28
 80027e4:	0018      	movs	r0, r3
 80027e6:	f005 fa95 	bl	8007d14 <memcpy>
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {
		FAC_mixes_SET_output(i, mix_output[i]);
	}
}
 80027ea:	bd10      	pop	{r4, pc}
 80027ec:	20000570 	.word	0x20000570

080027f0 <FAC_mixes_update_mix_inputs>:
/*
 * @brief		Take all the input value and calculate the normalized value
 * @IMPORTANT	!!!! MUST BE CALLED AFTER EACH CALL OF THE MIX UPDATE !!!!
 * @note		take in input the settings input array from settings
 */
void FAC_mixes_update_mix_inputs() {
 80027f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027f2:	4d19      	ldr	r5, [pc, #100]	@ (8002858 <FAC_mixes_update_mix_inputs+0x68>)
 80027f4:	2401      	movs	r4, #1
 80027f6:	002f      	movs	r7, r5
 80027f8:	b085      	sub	sp, #20
	return mixes.mix_input_channels_number[inputNumber];
 80027fa:	5d3e      	ldrb	r6, [r7, r4]
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {
		uint8_t chNumber = FAC_mixes_GET_input_channel_number(i);	// get channel number corresponding to the input evaluated

		if (chNumber != 0) {	// if this channel is valid
 80027fc:	2e00      	cmp	r6, #0
 80027fe:	d024      	beq.n	800284a <FAC_mixes_update_mix_inputs+0x5a>
			uint16_t receiverResolution = FAC_settings_GET_value(FAC_SETTINGS_CODE_RECEIVER_RESOLUTION);
 8002800:	2014      	movs	r0, #20
 8002802:	f7ff fe0f 	bl	8002424 <FAC_settings_GET_value>
 8002806:	9002      	str	r0, [sp, #8]
			uint16_t rxValue = FAC_std_receiver_GET_channel(chNumber);
 8002808:	0030      	movs	r0, r6
 800280a:	f7ff fec9 	bl	80025a0 <FAC_std_receiver_GET_channel>
			float chValue = (float) (rxValue) / (float) (receiverResolution);	// get the receiver channel value
 800280e:	f7fe ff63 	bl	80016d8 <__aeabi_ui2f>
 8002812:	9003      	str	r0, [sp, #12]
 8002814:	9802      	ldr	r0, [sp, #8]
 8002816:	f7fe ff5f 	bl	80016d8 <__aeabi_ui2f>
			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]
 800281a:	26fe      	movs	r6, #254	@ 0xfe
			float chValue = (float) (rxValue) / (float) (receiverResolution);	// get the receiver channel value
 800281c:	1c01      	adds	r1, r0, #0
			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]
 800281e:	05b6      	lsls	r6, r6, #22
			float chValue = (float) (rxValue) / (float) (receiverResolution);	// get the receiver channel value
 8002820:	9803      	ldr	r0, [sp, #12]
 8002822:	f7fe f9ad 	bl	8000b80 <__aeabi_fdiv>
			float inputValue = map_float(chValue, 0.0f, 1.0f, -1.0f, 1.0f); // map the channel value to make it standard [-1.0 to 1.0]
 8002826:	9600      	str	r6, [sp, #0]
 8002828:	1c32      	adds	r2, r6, #0
 800282a:	2100      	movs	r1, #0
 800282c:	4b0b      	ldr	r3, [pc, #44]	@ (800285c <FAC_mixes_update_mix_inputs+0x6c>)
 800282e:	f7ff f94d 	bl	8001acc <map_float>
 8002832:	1c06      	adds	r6, r0, #0

			// reverse input if it is reversed
			if(FAC_settings_GET_value(FAC_SETTINGS_CODE_MIX_INPUT1_REVERSED + i)) inputValue = inputValue * (-1.0f) ;
 8002834:	0020      	movs	r0, r4
 8002836:	301d      	adds	r0, #29
 8002838:	b2c0      	uxtb	r0, r0
 800283a:	f7ff fdf3 	bl	8002424 <FAC_settings_GET_value>
 800283e:	2800      	cmp	r0, #0
 8002840:	d002      	beq.n	8002848 <FAC_mixes_update_mix_inputs+0x58>
 8002842:	2380      	movs	r3, #128	@ 0x80
 8002844:	061b      	lsls	r3, r3, #24
 8002846:	18f6      	adds	r6, r6, r3
	mixes.mix_input[inputNumber] = inputValue;
 8002848:	60ee      	str	r6, [r5, #12]
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {
 800284a:	3401      	adds	r4, #1
 800284c:	3504      	adds	r5, #4
 800284e:	2c09      	cmp	r4, #9
 8002850:	d1d3      	bne.n	80027fa <FAC_mixes_update_mix_inputs+0xa>

			FAC_mixes_SET_input(i, inputValue);	// store the value into the struct array (where all mixes will take them)
		}
	}
}
 8002852:	b005      	add	sp, #20
 8002854:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002856:	46c0      	nop			@ (mov r8, r8)
 8002858:	2000053c 	.word	0x2000053c
 800285c:	bf800000 	.word	0xbf800000

08002860 <FAC_mix_update>:
	return mixes.current_mix;
 8002860:	4b03      	ldr	r3, [pc, #12]	@ (8002870 <FAC_mix_update+0x10>)

/*
 *
 *
 */
void FAC_mix_update() {							// 5) of HOW TO MAKE A MIX
 8002862:	b510      	push	{r4, lr}
	uint8_t currentMix = FAC_mixes_GET_current_mix();
	switch (currentMix) {
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d101      	bne.n	800286e <FAC_mix_update+0xe>
		case FAC_MIX_NONE:
			// scrivere funzione di update di questo mix
			break;
		case FAC_MIX_SIMPLE_TANK:
			FAC_simple_tank_mix_update();
 800286a:	f000 f849 	bl	8002900 <FAC_simple_tank_mix_update>
		case FAC_MIX_<NAME>:
			FAC_<name>_mix_update();
		break;
		*/
	}
}
 800286e:	bd10      	pop	{r4, pc}
 8002870:	2000053c 	.word	0x2000053c

08002874 <FAC_mixes_init>:
/*
 * @brief		Initialize the mixes struct
 * @IMPORTANT	!! BEFORE CALLING THIS FUNCTION MAKE SECURE TO LOAD SETTINGS FROM EEPROM !!
 * @note		initialized to zero (all disabled all mix input and output) get the channels of all inputs
 */
void FAC_mixes_init() {
 8002874:	b570      	push	{r4, r5, r6, lr}
	FAC_mixes_SET_current_mix(FAC_settings_GET_value(FAC_SETTINGS_CODE_ACTIVE_MIX));	// get the active mix from the settings
 8002876:	2015      	movs	r0, #21
 8002878:	f7ff fdd4 	bl	8002424 <FAC_settings_GET_value>
	mixes.current_mix = currentMix;
 800287c:	4c0e      	ldr	r4, [pc, #56]	@ (80028b8 <FAC_mixes_init+0x44>)
 800287e:	2516      	movs	r5, #22
 8002880:	0026      	movs	r6, r4
 8002882:	7020      	strb	r0, [r4, #0]

	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {	// set all input channels to zero (no input selected)
		FAC_mixes_SET_input_channel_number(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_MIX_INPUT1_CHANNEL + i));// take from settings the inputvalues
 8002884:	0028      	movs	r0, r5
 8002886:	f7ff fdcd 	bl	8002424 <FAC_settings_GET_value>
 800288a:	7060      	strb	r0, [r4, #1]
		FAC_mixes_SET_input_reversed(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_MIX_INPUT1_REVERSED + i));
 800288c:	0028      	movs	r0, r5
 800288e:	3008      	adds	r0, #8
 8002890:	b2c0      	uxtb	r0, r0
 8002892:	f7ff fdc7 	bl	8002424 <FAC_settings_GET_value>
	mixes.mix_input_reversed[inputNumber] = isReversed;
 8002896:	0023      	movs	r3, r4
 8002898:	332c      	adds	r3, #44	@ 0x2c
		FAC_mixes_SET_input_reversed(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_MIX_INPUT1_REVERSED + i));
 800289a:	7018      	strb	r0, [r3, #0]
		mixes.mix_input[i] = 0.0f;
 800289c:	2300      	movs	r3, #0
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 800289e:	3501      	adds	r5, #1
 80028a0:	b2ed      	uxtb	r5, r5
		mixes.mix_input[i] = 0.0f;
 80028a2:	60f3      	str	r3, [r6, #12]
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 80028a4:	3401      	adds	r4, #1
 80028a6:	3604      	adds	r6, #4
 80028a8:	2d1e      	cmp	r5, #30
 80028aa:	d1eb      	bne.n	8002884 <FAC_mixes_init+0x10>
	}

	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {	// set all output to 0 and set them to non reversed
		mixes.mix_output[i] = 0;
 80028ac:	2228      	movs	r2, #40	@ 0x28
 80028ae:	2100      	movs	r1, #0
 80028b0:	4802      	ldr	r0, [pc, #8]	@ (80028bc <FAC_mixes_init+0x48>)
 80028b2:	f005 fa02 	bl	8007cba <memset>
	}
}
 80028b6:	bd70      	pop	{r4, r5, r6, pc}
 80028b8:	2000053c 	.word	0x2000053c
 80028bc:	20000570 	.word	0x20000570

080028c0 <FAC_direct_link_function_update>:
 *
 * 	direct link from the input, same value
 *
 */

void FAC_direct_link_function_update(uint8_t sFunctionID) {		// 4) of HOW TO MAKE A SPECIAL FUNCTION
 80028c0:	b570      	push	{r4, r5, r6, lr}
 80028c2:	0005      	movs	r5, r0
	// this code must be left as it is, DON'T TOUCH IT!
	uint8_t functionArrayPosition = sFunctionID;// position for the input and output in the functions array
	FAC_functions_update_inputs();
 80028c4:	f7ff ff34 	bl	8002730 <FAC_functions_update_inputs>
	float input = FAC_functions_GET_input(functionArrayPosition);
 80028c8:	0028      	movs	r0, r5
 80028ca:	f7ff ff21 	bl	8002710 <FAC_functions_GET_input>

	output = input;		// direct link to the output

	/* INSERT YOUR CODE HERE -END- */
	// keep outputs in range
	if (output > 1.0f)
 80028ce:	21fe      	movs	r1, #254	@ 0xfe
 80028d0:	0589      	lsls	r1, r1, #22
	float input = FAC_functions_GET_input(functionArrayPosition);
 80028d2:	1c04      	adds	r4, r0, #0
	if (output > 1.0f)
 80028d4:	f7fd fdda 	bl	800048c <__aeabi_fcmpgt>
 80028d8:	2800      	cmp	r0, #0
 80028da:	d107      	bne.n	80028ec <FAC_direct_link_function_update+0x2c>
		output = 1.0f;
	if (output < -1.0f)
 80028dc:	4907      	ldr	r1, [pc, #28]	@ (80028fc <FAC_direct_link_function_update+0x3c>)
 80028de:	1c20      	adds	r0, r4, #0
 80028e0:	f7fd fdc0 	bl	8000464 <__aeabi_fcmplt>
 80028e4:	2800      	cmp	r0, #0
 80028e6:	d003      	beq.n	80028f0 <FAC_direct_link_function_update+0x30>
		output = -1.0f;
 80028e8:	4c04      	ldr	r4, [pc, #16]	@ (80028fc <FAC_direct_link_function_update+0x3c>)
 80028ea:	e001      	b.n	80028f0 <FAC_direct_link_function_update+0x30>
		output = 1.0f;
 80028ec:	24fe      	movs	r4, #254	@ 0xfe
 80028ee:	05a4      	lsls	r4, r4, #22
	// update outputs values on mixes struct
	FAC_functions_SET_output(functionArrayPosition, output);
 80028f0:	0028      	movs	r0, r5
 80028f2:	1c21      	adds	r1, r4, #0
 80028f4:	f7ff ff14 	bl	8002720 <FAC_functions_SET_output>
}
 80028f8:	bd70      	pop	{r4, r5, r6, pc}
 80028fa:	46c0      	nop			@ (mov r8, r8)
 80028fc:	bf800000 	.word	0xbf800000

08002900 <FAC_simple_tank_mix_update>:

/*
 * @brief	Calculate the mix output values
 *
 */
void FAC_simple_tank_mix_update() {											 // 4) of HOW TO MAKE A MIX
 8002900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002902:	b093      	sub	sp, #76	@ 0x4c
	// this code must be left as it is, DON'T TOUCH IT!
	float outputs[MIXES_MAX_OUTPUTS_NUMBER];
	float inputs[MIXES_MAX_INPUTS_NUMBER];
	FAC_mixes_update_mix_inputs();	// update the mix input in base of the settings and rx channels
 8002904:	f7ff ff74 	bl	80027f0 <FAC_mixes_update_mix_inputs>
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {
		outputs[i] = 0.0f;
 8002908:	2228      	movs	r2, #40	@ 0x28
 800290a:	2100      	movs	r1, #0
 800290c:	a808      	add	r0, sp, #32
 800290e:	f005 f9d4 	bl	8007cba <memset>
		}
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {
 8002912:	2400      	movs	r4, #0
		inputs[i] = FAC_mixes_GET_input(i);
 8002914:	b2e0      	uxtb	r0, r4
 8002916:	f7ff ff59 	bl	80027cc <FAC_mixes_GET_input>
 800291a:	466a      	mov	r2, sp
 800291c:	00a3      	lsls	r3, r4, #2
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {
 800291e:	3401      	adds	r4, #1
		inputs[i] = FAC_mixes_GET_input(i);
 8002920:	50d0      	str	r0, [r2, r3]
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {
 8002922:	2c08      	cmp	r4, #8
 8002924:	d1f6      	bne.n	8002914 <FAC_simple_tank_mix_update+0x14>
	 * - in the outputs array you have to write in the same order you written above all outputs for servos and motors
	 * 		outputs values must stay in this range [-1.0, +1.0]
	 */
	// write here the code of your mix

	outputs[OUTPUT_MOTOR_RIGHT] = inputs[INPUT_THROTTLE] + inputs[INPUT_STEERING];
 8002926:	9c00      	ldr	r4, [sp, #0]
 8002928:	9d01      	ldr	r5, [sp, #4]
 800292a:	1c20      	adds	r0, r4, #0
 800292c:	1c29      	adds	r1, r5, #0
 800292e:	f7fd ff35 	bl	800079c <__aeabi_fadd>
	outputs[OUTPUT_MOTOR_LEFT] = inputs[INPUT_THROTTLE] - inputs[INPUT_STEERING];
 8002932:	1c29      	adds	r1, r5, #0
	outputs[OUTPUT_MOTOR_RIGHT] = inputs[INPUT_THROTTLE] + inputs[INPUT_STEERING];
 8002934:	9009      	str	r0, [sp, #36]	@ 0x24
	outputs[OUTPUT_MOTOR_LEFT] = inputs[INPUT_THROTTLE] - inputs[INPUT_STEERING];
 8002936:	1c20      	adds	r0, r4, #0
 8002938:	f7fe fc4a 	bl	80011d0 <__aeabi_fsub>

	/* INSERT YOUR CODE HERE -END- */
	// keep outputs in range
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {
 800293c:	2500      	movs	r5, #0
		if (outputs[i] > 1.0f)
			outputs[i] = 1.0f;
		if (outputs[i] < -1.0f)
 800293e:	4f0f      	ldr	r7, [pc, #60]	@ (800297c <FAC_simple_tank_mix_update+0x7c>)
	outputs[OUTPUT_MOTOR_LEFT] = inputs[INPUT_THROTTLE] - inputs[INPUT_STEERING];
 8002940:	9008      	str	r0, [sp, #32]
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {
 8002942:	ac08      	add	r4, sp, #32
		if (outputs[i] > 1.0f)
 8002944:	21fe      	movs	r1, #254	@ 0xfe
 8002946:	6826      	ldr	r6, [r4, #0]
 8002948:	0589      	lsls	r1, r1, #22
 800294a:	1c30      	adds	r0, r6, #0
 800294c:	f7fd fd9e 	bl	800048c <__aeabi_fcmpgt>
 8002950:	2800      	cmp	r0, #0
 8002952:	d00b      	beq.n	800296c <FAC_simple_tank_mix_update+0x6c>
			outputs[i] = 1.0f;
 8002954:	23fe      	movs	r3, #254	@ 0xfe
 8002956:	059b      	lsls	r3, r3, #22
 8002958:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {
 800295a:	3501      	adds	r5, #1
 800295c:	3404      	adds	r4, #4
 800295e:	2d0a      	cmp	r5, #10
 8002960:	d1f0      	bne.n	8002944 <FAC_simple_tank_mix_update+0x44>
			outputs[i] = -1.0f;
	}
	// update outputs values on mixes struct
	FAC_mixes_update_mix_outputs(outputs);
 8002962:	a808      	add	r0, sp, #32
 8002964:	f7ff ff3a 	bl	80027dc <FAC_mixes_update_mix_outputs>
}
 8002968:	b013      	add	sp, #76	@ 0x4c
 800296a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (outputs[i] < -1.0f)
 800296c:	4903      	ldr	r1, [pc, #12]	@ (800297c <FAC_simple_tank_mix_update+0x7c>)
 800296e:	1c30      	adds	r0, r6, #0
 8002970:	f7fd fd78 	bl	8000464 <__aeabi_fcmplt>
 8002974:	2800      	cmp	r0, #0
 8002976:	d0f0      	beq.n	800295a <FAC_simple_tank_mix_update+0x5a>
			outputs[i] = -1.0f;
 8002978:	6027      	str	r7, [r4, #0]
 800297a:	e7ee      	b.n	800295a <FAC_simple_tank_mix_update+0x5a>
 800297c:	bf800000 	.word	0xbf800000

08002980 <FAC_DMA_pwm_change_freq>:
 * @brief	Change the frequency of the DMA pwm generator
 * @note 	can be useful in case of tone change or simply motor drive frequency change
 */
void FAC_DMA_pwm_change_freq(uint16_t freq) {
	htim1.Init.Period = TIMER_FREQ - 1;
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 8002980:	21fa      	movs	r1, #250	@ 0xfa
void FAC_DMA_pwm_change_freq(uint16_t freq) {
 8002982:	b570      	push	{r4, r5, r6, lr}
	htim1.Init.Period = TIMER_FREQ - 1;
 8002984:	4b07      	ldr	r3, [pc, #28]	@ (80029a4 <FAC_DMA_pwm_change_freq+0x24>)
 8002986:	4c08      	ldr	r4, [pc, #32]	@ (80029a8 <FAC_DMA_pwm_change_freq+0x28>)
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 8002988:	0089      	lsls	r1, r1, #2
 800298a:	4341      	muls	r1, r0
	htim1.Init.Period = TIMER_FREQ - 1;
 800298c:	60e3      	str	r3, [r4, #12]
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 800298e:	4807      	ldr	r0, [pc, #28]	@ (80029ac <FAC_DMA_pwm_change_freq+0x2c>)
 8002990:	f7fd fc6a 	bl	8000268 <__divsi3>
 8002994:	6825      	ldr	r5, [r4, #0]
 8002996:	3801      	subs	r0, #1
 8002998:	62e8      	str	r0, [r5, #44]	@ 0x2c
	HAL_TIM_Base_Start(&htim1);
 800299a:	0020      	movs	r0, r4
 800299c:	f003 f882 	bl	8005aa4 <HAL_TIM_Base_Start>
}
 80029a0:	bd70      	pop	{r4, r5, r6, pc}
 80029a2:	46c0      	nop			@ (mov r8, r8)
 80029a4:	02dc6bff 	.word	0x02dc6bff
 80029a8:	20001758 	.word	0x20001758
 80029ac:	02dc6c00 	.word	0x02dc6c00

080029b0 <initDMApwm>:

void initDMApwm(uint16_t freq) {
 80029b0:	b570      	push	{r4, r5, r6, lr}
	// set the frequency
	htim1.Init.Period = TIMER_FREQ - 1;
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 80029b2:	26fa      	movs	r6, #250	@ 0xfa
 80029b4:	0001      	movs	r1, r0
	htim1.Init.Period = TIMER_FREQ - 1;
 80029b6:	4c11      	ldr	r4, [pc, #68]	@ (80029fc <initDMApwm+0x4c>)
 80029b8:	4b11      	ldr	r3, [pc, #68]	@ (8002a00 <initDMApwm+0x50>)
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 80029ba:	00b6      	lsls	r6, r6, #2
 80029bc:	4371      	muls	r1, r6
	htim1.Init.Period = TIMER_FREQ - 1;
 80029be:	60e3      	str	r3, [r4, #12]
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 80029c0:	4810      	ldr	r0, [pc, #64]	@ (8002a04 <initDMApwm+0x54>)
 80029c2:	f7fd fc51 	bl	8000268 <__divsi3>
 80029c6:	6825      	ldr	r5, [r4, #0]
 80029c8:	3801      	subs	r0, #1
 80029ca:	62e8      	str	r0, [r5, #44]	@ 0x2c
//	htim2.Init.Period = TIMER_FREQ - 1;
//	htim2.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
	// start timers
	HAL_TIM_Base_Start(&htim1);
 80029cc:	0020      	movs	r0, r4
 80029ce:	f003 f869 	bl	8005aa4 <HAL_TIM_Base_Start>
//	HAL_TIM_Base_Start(&htim2);

	// configure DMAs
	HAL_DMA_Start(&hdma_tim1_up, (uint32_t) &(dataA[0]), (uint32_t) &(GPIOA->BSRR), sizeof(dataA) / sizeof(dataA[0]));
 80029d2:	4d0d      	ldr	r5, [pc, #52]	@ (8002a08 <initDMApwm+0x58>)
 80029d4:	0033      	movs	r3, r6
 80029d6:	0029      	movs	r1, r5
 80029d8:	4a0c      	ldr	r2, [pc, #48]	@ (8002a0c <initDMApwm+0x5c>)
 80029da:	480d      	ldr	r0, [pc, #52]	@ (8002a10 <initDMApwm+0x60>)
 80029dc:	f000 ffe0 	bl	80039a0 <HAL_DMA_Start>
//	HAL_DMA_Start(&hdma_tim2_up, (uint32_t) &(dataB[0]), (uint32_t) &(GPIOB->BSRR), sizeof(dataB) / sizeof(dataB[0]));

	// starts DMAs
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 80029e0:	2380      	movs	r3, #128	@ 0x80
 80029e2:	6822      	ldr	r2, [r4, #0]
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	68d1      	ldr	r1, [r2, #12]
		softpwmbuffer[i] = 0;
 80029e8:	0028      	movs	r0, r5
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 80029ea:	430b      	orrs	r3, r1
 80029ec:	60d3      	str	r3, [r2, #12]
		softpwmbuffer[i] = 0;
 80029ee:	22fa      	movs	r2, #250	@ 0xfa
 80029f0:	2100      	movs	r1, #0
 80029f2:	0112      	lsls	r2, r2, #4
 80029f4:	f005 f961 	bl	8007cba <memset>
//	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);

	// set the PWMs to 0
	zeroSoftPWM(dataA);
//	zeroSoftPWM(dataB);
}
 80029f8:	bd70      	pop	{r4, r5, r6, pc}
 80029fa:	46c0      	nop			@ (mov r8, r8)
 80029fc:	20001758 	.word	0x20001758
 8002a00:	02dc6bff 	.word	0x02dc6bff
 8002a04:	02dc6c00 	.word	0x02dc6c00
 8002a08:	20000598 	.word	0x20000598
 8002a0c:	48000018 	.word	0x48000018
 8002a10:	20001684 	.word	0x20001684

08002a14 <setDMApwmDuty>:

uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
	uint8_t r = 0;
	if (port == GPIOA) {
 8002a14:	2390      	movs	r3, #144	@ 0x90
uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 8002a16:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (port == GPIOA) {
 8002a18:	05db      	lsls	r3, r3, #23
uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 8002a1a:	0004      	movs	r4, r0
	uint8_t r = 0;
 8002a1c:	2000      	movs	r0, #0
	if (port == GPIOA) {
 8002a1e:	429c      	cmp	r4, r3
 8002a20:	d110      	bne.n	8002a44 <setDMApwmDuty+0x30>
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8002a22:	43cb      	mvns	r3, r1
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 8002a24:	040d      	lsls	r5, r1, #16
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 8002a26:	43ef      	mvns	r7, r5
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8002a28:	469c      	mov	ip, r3
 8002a2a:	4c09      	ldr	r4, [pc, #36]	@ (8002a50 <setDMApwmDuty+0x3c>)
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 8002a2c:	6823      	ldr	r3, [r4, #0]
		if (i < duty) { //set pin
 8002a2e:	4282      	cmp	r2, r0
 8002a30:	d909      	bls.n	8002a46 <setDMApwmDuty+0x32>
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 8002a32:	403b      	ands	r3, r7
			softpwmbuffer[i] |= (uint32_t) pin;
 8002a34:	430b      	orrs	r3, r1
 8002a36:	c408      	stmia	r4!, {r3}
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8002a38:	23fa      	movs	r3, #250	@ 0xfa
 8002a3a:	3001      	adds	r0, #1
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4298      	cmp	r0, r3
 8002a40:	d1f4      	bne.n	8002a2c <setDMApwmDuty+0x18>
		setSoftPWM(pin, duty, (uint32_t*) &dataA);
		r = 1;
 8002a42:	2001      	movs	r0, #1
//	if (port == GPIOB) {
//		setSoftPWM(pin, duty, (uint32_t*) &dataB);
//		r = 1;
//	}
	return r;	// 1 = ok, 0 = no compatible port found
}
 8002a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8002a46:	4666      	mov	r6, ip
 8002a48:	4033      	ands	r3, r6
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 8002a4a:	432b      	orrs	r3, r5
 8002a4c:	e7f3      	b.n	8002a36 <setDMApwmDuty+0x22>
 8002a4e:	46c0      	nop			@ (mov r8, r8)
 8002a50:	20000598 	.word	0x20000598

08002a54 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8002a54:	b530      	push	{r4, r5, lr}
 8002a56:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002a58:	220c      	movs	r2, #12
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	a801      	add	r0, sp, #4
 8002a5e:	f005 f92c 	bl	8007cba <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002a62:	2208      	movs	r2, #8
  hadc.Instance = ADC1;
 8002a64:	4c1a      	ldr	r4, [pc, #104]	@ (8002ad0 <MX_ADC_Init+0x7c>)
 8002a66:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad4 <MX_ADC_Init+0x80>)
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002a68:	6162      	str	r2, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002a6a:	2280      	movs	r2, #128	@ 0x80
 8002a6c:	0252      	lsls	r2, r2, #9
 8002a6e:	61a2      	str	r2, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a70:	22c2      	movs	r2, #194	@ 0xc2
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002a72:	2500      	movs	r5, #0
  hadc.Instance = ADC1;
 8002a74:	6023      	str	r3, [r4, #0]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002a76:	2301      	movs	r3, #1
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a78:	32ff      	adds	r2, #255	@ 0xff
 8002a7a:	61e2      	str	r2, [r4, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc.Init.DMAContinuousRequests = ENABLE;
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002a7c:	0020      	movs	r0, r4
  hadc.Init.DMAContinuousRequests = ENABLE;
 8002a7e:	1d62      	adds	r2, r4, #5
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002a80:	6065      	str	r5, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002a82:	60a5      	str	r5, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a84:	60e5      	str	r5, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002a86:	6123      	str	r3, [r4, #16]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a88:	6225      	str	r5, [r4, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8002a8a:	77d3      	strb	r3, [r2, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002a8c:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002a8e:	f000 fcf3 	bl	8003478 <HAL_ADC_Init>
 8002a92:	42a8      	cmp	r0, r5
 8002a94:	d001      	beq.n	8002a9a <MX_ADC_Init+0x46>
  {
    Error_Handler();
 8002a96:	f000 f9f3 	bl	8002e80 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002a9a:	2380      	movs	r3, #128	@ 0x80
 8002a9c:	015b      	lsls	r3, r3, #5
 8002a9e:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002aa0:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002aa2:	0020      	movs	r0, r4
 8002aa4:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_0;
 8002aa6:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002aa8:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002aaa:	f000 fe1f 	bl	80036ec <HAL_ADC_ConfigChannel>
 8002aae:	2800      	cmp	r0, #0
 8002ab0:	d001      	beq.n	8002ab6 <MX_ADC_Init+0x62>
  {
    Error_Handler();
 8002ab2:	f000 f9e5 	bl	8002e80 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002ab6:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002ab8:	0020      	movs	r0, r4
 8002aba:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_1;
 8002abc:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002abe:	f000 fe15 	bl	80036ec <HAL_ADC_ConfigChannel>
 8002ac2:	2800      	cmp	r0, #0
 8002ac4:	d001      	beq.n	8002aca <MX_ADC_Init+0x76>
  {
    Error_Handler();
 8002ac6:	f000 f9db 	bl	8002e80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002aca:	b005      	add	sp, #20
 8002acc:	bd30      	pop	{r4, r5, pc}
 8002ace:	46c0      	nop			@ (mov r8, r8)
 8002ad0:	2000157c 	.word	0x2000157c
 8002ad4:	40012400 	.word	0x40012400

08002ad8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002ad8:	b530      	push	{r4, r5, lr}
 8002ada:	0005      	movs	r5, r0
 8002adc:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ade:	2214      	movs	r2, #20
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	a803      	add	r0, sp, #12
 8002ae4:	f005 f8e9 	bl	8007cba <memset>
  if(adcHandle->Instance==ADC1)
 8002ae8:	4b1c      	ldr	r3, [pc, #112]	@ (8002b5c <HAL_ADC_MspInit+0x84>)
 8002aea:	682a      	ldr	r2, [r5, #0]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d133      	bne.n	8002b58 <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002af0:	2180      	movs	r1, #128	@ 0x80
 8002af2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b60 <HAL_ADC_MspInit+0x88>)
 8002af4:	0089      	lsls	r1, r1, #2
 8002af6:	699a      	ldr	r2, [r3, #24]
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002af8:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002afa:	430a      	orrs	r2, r1
 8002afc:	619a      	str	r2, [r3, #24]
 8002afe:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b00:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b02:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b04:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b06:	9201      	str	r2, [sp, #4]
 8002b08:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0a:	695a      	ldr	r2, [r3, #20]
 8002b0c:	0289      	lsls	r1, r1, #10
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	615a      	str	r2, [r3, #20]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	400b      	ands	r3, r1
 8002b16:	9302      	str	r3, [sp, #8]
 8002b18:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 8002b1a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 8002b1e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b20:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b22:	f000 fff1 	bl	8003b08 <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002b26:	2280      	movs	r2, #128	@ 0x80
    hdma_adc.Instance = DMA1_Channel1;
 8002b28:	4c0e      	ldr	r4, [pc, #56]	@ (8002b64 <HAL_ADC_MspInit+0x8c>)
 8002b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b68 <HAL_ADC_MspInit+0x90>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002b2c:	60e2      	str	r2, [r4, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b2e:	1892      	adds	r2, r2, r2
 8002b30:	6122      	str	r2, [r4, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b32:	2280      	movs	r2, #128	@ 0x80
 8002b34:	00d2      	lsls	r2, r2, #3
    hdma_adc.Instance = DMA1_Channel1;
 8002b36:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b38:	6162      	str	r2, [r4, #20]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b3a:	2300      	movs	r3, #0
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002b3c:	2220      	movs	r2, #32
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002b3e:	0020      	movs	r0, r4
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b40:	6063      	str	r3, [r4, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b42:	60a3      	str	r3, [r4, #8]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002b44:	61a2      	str	r2, [r4, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002b46:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002b48:	f000 fef8 	bl	800393c <HAL_DMA_Init>
 8002b4c:	2800      	cmp	r0, #0
 8002b4e:	d001      	beq.n	8002b54 <HAL_ADC_MspInit+0x7c>
    {
      Error_Handler();
 8002b50:	f000 f996 	bl	8002e80 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8002b54:	632c      	str	r4, [r5, #48]	@ 0x30
 8002b56:	6265      	str	r5, [r4, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002b58:	b009      	add	sp, #36	@ 0x24
 8002b5a:	bd30      	pop	{r4, r5, pc}
 8002b5c:	40012400 	.word	0x40012400
 8002b60:	40021000 	.word	0x40021000
 8002b64:	20001538 	.word	0x20001538
 8002b68:	40020008 	.word	0x40020008

08002b6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002b6c:	b507      	push	{r0, r1, r2, lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b6e:	2101      	movs	r1, #1
 8002b70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba4 <MX_DMA_Init+0x38>)

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002b72:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b74:	695a      	ldr	r2, [r3, #20]
 8002b76:	430a      	orrs	r2, r1
 8002b78:	615a      	str	r2, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002b7a:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	400b      	ands	r3, r1
 8002b80:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002b82:	0011      	movs	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b84:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002b86:	f000 fe89 	bl	800389c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002b8a:	2009      	movs	r0, #9
 8002b8c:	f000 feb0 	bl	80038f0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8002b90:	2200      	movs	r2, #0
 8002b92:	200b      	movs	r0, #11
 8002b94:	0011      	movs	r1, r2
 8002b96:	f000 fe81 	bl	800389c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8002b9a:	200b      	movs	r0, #11
 8002b9c:	f000 fea8 	bl	80038f0 <HAL_NVIC_EnableIRQ>

}
 8002ba0:	bd07      	pop	{r0, r1, r2, pc}
 8002ba2:	46c0      	nop			@ (mov r8, r8)
 8002ba4:	40021000 	.word	0x40021000

08002ba8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002baa:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bac:	2214      	movs	r2, #20
 8002bae:	2100      	movs	r1, #0
 8002bb0:	a805      	add	r0, sp, #20
 8002bb2:	f005 f882 	bl	8007cba <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bb6:	2180      	movs	r1, #128	@ 0x80
 8002bb8:	4b41      	ldr	r3, [pc, #260]	@ (8002cc0 <MX_GPIO_Init+0x118>)
 8002bba:	0309      	lsls	r1, r1, #12
 8002bbc:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002bbe:	2480      	movs	r4, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	615a      	str	r2, [r3, #20]
 8002bc4:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIGITAL_AUX1_GPIO_Port, DIGITAL_AUX1_Pin, GPIO_PIN_RESET);
 8002bc6:	4f3f      	ldr	r7, [pc, #252]	@ (8002cc4 <MX_GPIO_Init+0x11c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bc8:	400a      	ands	r2, r1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002bca:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bcc:	9201      	str	r2, [sp, #4]
 8002bce:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002bd0:	695a      	ldr	r2, [r3, #20]
 8002bd2:	03c9      	lsls	r1, r1, #15
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	615a      	str	r2, [r3, #20]
 8002bd8:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002bda:	01e4      	lsls	r4, r4, #7
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002bdc:	400a      	ands	r2, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bde:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002be0:	9202      	str	r2, [sp, #8]
 8002be2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be4:	695a      	ldr	r2, [r3, #20]
 8002be6:	0289      	lsls	r1, r1, #10
 8002be8:	430a      	orrs	r2, r1
 8002bea:	615a      	str	r2, [r3, #20]
 8002bec:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002bee:	4836      	ldr	r0, [pc, #216]	@ (8002cc8 <MX_GPIO_Init+0x120>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf0:	400a      	ands	r2, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf2:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf4:	9203      	str	r2, [sp, #12]
 8002bf6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf8:	695a      	ldr	r2, [r3, #20]
 8002bfa:	02c9      	lsls	r1, r1, #11
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	615a      	str	r2, [r3, #20]
 8002c00:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002c02:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c04:	400b      	ands	r3, r1
 8002c06:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002c08:	0021      	movs	r1, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0a:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002c0c:	2690      	movs	r6, #144	@ 0x90
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002c0e:	f001 f83f 	bl	8003c90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIGITAL_AUX1_GPIO_Port, DIGITAL_AUX1_Pin, GPIO_PIN_RESET);
 8002c12:	0038      	movs	r0, r7
 8002c14:	2200      	movs	r2, #0
 8002c16:	2101      	movs	r1, #1
 8002c18:	f001 f83a 	bl	8003c90 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002c1c:	21fe      	movs	r1, #254	@ 0xfe
 8002c1e:	05f6      	lsls	r6, r6, #23
 8002c20:	2200      	movs	r2, #0
 8002c22:	0030      	movs	r0, r6
 8002c24:	0049      	lsls	r1, r1, #1
 8002c26:	f001 f833 	bl	8003c90 <HAL_GPIO_WritePin>
                          |M3_F_Pin|M3_B_Pin|NRF24L01_CE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c2a:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = LED_Pin;
 8002c2c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2e:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002c30:	a905      	add	r1, sp, #20
 8002c32:	4825      	ldr	r0, [pc, #148]	@ (8002cc8 <MX_GPIO_Init+0x120>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c34:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c36:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c38:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002c3a:	f000 ff65 	bl	8003b08 <HAL_GPIO_Init>
  /*Configure GPIO pin : DIGITAL_AUX1_Pin */
  GPIO_InitStruct.Pin = DIGITAL_AUX1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DIGITAL_AUX1_GPIO_Port, &GPIO_InitStruct);
 8002c3e:	0038      	movs	r0, r7
 8002c40:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = DIGITAL_AUX1_Pin;
 8002c42:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c44:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c46:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c48:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(DIGITAL_AUX1_GPIO_Port, &GPIO_InitStruct);
 8002c4a:	f000 ff5d 	bl	8003b08 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIGITAL_AUX2_Pin */
  GPIO_InitStruct.Pin = DIGITAL_AUX2_Pin;
 8002c4e:	2302      	movs	r3, #2
 8002c50:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c52:	2388      	movs	r3, #136	@ 0x88
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(DIGITAL_AUX2_GPIO_Port, &GPIO_InitStruct);
 8002c54:	0038      	movs	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c56:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(DIGITAL_AUX2_GPIO_Port, &GPIO_InitStruct);
 8002c58:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c5a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(DIGITAL_AUX2_GPIO_Port, &GPIO_InitStruct);
 8002c5e:	f000 ff53 	bl	8003b08 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_F_Pin M1_B_Pin M2_F_Pin M2_B_Pin
                           M3_F_Pin M3_B_Pin NRF24L01_CE_Pin */
  GPIO_InitStruct.Pin = M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002c62:	23fe      	movs	r3, #254	@ 0xfe
                          |M3_F_Pin|M3_B_Pin|NRF24L01_CE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c64:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002c66:	005b      	lsls	r3, r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c68:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002c6a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c6c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c70:	9408      	str	r4, [sp, #32]

  /*Configure GPIO pin : CH4_Pin */
  GPIO_InitStruct.Pin = CH4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002c72:	25c4      	movs	r5, #196	@ 0xc4
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c74:	f000 ff48 	bl	8003b08 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CH4_Pin;
 8002c78:	2380      	movs	r3, #128	@ 0x80
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8002c7a:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = CH4_Pin;
 8002c7c:	021b      	lsls	r3, r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002c7e:	03ad      	lsls	r5, r5, #14
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8002c80:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = CH4_Pin;
 8002c82:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002c84:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8002c88:	f000 ff3e 	bl	8003b08 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH3_Pin CH2_Pin CH1_Pin */
  GPIO_InitStruct.Pin = CH3_Pin|CH2_Pin|CH1_Pin;
 8002c8c:	2338      	movs	r3, #56	@ 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c8e:	a905      	add	r1, sp, #20
 8002c90:	480e      	ldr	r0, [pc, #56]	@ (8002ccc <MX_GPIO_Init+0x124>)
  GPIO_InitStruct.Pin = CH3_Pin|CH2_Pin|CH1_Pin;
 8002c92:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002c94:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c96:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c98:	f000 ff36 	bl	8003b08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002c9c:	0022      	movs	r2, r4
 8002c9e:	0021      	movs	r1, r4
 8002ca0:	2006      	movs	r0, #6
 8002ca2:	f000 fdfb 	bl	800389c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002ca6:	2006      	movs	r0, #6
 8002ca8:	f000 fe22 	bl	80038f0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002cac:	0022      	movs	r2, r4
 8002cae:	0021      	movs	r1, r4
 8002cb0:	2007      	movs	r0, #7
 8002cb2:	f000 fdf3 	bl	800389c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002cb6:	2007      	movs	r0, #7
 8002cb8:	f000 fe1a 	bl	80038f0 <HAL_NVIC_EnableIRQ>

}
 8002cbc:	b00b      	add	sp, #44	@ 0x2c
 8002cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	48001400 	.word	0x48001400
 8002cc8:	48000800 	.word	0x48000800
 8002ccc:	48000400 	.word	0x48000400

08002cd0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002cd0:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002cd2:	4b13      	ldr	r3, [pc, #76]	@ (8002d20 <MX_I2C1_Init+0x50>)
 8002cd4:	4c13      	ldr	r4, [pc, #76]	@ (8002d24 <MX_I2C1_Init+0x54>)
  hi2c1.Init.Timing = 0x00201D2B;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002cd6:	2201      	movs	r2, #1
  hi2c1.Instance = I2C1;
 8002cd8:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8002cda:	4b13      	ldr	r3, [pc, #76]	@ (8002d28 <MX_I2C1_Init+0x58>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002cdc:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x00201D2B;
 8002cde:	6063      	str	r3, [r4, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002ce0:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ce2:	60e2      	str	r2, [r4, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8002ce4:	60a3      	str	r3, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ce6:	6123      	str	r3, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002ce8:	6163      	str	r3, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002cea:	61a3      	str	r3, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002cec:	61e3      	str	r3, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002cee:	6223      	str	r3, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002cf0:	f001 f91a 	bl	8003f28 <HAL_I2C_Init>
 8002cf4:	2800      	cmp	r0, #0
 8002cf6:	d001      	beq.n	8002cfc <MX_I2C1_Init+0x2c>
  {
    Error_Handler();
 8002cf8:	f000 f8c2 	bl	8002e80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	0020      	movs	r0, r4
 8002d00:	f001 fb28 	bl	8004354 <HAL_I2CEx_ConfigAnalogFilter>
 8002d04:	2800      	cmp	r0, #0
 8002d06:	d001      	beq.n	8002d0c <MX_I2C1_Init+0x3c>
  {
    Error_Handler();
 8002d08:	f000 f8ba 	bl	8002e80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	0020      	movs	r0, r4
 8002d10:	f001 fb46 	bl	80043a0 <HAL_I2CEx_ConfigDigitalFilter>
 8002d14:	2800      	cmp	r0, #0
 8002d16:	d001      	beq.n	8002d1c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002d18:	f000 f8b2 	bl	8002e80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002d1c:	bd10      	pop	{r4, pc}
 8002d1e:	46c0      	nop			@ (mov r8, r8)
 8002d20:	40005400 	.word	0x40005400
 8002d24:	200015bc 	.word	0x200015bc
 8002d28:	00201d2b 	.word	0x00201d2b

08002d2c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002d2c:	b510      	push	{r4, lr}
 8002d2e:	0004      	movs	r4, r0
 8002d30:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d32:	2214      	movs	r2, #20
 8002d34:	2100      	movs	r1, #0
 8002d36:	a803      	add	r0, sp, #12
 8002d38:	f004 ffbf 	bl	8007cba <memset>
  if(i2cHandle->Instance==I2C1)
 8002d3c:	4b12      	ldr	r3, [pc, #72]	@ (8002d88 <HAL_I2C_MspInit+0x5c>)
 8002d3e:	6822      	ldr	r2, [r4, #0]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d11f      	bne.n	8002d84 <HAL_I2C_MspInit+0x58>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d44:	2280      	movs	r2, #128	@ 0x80
 8002d46:	4c11      	ldr	r4, [pc, #68]	@ (8002d8c <HAL_I2C_MspInit+0x60>)
 8002d48:	02d2      	lsls	r2, r2, #11
 8002d4a:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d4c:	4810      	ldr	r0, [pc, #64]	@ (8002d90 <HAL_I2C_MspInit+0x64>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	6163      	str	r3, [r4, #20]
 8002d52:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d54:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d56:	4013      	ands	r3, r2
 8002d58:	9301      	str	r3, [sp, #4]
 8002d5a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002d5c:	23c0      	movs	r3, #192	@ 0xc0
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d62:	2312      	movs	r3, #18
 8002d64:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d66:	3b0f      	subs	r3, #15
 8002d68:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002d6a:	3b02      	subs	r3, #2
 8002d6c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d6e:	f000 fecb 	bl	8003b08 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d72:	2280      	movs	r2, #128	@ 0x80
 8002d74:	69e3      	ldr	r3, [r4, #28]
 8002d76:	0392      	lsls	r2, r2, #14
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61e3      	str	r3, [r4, #28]
 8002d7c:	69e3      	ldr	r3, [r4, #28]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	9302      	str	r3, [sp, #8]
 8002d82:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002d84:	b008      	add	sp, #32
 8002d86:	bd10      	pop	{r4, pc}
 8002d88:	40005400 	.word	0x40005400
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	48000400 	.word	0x48000400

08002d94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d94:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d96:	2510      	movs	r5, #16
{
 8002d98:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d9a:	2230      	movs	r2, #48	@ 0x30
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	a80c      	add	r0, sp, #48	@ 0x30
 8002da0:	f004 ff8b 	bl	8007cba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002da4:	002a      	movs	r2, r5
 8002da6:	2100      	movs	r1, #0
 8002da8:	4668      	mov	r0, sp
 8002daa:	f004 ff86 	bl	8007cba <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dae:	221c      	movs	r2, #28
 8002db0:	2100      	movs	r1, #0
 8002db2:	a804      	add	r0, sp, #16
 8002db4:	f004 ff81 	bl	8007cba <memset>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002db8:	2401      	movs	r4, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8002dba:	2332      	movs	r3, #50	@ 0x32
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dbc:	a80b      	add	r0, sp, #44	@ 0x2c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8002dbe:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dc0:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002dc2:	9413      	str	r4, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002dc4:	9410      	str	r4, [sp, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002dc6:	950f      	str	r5, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8002dc8:	9511      	str	r5, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dca:	f002 f979 	bl	80050c0 <HAL_RCC_OscConfig>
 8002dce:	2800      	cmp	r0, #0
 8002dd0:	d001      	beq.n	8002dd6 <SystemClock_Config+0x42>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002dd2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002dd4:	e7fe      	b.n	8002dd4 <SystemClock_Config+0x40>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dd6:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dd8:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dda:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ddc:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8002dde:	3b04      	subs	r3, #4
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002de0:	0021      	movs	r1, r4
 8002de2:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8002de4:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002de6:	f002 fbf1 	bl	80055cc <HAL_RCC_ClockConfig>
 8002dea:	2800      	cmp	r0, #0
 8002dec:	d001      	beq.n	8002df2 <SystemClock_Config+0x5e>
 8002dee:	b672      	cpsid	i
	while (1) {
 8002df0:	e7fe      	b.n	8002df0 <SystemClock_Config+0x5c>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 8002df2:	4b07      	ldr	r3, [pc, #28]	@ (8002e10 <SystemClock_Config+0x7c>)
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002df4:	9006      	str	r0, [sp, #24]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002df6:	9008      	str	r0, [sp, #32]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002df8:	900a      	str	r0, [sp, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dfa:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 8002dfc:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dfe:	f002 fc7f 	bl	8005700 <HAL_RCCEx_PeriphCLKConfig>
 8002e02:	2800      	cmp	r0, #0
 8002e04:	d001      	beq.n	8002e0a <SystemClock_Config+0x76>
 8002e06:	b672      	cpsid	i
	while (1) {
 8002e08:	e7fe      	b.n	8002e08 <SystemClock_Config+0x74>
}
 8002e0a:	b019      	add	sp, #100	@ 0x64
 8002e0c:	bd30      	pop	{r4, r5, pc}
 8002e0e:	46c0      	nop			@ (mov r8, r8)
 8002e10:	00020021 	.word	0x00020021

08002e14 <main>:
{uint8_t
 8002e14:	b570      	push	{r4, r5, r6, lr}
			FAC_motor_make_noise(1, 1000);
 8002e16:	26fa      	movs	r6, #250	@ 0xfa
  SystemClock_Config();
 8002e18:	f7ff ffbc 	bl	8002d94 <SystemClock_Config>
  MX_GPIO_Init();
 8002e1c:	f7ff fec4 	bl	8002ba8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002e20:	f7ff fea4 	bl	8002b6c <MX_DMA_Init>
  MX_ADC_Init();
 8002e24:	f7ff fe16 	bl	8002a54 <MX_ADC_Init>
  MX_I2C1_Init();
 8002e28:	f7ff ff52 	bl	8002cd0 <MX_I2C1_Init>
  MX_SPI2_Init();
 8002e2c:	f000 f82a 	bl	8002e84 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8002e30:	f000 fa12 	bl	8003258 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8002e34:	f000 f8b2 	bl	8002f9c <MX_TIM1_Init>
  MX_TIM3_Init();
 8002e38:	f000 f9aa 	bl	8003190 <MX_TIM3_Init>
  MX_TIM2_Init();
 8002e3c:	f000 f8ec 	bl	8003018 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8002e40:	f004 fd12 	bl	8007868 <MX_USB_DEVICE_Init>
	FAC_app_init();
 8002e44:	f7fe fe06 	bl	8001a54 <FAC_app_init>
			FAC_motor_make_noise(1, 1000);
 8002e48:	00b6      	lsls	r6, r6, #2
		FAC_app_main_loop();
 8002e4a:	2401      	movs	r4, #1
 8002e4c:	f7fe fde6 	bl	8001a1c <FAC_app_main_loop>
		for (int i = 0; i < 8; i++) {
 8002e50:	4d09      	ldr	r5, [pc, #36]	@ (8002e78 <main+0x64>)
			chs[i] = FAC_std_receiver_GET_channel(i + 1);
 8002e52:	b2e0      	uxtb	r0, r4
 8002e54:	f7ff fba4 	bl	80025a0 <FAC_std_receiver_GET_channel>
		for (int i = 0; i < 8; i++) {
 8002e58:	3401      	adds	r4, #1
			chs[i] = FAC_std_receiver_GET_channel(i + 1);
 8002e5a:	8028      	strh	r0, [r5, #0]
		for (int i = 0; i < 8; i++) {
 8002e5c:	3502      	adds	r5, #2
 8002e5e:	2c09      	cmp	r4, #9
 8002e60:	d1f7      	bne.n	8002e52 <main+0x3e>
		if( FAC_std_receiver_GET_channel(8)>750)
 8002e62:	2008      	movs	r0, #8
 8002e64:	f7ff fb9c 	bl	80025a0 <FAC_std_receiver_GET_channel>
 8002e68:	4b04      	ldr	r3, [pc, #16]	@ (8002e7c <main+0x68>)
 8002e6a:	4298      	cmp	r0, r3
 8002e6c:	d9ed      	bls.n	8002e4a <main+0x36>
			FAC_motor_make_noise(1, 1000);
 8002e6e:	0031      	movs	r1, r6
 8002e70:	2001      	movs	r0, #1
 8002e72:	f7ff f8bf 	bl	8001ff4 <FAC_motor_make_noise>
 8002e76:	e7e8      	b.n	8002e4a <main+0x36>
 8002e78:	20001610 	.word	0x20001610
 8002e7c:	000002ee 	.word	0x000002ee

08002e80 <Error_Handler>:
 8002e80:	b672      	cpsid	i
	while (1) {
 8002e82:	e7fe      	b.n	8002e82 <Error_Handler+0x2>

08002e84 <MX_SPI2_Init>:

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002e84:	22c0      	movs	r2, #192	@ 0xc0
  hspi2.Instance = SPI2;
 8002e86:	4810      	ldr	r0, [pc, #64]	@ (8002ec8 <MX_SPI2_Init+0x44>)
 8002e88:	4b10      	ldr	r3, [pc, #64]	@ (8002ecc <MX_SPI2_Init+0x48>)
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002e8a:	0092      	lsls	r2, r2, #2
{
 8002e8c:	b510      	push	{r4, lr}
  hspi2.Instance = SPI2;
 8002e8e:	6003      	str	r3, [r0, #0]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002e90:	60c2      	str	r2, [r0, #12]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002e92:	2382      	movs	r3, #130	@ 0x82
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002e94:	2280      	movs	r2, #128	@ 0x80
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002e96:	005b      	lsls	r3, r3, #1
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002e98:	02d2      	lsls	r2, r2, #11
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002e9a:	6043      	str	r3, [r0, #4]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002e9c:	6182      	str	r2, [r0, #24]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002e9e:	2300      	movs	r3, #0
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002ea0:	2228      	movs	r2, #40	@ 0x28
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002ea2:	6083      	str	r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ea4:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ea6:	6143      	str	r3, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002ea8:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002eaa:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002eac:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002eae:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002eb0:	3a21      	subs	r2, #33	@ 0x21
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002eb2:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002eb4:	3308      	adds	r3, #8
  hspi2.Init.CRCPolynomial = 7;
 8002eb6:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002eb8:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002eba:	f002 fcc5 	bl	8005848 <HAL_SPI_Init>
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	d001      	beq.n	8002ec6 <MX_SPI2_Init+0x42>
  {
    Error_Handler();
 8002ec2:	f7ff ffdd 	bl	8002e80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002ec6:	bd10      	pop	{r4, pc}
 8002ec8:	20001620 	.word	0x20001620
 8002ecc:	40003800 	.word	0x40003800

08002ed0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002ed0:	b510      	push	{r4, lr}
 8002ed2:	0004      	movs	r4, r0
 8002ed4:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed6:	2214      	movs	r2, #20
 8002ed8:	2100      	movs	r1, #0
 8002eda:	a803      	add	r0, sp, #12
 8002edc:	f004 feed 	bl	8007cba <memset>
  if(spiHandle->Instance==SPI2)
 8002ee0:	4b11      	ldr	r3, [pc, #68]	@ (8002f28 <HAL_SPI_MspInit+0x58>)
 8002ee2:	6822      	ldr	r2, [r4, #0]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d11d      	bne.n	8002f24 <HAL_SPI_MspInit+0x54>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ee8:	2180      	movs	r1, #128	@ 0x80
 8002eea:	4b10      	ldr	r3, [pc, #64]	@ (8002f2c <HAL_SPI_MspInit+0x5c>)
 8002eec:	01c9      	lsls	r1, r1, #7
 8002eee:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ef0:	480f      	ldr	r0, [pc, #60]	@ (8002f30 <HAL_SPI_MspInit+0x60>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	61da      	str	r2, [r3, #28]
 8002ef6:	69da      	ldr	r2, [r3, #28]
 8002ef8:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002efa:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002efc:	9201      	str	r2, [sp, #4]
 8002efe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f00:	695a      	ldr	r2, [r3, #20]
 8002f02:	02c9      	lsls	r1, r1, #11
 8002f04:	430a      	orrs	r2, r1
 8002f06:	615a      	str	r2, [r3, #20]
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	400b      	ands	r3, r1
 8002f0c:	9302      	str	r3, [sp, #8]
 8002f0e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002f10:	23f0      	movs	r3, #240	@ 0xf0
 8002f12:	021b      	lsls	r3, r3, #8
 8002f14:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f16:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f18:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f20:	f000 fdf2 	bl	8003b08 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002f24:	b008      	add	sp, #32
 8002f26:	bd10      	pop	{r4, pc}
 8002f28:	40003800 	.word	0x40003800
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	48000400 	.word	0x48000400

08002f34 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f34:	e7fe      	b.n	8002f34 <NMI_Handler>

08002f36 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f36:	e7fe      	b.n	8002f36 <HardFault_Handler>

08002f38 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002f38:	4770      	bx	lr

08002f3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002f3a:	4770      	bx	lr

08002f3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f3c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f3e:	f000 fa27 	bl	8003390 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f42:	bd10      	pop	{r4, pc}

08002f44 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002f44:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH3_Pin);
 8002f46:	2008      	movs	r0, #8
 8002f48:	f000 feb0 	bl	8003cac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002f4c:	bd10      	pop	{r4, pc}

08002f4e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002f4e:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH2_Pin);
 8002f50:	2010      	movs	r0, #16
 8002f52:	f000 feab 	bl	8003cac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH1_Pin);
 8002f56:	2020      	movs	r0, #32
 8002f58:	f000 fea8 	bl	8003cac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH4_Pin);
 8002f5c:	2080      	movs	r0, #128	@ 0x80
 8002f5e:	0200      	lsls	r0, r0, #8
 8002f60:	f000 fea4 	bl	8003cac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002f64:	bd10      	pop	{r4, pc}
	...

08002f68 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002f68:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002f6a:	4802      	ldr	r0, [pc, #8]	@ (8002f74 <DMA1_Channel1_IRQHandler+0xc>)
 8002f6c:	f000 fd82 	bl	8003a74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002f70:	bd10      	pop	{r4, pc}
 8002f72:	46c0      	nop			@ (mov r8, r8)
 8002f74:	20001538 	.word	0x20001538

08002f78 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8002f78:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8002f7a:	4802      	ldr	r0, [pc, #8]	@ (8002f84 <DMA1_Channel4_5_6_7_IRQHandler+0xc>)
 8002f7c:	f000 fd7a 	bl	8003a74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8002f80:	bd10      	pop	{r4, pc}
 8002f82:	46c0      	nop			@ (mov r8, r8)
 8002f84:	20001684 	.word	0x20001684

08002f88 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8002f88:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002f8a:	4802      	ldr	r0, [pc, #8]	@ (8002f94 <USB_IRQHandler+0xc>)
 8002f8c:	f001 fa9c 	bl	80044c8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8002f90:	bd10      	pop	{r4, pc}
 8002f92:	46c0      	nop			@ (mov r8, r8)
 8002f94:	20002714 	.word	0x20002714

08002f98 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002f98:	4770      	bx	lr
	...

08002f9c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002f9c:	b510      	push	{r4, lr}
 8002f9e:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fa0:	2210      	movs	r2, #16
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	a802      	add	r0, sp, #8
 8002fa6:	f004 fe88 	bl	8007cba <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002faa:	2208      	movs	r2, #8
 8002fac:	2100      	movs	r1, #0
 8002fae:	4668      	mov	r0, sp
 8002fb0:	f004 fe83 	bl	8007cba <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002fb4:	4c15      	ldr	r4, [pc, #84]	@ (800300c <MX_TIM1_Init+0x70>)
 8002fb6:	4b16      	ldr	r3, [pc, #88]	@ (8003010 <MX_TIM1_Init+0x74>)
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 65535;
 8002fb8:	4a16      	ldr	r2, [pc, #88]	@ (8003014 <MX_TIM1_Init+0x78>)
  htim1.Instance = TIM1;
 8002fba:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
 8002fbc:	2300      	movs	r3, #0
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002fbe:	0020      	movs	r0, r4
  htim1.Init.Prescaler = 0;
 8002fc0:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fc2:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 65535;
 8002fc4:	60e2      	str	r2, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fc6:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8002fc8:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fca:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002fcc:	f002 fde6 	bl	8005b9c <HAL_TIM_Base_Init>
 8002fd0:	2800      	cmp	r0, #0
 8002fd2:	d001      	beq.n	8002fd8 <MX_TIM1_Init+0x3c>
  {
    Error_Handler();
 8002fd4:	f7ff ff54 	bl	8002e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fd8:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002fda:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fdc:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002fde:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fe0:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002fe2:	f002 fed7 	bl	8005d94 <HAL_TIM_ConfigClockSource>
 8002fe6:	2800      	cmp	r0, #0
 8002fe8:	d001      	beq.n	8002fee <MX_TIM1_Init+0x52>
  {
    Error_Handler();
 8002fea:	f7ff ff49 	bl	8002e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002fee:	2320      	movs	r3, #32
 8002ff0:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ff2:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ff4:	4669      	mov	r1, sp
 8002ff6:	0020      	movs	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ff8:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ffa:	f002 ffd3 	bl	8005fa4 <HAL_TIMEx_MasterConfigSynchronization>
 8002ffe:	2800      	cmp	r0, #0
 8003000:	d001      	beq.n	8003006 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8003002:	f7ff ff3d 	bl	8002e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003006:	b006      	add	sp, #24
 8003008:	bd10      	pop	{r4, pc}
 800300a:	46c0      	nop			@ (mov r8, r8)
 800300c:	20001758 	.word	0x20001758
 8003010:	40012c00 	.word	0x40012c00
 8003014:	0000ffff 	.word	0x0000ffff

08003018 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003018:	b510      	push	{r4, lr}
 800301a:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800301c:	2210      	movs	r2, #16
 800301e:	2100      	movs	r1, #0
 8003020:	a802      	add	r0, sp, #8
 8003022:	f004 fe4a 	bl	8007cba <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003026:	2208      	movs	r2, #8
 8003028:	2100      	movs	r1, #0
 800302a:	4668      	mov	r0, sp
 800302c:	f004 fe45 	bl	8007cba <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003030:	2380      	movs	r3, #128	@ 0x80
 8003032:	4c15      	ldr	r4, [pc, #84]	@ (8003088 <MX_TIM2_Init+0x70>)
 8003034:	05db      	lsls	r3, r3, #23
 8003036:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 24-1;
 8003038:	2317      	movs	r3, #23
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 4294967295;
 800303a:	2201      	movs	r2, #1
  htim2.Init.Prescaler = 24-1;
 800303c:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800303e:	2300      	movs	r3, #0
  htim2.Init.Period = 4294967295;
 8003040:	4252      	negs	r2, r2
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003042:	0020      	movs	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003044:	60a3      	str	r3, [r4, #8]
  htim2.Init.Period = 4294967295;
 8003046:	60e2      	str	r2, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003048:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800304a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800304c:	f002 fda6 	bl	8005b9c <HAL_TIM_Base_Init>
 8003050:	2800      	cmp	r0, #0
 8003052:	d001      	beq.n	8003058 <MX_TIM2_Init+0x40>
  {
    Error_Handler();
 8003054:	f7ff ff14 	bl	8002e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003058:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800305a:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800305c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800305e:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003060:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003062:	f002 fe97 	bl	8005d94 <HAL_TIM_ConfigClockSource>
 8003066:	2800      	cmp	r0, #0
 8003068:	d001      	beq.n	800306e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800306a:	f7ff ff09 	bl	8002e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800306e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003070:	4669      	mov	r1, sp
 8003072:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003074:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003076:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003078:	f002 ff94 	bl	8005fa4 <HAL_TIMEx_MasterConfigSynchronization>
 800307c:	2800      	cmp	r0, #0
 800307e:	d001      	beq.n	8003084 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8003080:	f7ff fefe 	bl	8002e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003084:	b006      	add	sp, #24
 8003086:	bd10      	pop	{r4, pc}
 8003088:	20001710 	.word	0x20001710

0800308c <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim3);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800308c:	b530      	push	{r4, r5, lr}

  if(tim_baseHandle->Instance==TIM1)
 800308e:	6803      	ldr	r3, [r0, #0]
 8003090:	4a25      	ldr	r2, [pc, #148]	@ (8003128 <HAL_TIM_Base_MspInit+0x9c>)
{
 8003092:	0005      	movs	r5, r0
 8003094:	b085      	sub	sp, #20
  if(tim_baseHandle->Instance==TIM1)
 8003096:	4293      	cmp	r3, r2
 8003098:	d12a      	bne.n	80030f0 <HAL_TIM_Base_MspInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800309a:	2380      	movs	r3, #128	@ 0x80
 800309c:	4a23      	ldr	r2, [pc, #140]	@ (800312c <HAL_TIM_Base_MspInit+0xa0>)
 800309e:	011b      	lsls	r3, r3, #4
 80030a0:	6991      	ldr	r1, [r2, #24]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA1_Channel5;
 80030a2:	4c23      	ldr	r4, [pc, #140]	@ (8003130 <HAL_TIM_Base_MspInit+0xa4>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030a4:	4319      	orrs	r1, r3
 80030a6:	6191      	str	r1, [r2, #24]
 80030a8:	6992      	ldr	r2, [r2, #24]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80030aa:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030ac:	401a      	ands	r2, r3
 80030ae:	9201      	str	r2, [sp, #4]
 80030b0:	9a01      	ldr	r2, [sp, #4]
    hdma_tim1_up.Instance = DMA1_Channel5;
 80030b2:	4a20      	ldr	r2, [pc, #128]	@ (8003134 <HAL_TIM_Base_MspInit+0xa8>)
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030b4:	6163      	str	r3, [r4, #20]
    hdma_tim1_up.Instance = DMA1_Channel5;
 80030b6:	6022      	str	r2, [r4, #0]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030b8:	2210      	movs	r2, #16
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 80030ba:	2320      	movs	r3, #32
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030bc:	6062      	str	r2, [r4, #4]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80030be:	2200      	movs	r2, #0
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80030c0:	60e1      	str	r1, [r4, #12]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030c2:	3181      	adds	r1, #129	@ 0x81
 80030c4:	31ff      	adds	r1, #255	@ 0xff
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 80030c6:	0020      	movs	r0, r4
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80030c8:	60a2      	str	r2, [r4, #8]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030ca:	6121      	str	r1, [r4, #16]
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 80030cc:	61a3      	str	r3, [r4, #24]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_LOW;
 80030ce:	61e2      	str	r2, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 80030d0:	f000 fc34 	bl	800393c <HAL_DMA_Init>
 80030d4:	2800      	cmp	r0, #0
 80030d6:	d001      	beq.n	80030dc <HAL_TIM_Base_MspInit+0x50>
    {
      Error_Handler();
 80030d8:	f7ff fed2 	bl	8002e80 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_TIM1_DMA_CH6);
 80030dc:	2380      	movs	r3, #128	@ 0x80
 80030de:	4a16      	ldr	r2, [pc, #88]	@ (8003138 <HAL_TIM_Base_MspInit+0xac>)
 80030e0:	055b      	lsls	r3, r3, #21
 80030e2:	6811      	ldr	r1, [r2, #0]
 80030e4:	430b      	orrs	r3, r1
 80030e6:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 80030e8:	622c      	str	r4, [r5, #32]
 80030ea:	6265      	str	r5, [r4, #36]	@ 0x24
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80030ec:	b005      	add	sp, #20
 80030ee:	bd30      	pop	{r4, r5, pc}
  else if(tim_baseHandle->Instance==TIM2)
 80030f0:	2280      	movs	r2, #128	@ 0x80
 80030f2:	05d2      	lsls	r2, r2, #23
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d109      	bne.n	800310c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030f8:	2101      	movs	r1, #1
 80030fa:	4b0c      	ldr	r3, [pc, #48]	@ (800312c <HAL_TIM_Base_MspInit+0xa0>)
 80030fc:	69da      	ldr	r2, [r3, #28]
 80030fe:	430a      	orrs	r2, r1
 8003100:	61da      	str	r2, [r3, #28]
 8003102:	69db      	ldr	r3, [r3, #28]
 8003104:	400b      	ands	r3, r1
 8003106:	9302      	str	r3, [sp, #8]
 8003108:	9b02      	ldr	r3, [sp, #8]
 800310a:	e7ef      	b.n	80030ec <HAL_TIM_Base_MspInit+0x60>
  else if(tim_baseHandle->Instance==TIM3)
 800310c:	4a0b      	ldr	r2, [pc, #44]	@ (800313c <HAL_TIM_Base_MspInit+0xb0>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d1ec      	bne.n	80030ec <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003112:	2102      	movs	r1, #2
 8003114:	4b05      	ldr	r3, [pc, #20]	@ (800312c <HAL_TIM_Base_MspInit+0xa0>)
 8003116:	69da      	ldr	r2, [r3, #28]
 8003118:	430a      	orrs	r2, r1
 800311a:	61da      	str	r2, [r3, #28]
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	400b      	ands	r3, r1
 8003120:	9303      	str	r3, [sp, #12]
 8003122:	9b03      	ldr	r3, [sp, #12]
}
 8003124:	e7e2      	b.n	80030ec <HAL_TIM_Base_MspInit+0x60>
 8003126:	46c0      	nop			@ (mov r8, r8)
 8003128:	40012c00 	.word	0x40012c00
 800312c:	40021000 	.word	0x40021000
 8003130:	20001684 	.word	0x20001684
 8003134:	40020058 	.word	0x40020058
 8003138:	40010000 	.word	0x40010000
 800313c:	40000400 	.word	0x40000400

08003140 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003140:	b510      	push	{r4, lr}
 8003142:	0004      	movs	r4, r0
 8003144:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003146:	2214      	movs	r2, #20
 8003148:	2100      	movs	r1, #0
 800314a:	a801      	add	r0, sp, #4
 800314c:	f004 fdb5 	bl	8007cba <memset>
  if(timHandle->Instance==TIM3)
 8003150:	4b0c      	ldr	r3, [pc, #48]	@ (8003184 <HAL_TIM_MspPostInit+0x44>)
 8003152:	6822      	ldr	r2, [r4, #0]
 8003154:	429a      	cmp	r2, r3
 8003156:	d113      	bne.n	8003180 <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003158:	2180      	movs	r1, #128	@ 0x80
 800315a:	4b0b      	ldr	r3, [pc, #44]	@ (8003188 <HAL_TIM_MspPostInit+0x48>)
 800315c:	02c9      	lsls	r1, r1, #11
 800315e:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003160:	480a      	ldr	r0, [pc, #40]	@ (800318c <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003162:	430a      	orrs	r2, r1
 8003164:	615a      	str	r2, [r3, #20]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	400b      	ands	r3, r1
 800316a:	9300      	str	r3, [sp, #0]
 800316c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
 800316e:	2303      	movs	r3, #3
 8003170:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003172:	3b01      	subs	r3, #1
 8003174:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003176:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003178:	3b01      	subs	r3, #1
 800317a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800317c:	f000 fcc4 	bl	8003b08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003180:	b006      	add	sp, #24
 8003182:	bd10      	pop	{r4, pc}
 8003184:	40000400 	.word	0x40000400
 8003188:	40021000 	.word	0x40021000
 800318c:	48000400 	.word	0x48000400

08003190 <MX_TIM3_Init>:
{
 8003190:	b510      	push	{r4, lr}
 8003192:	b08e      	sub	sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003194:	2210      	movs	r2, #16
 8003196:	2100      	movs	r1, #0
 8003198:	a803      	add	r0, sp, #12
 800319a:	f004 fd8e 	bl	8007cba <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800319e:	2208      	movs	r2, #8
 80031a0:	2100      	movs	r1, #0
 80031a2:	a801      	add	r0, sp, #4
 80031a4:	f004 fd89 	bl	8007cba <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031a8:	221c      	movs	r2, #28
 80031aa:	2100      	movs	r1, #0
 80031ac:	a807      	add	r0, sp, #28
 80031ae:	f004 fd84 	bl	8007cba <memset>
  htim3.Instance = TIM3;
 80031b2:	4c26      	ldr	r4, [pc, #152]	@ (800324c <MX_TIM3_Init+0xbc>)
 80031b4:	4b26      	ldr	r3, [pc, #152]	@ (8003250 <MX_TIM3_Init+0xc0>)
  htim3.Init.Period = 20000-1;
 80031b6:	4a27      	ldr	r2, [pc, #156]	@ (8003254 <MX_TIM3_Init+0xc4>)
  htim3.Instance = TIM3;
 80031b8:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 48-1;
 80031ba:	232f      	movs	r3, #47	@ 0x2f
 80031bc:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031be:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80031c0:	0020      	movs	r0, r4
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031c2:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 20000-1;
 80031c4:	60e2      	str	r2, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031c6:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031c8:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80031ca:	f002 fce7 	bl	8005b9c <HAL_TIM_Base_Init>
 80031ce:	2800      	cmp	r0, #0
 80031d0:	d001      	beq.n	80031d6 <MX_TIM3_Init+0x46>
    Error_Handler();
 80031d2:	f7ff fe55 	bl	8002e80 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031d6:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80031d8:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031da:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80031dc:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031de:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80031e0:	f002 fdd8 	bl	8005d94 <HAL_TIM_ConfigClockSource>
 80031e4:	2800      	cmp	r0, #0
 80031e6:	d001      	beq.n	80031ec <MX_TIM3_Init+0x5c>
    Error_Handler();
 80031e8:	f7ff fe4a 	bl	8002e80 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80031ec:	0020      	movs	r0, r4
 80031ee:	f002 fcfd 	bl	8005bec <HAL_TIM_PWM_Init>
 80031f2:	2800      	cmp	r0, #0
 80031f4:	d001      	beq.n	80031fa <MX_TIM3_Init+0x6a>
    Error_Handler();
 80031f6:	f7ff fe43 	bl	8002e80 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031fa:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80031fc:	0020      	movs	r0, r4
 80031fe:	a901      	add	r1, sp, #4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003200:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003202:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003204:	f002 fece 	bl	8005fa4 <HAL_TIMEx_MasterConfigSynchronization>
 8003208:	2800      	cmp	r0, #0
 800320a:	d001      	beq.n	8003210 <MX_TIM3_Init+0x80>
    Error_Handler();
 800320c:	f7ff fe38 	bl	8002e80 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003210:	2360      	movs	r3, #96	@ 0x60
 8003212:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8003214:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003216:	2208      	movs	r2, #8
 8003218:	0020      	movs	r0, r4
 800321a:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 800321c:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800321e:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003220:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003222:	f002 fd4b 	bl	8005cbc <HAL_TIM_PWM_ConfigChannel>
 8003226:	2800      	cmp	r0, #0
 8003228:	d001      	beq.n	800322e <MX_TIM3_Init+0x9e>
    Error_Handler();
 800322a:	f7ff fe29 	bl	8002e80 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800322e:	220c      	movs	r2, #12
 8003230:	0020      	movs	r0, r4
 8003232:	a907      	add	r1, sp, #28
 8003234:	f002 fd42 	bl	8005cbc <HAL_TIM_PWM_ConfigChannel>
 8003238:	2800      	cmp	r0, #0
 800323a:	d001      	beq.n	8003240 <MX_TIM3_Init+0xb0>
    Error_Handler();
 800323c:	f7ff fe20 	bl	8002e80 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8003240:	0020      	movs	r0, r4
 8003242:	f7ff ff7d 	bl	8003140 <HAL_TIM_MspPostInit>
}
 8003246:	b00e      	add	sp, #56	@ 0x38
 8003248:	bd10      	pop	{r4, pc}
 800324a:	46c0      	nop			@ (mov r8, r8)
 800324c:	200016c8 	.word	0x200016c8
 8003250:	40000400 	.word	0x40000400
 8003254:	00004e1f 	.word	0x00004e1f

08003258 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003258:	480b      	ldr	r0, [pc, #44]	@ (8003288 <MX_USART1_UART_Init+0x30>)
 800325a:	4b0c      	ldr	r3, [pc, #48]	@ (800328c <MX_USART1_UART_Init+0x34>)
{
 800325c:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 800325e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 38400;
 8003260:	2396      	movs	r3, #150	@ 0x96
 8003262:	021b      	lsls	r3, r3, #8
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003264:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 38400;
 8003266:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003268:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 800326a:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800326c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800326e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003270:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003272:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003274:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003276:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003278:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800327a:	f003 f8c5 	bl	8006408 <HAL_UART_Init>
 800327e:	2800      	cmp	r0, #0
 8003280:	d001      	beq.n	8003286 <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 8003282:	f7ff fdfd 	bl	8002e80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003286:	bd10      	pop	{r4, pc}
 8003288:	200017a0 	.word	0x200017a0
 800328c:	40013800 	.word	0x40013800

08003290 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003290:	b510      	push	{r4, lr}
 8003292:	0004      	movs	r4, r0
 8003294:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003296:	2214      	movs	r2, #20
 8003298:	2100      	movs	r1, #0
 800329a:	a803      	add	r0, sp, #12
 800329c:	f004 fd0d 	bl	8007cba <memset>
  if(uartHandle->Instance==USART1)
 80032a0:	4b11      	ldr	r3, [pc, #68]	@ (80032e8 <HAL_UART_MspInit+0x58>)
 80032a2:	6822      	ldr	r2, [r4, #0]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d11c      	bne.n	80032e2 <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80032a8:	2180      	movs	r1, #128	@ 0x80
 80032aa:	4b10      	ldr	r3, [pc, #64]	@ (80032ec <HAL_UART_MspInit+0x5c>)
 80032ac:	01c9      	lsls	r1, r1, #7
 80032ae:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032b0:	480f      	ldr	r0, [pc, #60]	@ (80032f0 <HAL_UART_MspInit+0x60>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80032b2:	430a      	orrs	r2, r1
 80032b4:	619a      	str	r2, [r3, #24]
 80032b6:	699a      	ldr	r2, [r3, #24]
 80032b8:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ba:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 80032bc:	9201      	str	r2, [sp, #4]
 80032be:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032c0:	695a      	ldr	r2, [r3, #20]
 80032c2:	02c9      	lsls	r1, r1, #11
 80032c4:	430a      	orrs	r2, r1
 80032c6:	615a      	str	r2, [r3, #20]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	400b      	ands	r3, r1
 80032cc:	9302      	str	r3, [sp, #8]
 80032ce:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80032d0:	23c0      	movs	r3, #192	@ 0xc0
 80032d2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d4:	3bbe      	subs	r3, #190	@ 0xbe
 80032d6:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032d8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032da:	3301      	adds	r3, #1
 80032dc:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032de:	f000 fc13 	bl	8003b08 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80032e2:	b008      	add	sp, #32
 80032e4:	bd10      	pop	{r4, pc}
 80032e6:	46c0      	nop			@ (mov r8, r8)
 80032e8:	40013800 	.word	0x40013800
 80032ec:	40021000 	.word	0x40021000
 80032f0:	48000400 	.word	0x48000400

080032f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80032f4:	480d      	ldr	r0, [pc, #52]	@ (800332c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80032f6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80032f8:	f7ff fe4e 	bl	8002f98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032fc:	480c      	ldr	r0, [pc, #48]	@ (8003330 <LoopForever+0x6>)
  ldr r1, =_edata
 80032fe:	490d      	ldr	r1, [pc, #52]	@ (8003334 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003300:	4a0d      	ldr	r2, [pc, #52]	@ (8003338 <LoopForever+0xe>)
  movs r3, #0
 8003302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003304:	e002      	b.n	800330c <LoopCopyDataInit>

08003306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800330a:	3304      	adds	r3, #4

0800330c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800330c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800330e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003310:	d3f9      	bcc.n	8003306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003312:	4a0a      	ldr	r2, [pc, #40]	@ (800333c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003314:	4c0a      	ldr	r4, [pc, #40]	@ (8003340 <LoopForever+0x16>)
  movs r3, #0
 8003316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003318:	e001      	b.n	800331e <LoopFillZerobss>

0800331a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800331a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800331c:	3204      	adds	r2, #4

0800331e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800331e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003320:	d3fb      	bcc.n	800331a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003322:	f004 fcd3 	bl	8007ccc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003326:	f7ff fd75 	bl	8002e14 <main>

0800332a <LoopForever>:

LoopForever:
    b LoopForever
 800332a:	e7fe      	b.n	800332a <LoopForever>
  ldr   r0, =_estack
 800332c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003334:	20000374 	.word	0x20000374
  ldr r2, =_sidata
 8003338:	08007e34 	.word	0x08007e34
  ldr r2, =_sbss
 800333c:	20000374 	.word	0x20000374
  ldr r4, =_ebss
 8003340:	200029f0 	.word	0x200029f0

08003344 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003344:	e7fe      	b.n	8003344 <ADC1_COMP_IRQHandler>
	...

08003348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003348:	b570      	push	{r4, r5, r6, lr}
 800334a:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800334c:	20fa      	movs	r0, #250	@ 0xfa
 800334e:	4b0d      	ldr	r3, [pc, #52]	@ (8003384 <HAL_InitTick+0x3c>)
 8003350:	0080      	lsls	r0, r0, #2
 8003352:	7819      	ldrb	r1, [r3, #0]
 8003354:	f7fc fefe 	bl	8000154 <__udivsi3>
 8003358:	4c0b      	ldr	r4, [pc, #44]	@ (8003388 <HAL_InitTick+0x40>)
 800335a:	0001      	movs	r1, r0
 800335c:	6820      	ldr	r0, [r4, #0]
 800335e:	f7fc fef9 	bl	8000154 <__udivsi3>
 8003362:	f000 fad1 	bl	8003908 <HAL_SYSTICK_Config>
 8003366:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8003368:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800336a:	2c00      	cmp	r4, #0
 800336c:	d109      	bne.n	8003382 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800336e:	2d03      	cmp	r5, #3
 8003370:	d807      	bhi.n	8003382 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003372:	3802      	subs	r0, #2
 8003374:	0022      	movs	r2, r4
 8003376:	0029      	movs	r1, r5
 8003378:	f000 fa90 	bl	800389c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800337c:	0020      	movs	r0, r4
 800337e:	4b03      	ldr	r3, [pc, #12]	@ (800338c <HAL_InitTick+0x44>)
 8003380:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8003382:	bd70      	pop	{r4, r5, r6, pc}
 8003384:	200001fc 	.word	0x200001fc
 8003388:	200001f8 	.word	0x200001f8
 800338c:	20000200 	.word	0x20000200

08003390 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003390:	4a03      	ldr	r2, [pc, #12]	@ (80033a0 <HAL_IncTick+0x10>)
 8003392:	4b04      	ldr	r3, [pc, #16]	@ (80033a4 <HAL_IncTick+0x14>)
 8003394:	6811      	ldr	r1, [r2, #0]
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	185b      	adds	r3, r3, r1
 800339a:	6013      	str	r3, [r2, #0]
}
 800339c:	4770      	bx	lr
 800339e:	46c0      	nop			@ (mov r8, r8)
 80033a0:	20001828 	.word	0x20001828
 80033a4:	200001fc 	.word	0x200001fc

080033a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80033a8:	4b01      	ldr	r3, [pc, #4]	@ (80033b0 <HAL_GetTick+0x8>)
 80033aa:	6818      	ldr	r0, [r3, #0]
}
 80033ac:	4770      	bx	lr
 80033ae:	46c0      	nop			@ (mov r8, r8)
 80033b0:	20001828 	.word	0x20001828

080033b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033b4:	b570      	push	{r4, r5, r6, lr}
 80033b6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80033b8:	f7ff fff6 	bl	80033a8 <HAL_GetTick>
 80033bc:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033be:	1c63      	adds	r3, r4, #1
 80033c0:	d002      	beq.n	80033c8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80033c2:	4b04      	ldr	r3, [pc, #16]	@ (80033d4 <HAL_Delay+0x20>)
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80033c8:	f7ff ffee 	bl	80033a8 <HAL_GetTick>
 80033cc:	1b40      	subs	r0, r0, r5
 80033ce:	42a0      	cmp	r0, r4
 80033d0:	d3fa      	bcc.n	80033c8 <HAL_Delay+0x14>
  {
  }
}
 80033d2:	bd70      	pop	{r4, r5, r6, pc}
 80033d4:	200001fc 	.word	0x200001fc

080033d8 <ADC_Enable.constprop.0>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80033d8:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 80033da:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033dc:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 80033de:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033e0:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 80033e2:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033e4:	689a      	ldr	r2, [r3, #8]
 80033e6:	400a      	ands	r2, r1
 80033e8:	2a01      	cmp	r2, #1
 80033ea:	d107      	bne.n	80033fc <ADC_Enable.constprop.0+0x24>
 80033ec:	6819      	ldr	r1, [r3, #0]
 80033ee:	4211      	tst	r1, r2
 80033f0:	d001      	beq.n	80033f6 <ADC_Enable.constprop.0+0x1e>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80033f2:	2000      	movs	r0, #0
}
 80033f4:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033f6:	68da      	ldr	r2, [r3, #12]
 80033f8:	0412      	lsls	r2, r2, #16
 80033fa:	d4fa      	bmi.n	80033f2 <ADC_Enable.constprop.0+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80033fc:	6899      	ldr	r1, [r3, #8]
 80033fe:	4a1b      	ldr	r2, [pc, #108]	@ (800346c <ADC_Enable.constprop.0+0x94>)
 8003400:	4211      	tst	r1, r2
 8003402:	d009      	beq.n	8003418 <ADC_Enable.constprop.0+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003404:	2310      	movs	r3, #16
 8003406:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003408:	4313      	orrs	r3, r2
 800340a:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800340c:	2301      	movs	r3, #1
 800340e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003410:	4313      	orrs	r3, r2
      return HAL_ERROR;
 8003412:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003414:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8003416:	e7ed      	b.n	80033f4 <ADC_Enable.constprop.0+0x1c>
    __HAL_ADC_ENABLE(hadc);
 8003418:	2201      	movs	r2, #1
 800341a:	6899      	ldr	r1, [r3, #8]
 800341c:	430a      	orrs	r2, r1
 800341e:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003420:	4b13      	ldr	r3, [pc, #76]	@ (8003470 <ADC_Enable.constprop.0+0x98>)
 8003422:	4914      	ldr	r1, [pc, #80]	@ (8003474 <ADC_Enable.constprop.0+0x9c>)
 8003424:	6818      	ldr	r0, [r3, #0]
 8003426:	f7fc fe95 	bl	8000154 <__udivsi3>
 800342a:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 800342c:	9b01      	ldr	r3, [sp, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d117      	bne.n	8003462 <ADC_Enable.constprop.0+0x8a>
    tickstart = HAL_GetTick();
 8003432:	f7ff ffb9 	bl	80033a8 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003436:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 8003438:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800343a:	6823      	ldr	r3, [r4, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	422b      	tst	r3, r5
 8003440:	d1d7      	bne.n	80033f2 <ADC_Enable.constprop.0+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003442:	f7ff ffb1 	bl	80033a8 <HAL_GetTick>
 8003446:	1b80      	subs	r0, r0, r6
 8003448:	2802      	cmp	r0, #2
 800344a:	d9f6      	bls.n	800343a <ADC_Enable.constprop.0+0x62>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800344c:	6823      	ldr	r3, [r4, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	422b      	tst	r3, r5
 8003452:	d1f2      	bne.n	800343a <ADC_Enable.constprop.0+0x62>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003454:	2310      	movs	r3, #16
 8003456:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003458:	4313      	orrs	r3, r2
 800345a:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800345c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800345e:	432b      	orrs	r3, r5
 8003460:	e7d7      	b.n	8003412 <ADC_Enable.constprop.0+0x3a>
      wait_loop_index--;
 8003462:	9b01      	ldr	r3, [sp, #4]
 8003464:	3b01      	subs	r3, #1
 8003466:	9301      	str	r3, [sp, #4]
 8003468:	e7e0      	b.n	800342c <ADC_Enable.constprop.0+0x54>
 800346a:	46c0      	nop			@ (mov r8, r8)
 800346c:	80000017 	.word	0x80000017
 8003470:	200001f8 	.word	0x200001f8
 8003474:	000f4240 	.word	0x000f4240

08003478 <HAL_ADC_Init>:
{
 8003478:	b570      	push	{r4, r5, r6, lr}
 800347a:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 800347c:	d100      	bne.n	8003480 <HAL_ADC_Init+0x8>
 800347e:	e090      	b.n	80035a2 <HAL_ADC_Init+0x12a>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003480:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003482:	2b00      	cmp	r3, #0
 8003484:	d105      	bne.n	8003492 <HAL_ADC_Init+0x1a>
    hadc->Lock = HAL_UNLOCKED;
 8003486:	0002      	movs	r2, r0
 8003488:	3234      	adds	r2, #52	@ 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 800348a:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 800348c:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800348e:	f7ff fb23 	bl	8002ad8 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003492:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003494:	06db      	lsls	r3, r3, #27
 8003496:	d500      	bpl.n	800349a <HAL_ADC_Init+0x22>
 8003498:	e085      	b.n	80035a6 <HAL_ADC_Init+0x12e>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800349a:	6822      	ldr	r2, [r4, #0]
 800349c:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 800349e:	075b      	lsls	r3, r3, #29
 80034a0:	d500      	bpl.n	80034a4 <HAL_ADC_Init+0x2c>
 80034a2:	e080      	b.n	80035a6 <HAL_ADC_Init+0x12e>
    ADC_STATE_CLR_SET(hadc->State,
 80034a4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80034a6:	4b42      	ldr	r3, [pc, #264]	@ (80035b0 <HAL_ADC_Init+0x138>)
 80034a8:	4019      	ands	r1, r3
 80034aa:	3306      	adds	r3, #6
 80034ac:	33ff      	adds	r3, #255	@ 0xff
 80034ae:	430b      	orrs	r3, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 80034b0:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 80034b2:	63a3      	str	r3, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 80034b4:	6893      	ldr	r3, [r2, #8]
 80034b6:	400b      	ands	r3, r1
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d105      	bne.n	80034c8 <HAL_ADC_Init+0x50>
 80034bc:	6811      	ldr	r1, [r2, #0]
 80034be:	4219      	tst	r1, r3
 80034c0:	d10e      	bne.n	80034e0 <HAL_ADC_Init+0x68>
 80034c2:	68d3      	ldr	r3, [r2, #12]
 80034c4:	041b      	lsls	r3, r3, #16
 80034c6:	d40b      	bmi.n	80034e0 <HAL_ADC_Init+0x68>
      MODIFY_REG(hadc->Instance->CFGR1,
 80034c8:	2118      	movs	r1, #24
 80034ca:	68d3      	ldr	r3, [r2, #12]
 80034cc:	438b      	bics	r3, r1
 80034ce:	68a1      	ldr	r1, [r4, #8]
 80034d0:	430b      	orrs	r3, r1
 80034d2:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80034d4:	6913      	ldr	r3, [r2, #16]
 80034d6:	6861      	ldr	r1, [r4, #4]
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	089b      	lsrs	r3, r3, #2
 80034dc:	430b      	orrs	r3, r1
 80034de:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80034e0:	68d3      	ldr	r3, [r2, #12]
 80034e2:	4934      	ldr	r1, [pc, #208]	@ (80035b4 <HAL_ADC_Init+0x13c>)
 80034e4:	400b      	ands	r3, r1
 80034e6:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80034e8:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80034ea:	7e60      	ldrb	r0, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80034ec:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80034ee:	03c0      	lsls	r0, r0, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80034f0:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80034f2:	7ea1      	ldrb	r1, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80034f4:	68e0      	ldr	r0, [r4, #12]
 80034f6:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80034f8:	0348      	lsls	r0, r1, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80034fa:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80034fc:	1d60      	adds	r0, r4, #5
 80034fe:	7fc0      	ldrb	r0, [r0, #31]
 8003500:	0040      	lsls	r0, r0, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003502:	4303      	orrs	r3, r0
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003504:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003506:	3801      	subs	r0, #1
 8003508:	1e45      	subs	r5, r0, #1
 800350a:	41a8      	sbcs	r0, r5
 800350c:	0300      	lsls	r0, r0, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800350e:	4303      	orrs	r3, r0
 8003510:	6920      	ldr	r0, [r4, #16]
 8003512:	3802      	subs	r0, #2
 8003514:	4245      	negs	r5, r0
 8003516:	4168      	adcs	r0, r5
 8003518:	0080      	lsls	r0, r0, #2
 800351a:	4303      	orrs	r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800351c:	7ee0      	ldrb	r0, [r4, #27]
 800351e:	2801      	cmp	r0, #1
 8003520:	d104      	bne.n	800352c <HAL_ADC_Init+0xb4>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003522:	2900      	cmp	r1, #0
 8003524:	d12b      	bne.n	800357e <HAL_ADC_Init+0x106>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003526:	2180      	movs	r1, #128	@ 0x80
 8003528:	0249      	lsls	r1, r1, #9
 800352a:	430b      	orrs	r3, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800352c:	20c2      	movs	r0, #194	@ 0xc2
 800352e:	69e1      	ldr	r1, [r4, #28]
 8003530:	30ff      	adds	r0, #255	@ 0xff
 8003532:	4281      	cmp	r1, r0
 8003534:	d002      	beq.n	800353c <HAL_ADC_Init+0xc4>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003536:	6a20      	ldr	r0, [r4, #32]
 8003538:	4301      	orrs	r1, r0
 800353a:	430b      	orrs	r3, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800353c:	2080      	movs	r0, #128	@ 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800353e:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003540:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003542:	4319      	orrs	r1, r3
 8003544:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003546:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003548:	4281      	cmp	r1, r0
 800354a:	d002      	beq.n	8003552 <HAL_ADC_Init+0xda>
 800354c:	1e48      	subs	r0, r1, #1
 800354e:	2806      	cmp	r0, #6
 8003550:	d807      	bhi.n	8003562 <HAL_ADC_Init+0xea>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003552:	2507      	movs	r5, #7
 8003554:	6950      	ldr	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003556:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003558:	43a8      	bics	r0, r5
 800355a:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800355c:	6950      	ldr	r0, [r2, #20]
 800355e:	4301      	orrs	r1, r0
 8003560:	6151      	str	r1, [r2, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003562:	68d2      	ldr	r2, [r2, #12]
 8003564:	4914      	ldr	r1, [pc, #80]	@ (80035b8 <HAL_ADC_Init+0x140>)
 8003566:	400a      	ands	r2, r1
 8003568:	429a      	cmp	r2, r3
 800356a:	d110      	bne.n	800358e <HAL_ADC_Init+0x116>
      ADC_CLEAR_ERRORCODE(hadc);
 800356c:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 800356e:	2303      	movs	r3, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8003570:	63e0      	str	r0, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8003572:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003574:	439a      	bics	r2, r3
 8003576:	3b02      	subs	r3, #2
 8003578:	4313      	orrs	r3, r2
 800357a:	63a3      	str	r3, [r4, #56]	@ 0x38
}
 800357c:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800357e:	2120      	movs	r1, #32
 8003580:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003582:	4329      	orrs	r1, r5
 8003584:	63a1      	str	r1, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003586:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003588:	4308      	orrs	r0, r1
 800358a:	63e0      	str	r0, [r4, #60]	@ 0x3c
 800358c:	e7ce      	b.n	800352c <HAL_ADC_Init+0xb4>
      ADC_STATE_CLR_SET(hadc->State,
 800358e:	2312      	movs	r3, #18
 8003590:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003592:	439a      	bics	r2, r3
 8003594:	3b02      	subs	r3, #2
 8003596:	4313      	orrs	r3, r2
 8003598:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800359a:	2301      	movs	r3, #1
 800359c:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800359e:	4313      	orrs	r3, r2
 80035a0:	63e3      	str	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 80035a2:	2001      	movs	r0, #1
 80035a4:	e7ea      	b.n	800357c <HAL_ADC_Init+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035a6:	2310      	movs	r3, #16
 80035a8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80035aa:	4313      	orrs	r3, r2
 80035ac:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 80035ae:	e7f8      	b.n	80035a2 <HAL_ADC_Init+0x12a>
 80035b0:	fffffefd 	.word	0xfffffefd
 80035b4:	fffe0219 	.word	0xfffe0219
 80035b8:	833fffe7 	.word	0x833fffe7

080035bc <HAL_ADC_Start_DMA>:
{
 80035bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80035be:	6803      	ldr	r3, [r0, #0]
{
 80035c0:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80035c2:	689b      	ldr	r3, [r3, #8]
{
 80035c4:	000e      	movs	r6, r1
    __HAL_LOCK(hadc);
 80035c6:	2002      	movs	r0, #2
{
 80035c8:	9201      	str	r2, [sp, #4]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80035ca:	075b      	lsls	r3, r3, #29
 80035cc:	d430      	bmi.n	8003630 <HAL_ADC_Start_DMA+0x74>
    __HAL_LOCK(hadc);
 80035ce:	0027      	movs	r7, r4
 80035d0:	3734      	adds	r7, #52	@ 0x34
 80035d2:	783b      	ldrb	r3, [r7, #0]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d02b      	beq.n	8003630 <HAL_ADC_Start_DMA+0x74>
 80035d8:	2301      	movs	r3, #1
 80035da:	703b      	strb	r3, [r7, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80035dc:	7e63      	ldrb	r3, [r4, #25]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d127      	bne.n	8003632 <HAL_ADC_Start_DMA+0x76>
      ADC_STATE_CLR_SET(hadc->State,
 80035e2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80035e4:	4b16      	ldr	r3, [pc, #88]	@ (8003640 <HAL_ADC_Start_DMA+0x84>)
      ADC_CLEAR_ERRORCODE(hadc);
 80035e6:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 80035e8:	401a      	ands	r2, r3
 80035ea:	2380      	movs	r3, #128	@ 0x80
 80035ec:	005b      	lsls	r3, r3, #1
 80035ee:	4313      	orrs	r3, r2
 80035f0:	63a3      	str	r3, [r4, #56]	@ 0x38
      ADC_CLEAR_ERRORCODE(hadc);
 80035f2:	63e5      	str	r5, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 80035f4:	703d      	strb	r5, [r7, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035f6:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80035f8:	4b12      	ldr	r3, [pc, #72]	@ (8003644 <HAL_ADC_Start_DMA+0x88>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035fa:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80035fc:	6283      	str	r3, [r0, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80035fe:	4b12      	ldr	r3, [pc, #72]	@ (8003648 <HAL_ADC_Start_DMA+0x8c>)
 8003600:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003602:	4b12      	ldr	r3, [pc, #72]	@ (800364c <HAL_ADC_Start_DMA+0x90>)
 8003604:	6303      	str	r3, [r0, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003606:	231c      	movs	r3, #28
 8003608:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800360a:	684a      	ldr	r2, [r1, #4]
 800360c:	3b0c      	subs	r3, #12
 800360e:	4313      	orrs	r3, r2
 8003610:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8003612:	2301      	movs	r3, #1
 8003614:	68ca      	ldr	r2, [r1, #12]
 8003616:	4313      	orrs	r3, r2
 8003618:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800361a:	0032      	movs	r2, r6
 800361c:	9b01      	ldr	r3, [sp, #4]
 800361e:	3140      	adds	r1, #64	@ 0x40
 8003620:	f000 f9ec 	bl	80039fc <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8003624:	2304      	movs	r3, #4
 8003626:	0028      	movs	r0, r5
 8003628:	6822      	ldr	r2, [r4, #0]
 800362a:	6891      	ldr	r1, [r2, #8]
 800362c:	430b      	orrs	r3, r1
 800362e:	6093      	str	r3, [r2, #8]
}
 8003630:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8003632:	0020      	movs	r0, r4
 8003634:	f7ff fed0 	bl	80033d8 <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 8003638:	2800      	cmp	r0, #0
 800363a:	d0d2      	beq.n	80035e2 <HAL_ADC_Start_DMA+0x26>
 800363c:	e7f8      	b.n	8003630 <HAL_ADC_Start_DMA+0x74>
 800363e:	46c0      	nop			@ (mov r8, r8)
 8003640:	fffff0fe 	.word	0xfffff0fe
 8003644:	08003655 	.word	0x08003655
 8003648:	080036c7 	.word	0x080036c7
 800364c:	080036d3 	.word	0x080036d3

08003650 <HAL_ADC_ConvCpltCallback>:
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 8003650:	4770      	bx	lr
	...

08003654 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003654:	2250      	movs	r2, #80	@ 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003656:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8003658:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800365a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800365c:	4211      	tst	r1, r2
 800365e:	d12b      	bne.n	80036b8 <ADC_DMAConvCplt+0x64>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003660:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003662:	32b1      	adds	r2, #177	@ 0xb1
 8003664:	32ff      	adds	r2, #255	@ 0xff
 8003666:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003668:	21c0      	movs	r1, #192	@ 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800366a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	0109      	lsls	r1, r1, #4
 8003670:	68d0      	ldr	r0, [r2, #12]
 8003672:	4208      	tst	r0, r1
 8003674:	d113      	bne.n	800369e <ADC_DMAConvCplt+0x4a>
 8003676:	7e99      	ldrb	r1, [r3, #26]
 8003678:	2900      	cmp	r1, #0
 800367a:	d110      	bne.n	800369e <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800367c:	6811      	ldr	r1, [r2, #0]
 800367e:	0709      	lsls	r1, r1, #28
 8003680:	d50d      	bpl.n	800369e <ADC_DMAConvCplt+0x4a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003682:	6891      	ldr	r1, [r2, #8]
 8003684:	0749      	lsls	r1, r1, #29
 8003686:	d40e      	bmi.n	80036a6 <ADC_DMAConvCplt+0x52>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003688:	200c      	movs	r0, #12
 800368a:	6851      	ldr	r1, [r2, #4]
 800368c:	4381      	bics	r1, r0
 800368e:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003690:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003692:	4a0b      	ldr	r2, [pc, #44]	@ (80036c0 <ADC_DMAConvCplt+0x6c>)
 8003694:	4011      	ands	r1, r2
 8003696:	3204      	adds	r2, #4
 8003698:	32ff      	adds	r2, #255	@ 0xff
 800369a:	430a      	orrs	r2, r1
 800369c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800369e:	0018      	movs	r0, r3
 80036a0:	f7ff ffd6 	bl	8003650 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80036a4:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036a6:	2220      	movs	r2, #32
 80036a8:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80036aa:	430a      	orrs	r2, r1
 80036ac:	639a      	str	r2, [r3, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036ae:	2201      	movs	r2, #1
 80036b0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80036b2:	430a      	orrs	r2, r1
 80036b4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80036b6:	e7f2      	b.n	800369e <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80036b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036bc:	4798      	blx	r3
}
 80036be:	e7f1      	b.n	80036a4 <ADC_DMAConvCplt+0x50>
 80036c0:	fffffefe 	.word	0xfffffefe

080036c4 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 80036c4:	4770      	bx	lr

080036c6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80036c6:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80036c8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80036ca:	f7ff fffb 	bl	80036c4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036ce:	bd10      	pop	{r4, pc}

080036d0 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80036d0:	4770      	bx	lr

080036d2 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80036d2:	2340      	movs	r3, #64	@ 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036d4:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 80036d6:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80036d8:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 80036da:	4313      	orrs	r3, r2
 80036dc:	6383      	str	r3, [r0, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80036de:	2304      	movs	r3, #4
 80036e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80036e2:	4313      	orrs	r3, r2
 80036e4:	63c3      	str	r3, [r0, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80036e6:	f7ff fff3 	bl	80036d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80036ea:	bd10      	pop	{r4, pc}

080036ec <HAL_ADC_ConfigChannel>:
{
 80036ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 80036ee:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80036f0:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 80036f2:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80036f4:	3434      	adds	r4, #52	@ 0x34
 80036f6:	7822      	ldrb	r2, [r4, #0]
{
 80036f8:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80036fa:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
  __HAL_LOCK(hadc);
 80036fc:	2002      	movs	r0, #2
 80036fe:	2a01      	cmp	r2, #1
 8003700:	d02c      	beq.n	800375c <HAL_ADC_ConfigChannel+0x70>
 8003702:	3801      	subs	r0, #1
 8003704:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	6895      	ldr	r5, [r2, #8]
 800370a:	076d      	lsls	r5, r5, #29
 800370c:	d45b      	bmi.n	80037c6 <HAL_ADC_ConfigChannel+0xda>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800370e:	680b      	ldr	r3, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8003710:	684f      	ldr	r7, [r1, #4]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003712:	001d      	movs	r5, r3
    if (sConfig->Rank != ADC_RANK_NONE)
 8003714:	46bc      	mov	ip, r7
 8003716:	4f2e      	ldr	r7, [pc, #184]	@ (80037d0 <HAL_ADC_ConfigChannel+0xe4>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003718:	4098      	lsls	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800371a:	3d10      	subs	r5, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 800371c:	45bc      	cmp	ip, r7
 800371e:	d03c      	beq.n	800379a <HAL_ADC_ConfigChannel+0xae>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003720:	6a97      	ldr	r7, [r2, #40]	@ 0x28
 8003722:	4338      	orrs	r0, r7
 8003724:	6290      	str	r0, [r2, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003726:	2e07      	cmp	r6, #7
 8003728:	d80f      	bhi.n	800374a <HAL_ADC_ConfigChannel+0x5e>
 800372a:	2e00      	cmp	r6, #0
 800372c:	d111      	bne.n	8003752 <HAL_ADC_ConfigChannel+0x66>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800372e:	2007      	movs	r0, #7
 8003730:	6956      	ldr	r6, [r2, #20]
 8003732:	6889      	ldr	r1, [r1, #8]
 8003734:	4006      	ands	r6, r0
 8003736:	42b1      	cmp	r1, r6
 8003738:	d00b      	beq.n	8003752 <HAL_ADC_ConfigChannel+0x66>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800373a:	6956      	ldr	r6, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800373c:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800373e:	4386      	bics	r6, r0
 8003740:	6156      	str	r6, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8003742:	6956      	ldr	r6, [r2, #20]
 8003744:	4331      	orrs	r1, r6
 8003746:	6151      	str	r1, [r2, #20]
 8003748:	e003      	b.n	8003752 <HAL_ADC_ConfigChannel+0x66>
 800374a:	2080      	movs	r0, #128	@ 0x80
 800374c:	0540      	lsls	r0, r0, #21
 800374e:	4286      	cmp	r6, r0
 8003750:	d1ed      	bne.n	800372e <HAL_ADC_ConfigChannel+0x42>
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003752:	2d02      	cmp	r5, #2
 8003754:	d903      	bls.n	800375e <HAL_ADC_ConfigChannel+0x72>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003756:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8003758:	2300      	movs	r3, #0
 800375a:	7023      	strb	r3, [r4, #0]
}
 800375c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800375e:	481d      	ldr	r0, [pc, #116]	@ (80037d4 <HAL_ADC_ConfigChannel+0xe8>)
 8003760:	2180      	movs	r1, #128	@ 0x80
 8003762:	6802      	ldr	r2, [r0, #0]
 8003764:	2b10      	cmp	r3, #16
 8003766:	d014      	beq.n	8003792 <HAL_ADC_ConfigChannel+0xa6>
 8003768:	2b11      	cmp	r3, #17
 800376a:	d114      	bne.n	8003796 <HAL_ADC_ConfigChannel+0xaa>
 800376c:	03c9      	lsls	r1, r1, #15
 800376e:	430a      	orrs	r2, r1
 8003770:	6002      	str	r2, [r0, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003772:	2b10      	cmp	r3, #16
 8003774:	d1ef      	bne.n	8003756 <HAL_ADC_ConfigChannel+0x6a>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003776:	4b18      	ldr	r3, [pc, #96]	@ (80037d8 <HAL_ADC_ConfigChannel+0xec>)
 8003778:	4918      	ldr	r1, [pc, #96]	@ (80037dc <HAL_ADC_ConfigChannel+0xf0>)
 800377a:	6818      	ldr	r0, [r3, #0]
 800377c:	f7fc fcea 	bl	8000154 <__udivsi3>
 8003780:	230a      	movs	r3, #10
 8003782:	4343      	muls	r3, r0
            wait_loop_index--;
 8003784:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003786:	9b01      	ldr	r3, [sp, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d0e4      	beq.n	8003756 <HAL_ADC_ConfigChannel+0x6a>
            wait_loop_index--;
 800378c:	9b01      	ldr	r3, [sp, #4]
 800378e:	3b01      	subs	r3, #1
 8003790:	e7f8      	b.n	8003784 <HAL_ADC_ConfigChannel+0x98>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003792:	0409      	lsls	r1, r1, #16
 8003794:	e7eb      	b.n	800376e <HAL_ADC_ConfigChannel+0x82>
 8003796:	0449      	lsls	r1, r1, #17
 8003798:	e7e9      	b.n	800376e <HAL_ADC_ConfigChannel+0x82>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800379a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800379c:	4381      	bics	r1, r0
 800379e:	6291      	str	r1, [r2, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80037a0:	2d02      	cmp	r5, #2
 80037a2:	d8d8      	bhi.n	8003756 <HAL_ADC_ConfigChannel+0x6a>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80037a4:	4a0b      	ldr	r2, [pc, #44]	@ (80037d4 <HAL_ADC_ConfigChannel+0xe8>)
 80037a6:	6811      	ldr	r1, [r2, #0]
 80037a8:	2b10      	cmp	r3, #16
 80037aa:	d00a      	beq.n	80037c2 <HAL_ADC_ConfigChannel+0xd6>
 80037ac:	3b11      	subs	r3, #17
 80037ae:	1e58      	subs	r0, r3, #1
 80037b0:	4183      	sbcs	r3, r0
 80037b2:	480b      	ldr	r0, [pc, #44]	@ (80037e0 <HAL_ADC_ConfigChannel+0xf4>)
 80037b4:	425b      	negs	r3, r3
 80037b6:	4003      	ands	r3, r0
 80037b8:	480a      	ldr	r0, [pc, #40]	@ (80037e4 <HAL_ADC_ConfigChannel+0xf8>)
 80037ba:	181b      	adds	r3, r3, r0
 80037bc:	400b      	ands	r3, r1
 80037be:	6013      	str	r3, [r2, #0]
 80037c0:	e7c9      	b.n	8003756 <HAL_ADC_ConfigChannel+0x6a>
 80037c2:	4b09      	ldr	r3, [pc, #36]	@ (80037e8 <HAL_ADC_ConfigChannel+0xfc>)
 80037c4:	e7fa      	b.n	80037bc <HAL_ADC_ConfigChannel+0xd0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037c6:	2220      	movs	r2, #32
 80037c8:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80037ca:	430a      	orrs	r2, r1
 80037cc:	639a      	str	r2, [r3, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 80037ce:	e7c3      	b.n	8003758 <HAL_ADC_ConfigChannel+0x6c>
 80037d0:	00001001 	.word	0x00001001
 80037d4:	40012708 	.word	0x40012708
 80037d8:	200001f8 	.word	0x200001f8
 80037dc:	000f4240 	.word	0x000f4240
 80037e0:	ff400000 	.word	0xff400000
 80037e4:	ffbfffff 	.word	0xffbfffff
 80037e8:	ff7fffff 	.word	0xff7fffff

080037ec <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80037ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037ee:	0006      	movs	r6, r0
 80037f0:	3634      	adds	r6, #52	@ 0x34
 80037f2:	7833      	ldrb	r3, [r6, #0]
{
 80037f4:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80037f6:	2002      	movs	r0, #2
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d045      	beq.n	8003888 <HAL_ADCEx_Calibration_Start+0x9c>
 80037fc:	2301      	movs	r3, #1
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80037fe:	2103      	movs	r1, #3
  __HAL_LOCK(hadc);
 8003800:	7033      	strb	r3, [r6, #0]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003802:	6823      	ldr	r3, [r4, #0]
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	400a      	ands	r2, r1
 8003808:	2a01      	cmp	r2, #1
 800380a:	d105      	bne.n	8003818 <HAL_ADCEx_Calibration_Start+0x2c>
 800380c:	6819      	ldr	r1, [r3, #0]
 800380e:	4211      	tst	r1, r2
 8003810:	d13b      	bne.n	800388a <HAL_ADCEx_Calibration_Start+0x9e>
 8003812:	68da      	ldr	r2, [r3, #12]
 8003814:	0412      	lsls	r2, r2, #16
 8003816:	d438      	bmi.n	800388a <HAL_ADCEx_Calibration_Start+0x9e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8003818:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800381a:	4a1f      	ldr	r2, [pc, #124]	@ (8003898 <HAL_ADCEx_Calibration_Start+0xac>)
 800381c:	4011      	ands	r1, r2
 800381e:	3206      	adds	r2, #6
 8003820:	32ff      	adds	r2, #255	@ 0xff
 8003822:	430a      	orrs	r2, r1
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003824:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State, 
 8003826:	63a2      	str	r2, [r4, #56]	@ 0x38
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003828:	68dd      	ldr	r5, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800382a:	68da      	ldr	r2, [r3, #12]
 800382c:	438a      	bics	r2, r1
 800382e:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003830:	2280      	movs	r2, #128	@ 0x80
 8003832:	6899      	ldr	r1, [r3, #8]
 8003834:	0612      	lsls	r2, r2, #24
 8003836:	430a      	orrs	r2, r1
 8003838:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800383a:	f7ff fdb5 	bl	80033a8 <HAL_GetTick>
 800383e:	0007      	movs	r7, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003840:	6823      	ldr	r3, [r4, #0]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	2a00      	cmp	r2, #0
 8003846:	db0d      	blt.n	8003864 <HAL_ADCEx_Calibration_Start+0x78>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003848:	2103      	movs	r1, #3
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800384a:	68da      	ldr	r2, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800384c:	400d      	ands	r5, r1
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800384e:	4315      	orrs	r5, r2
 8003850:	60dd      	str	r5, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003852:	2301      	movs	r3, #1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003854:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8003856:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003858:	438a      	bics	r2, r1
 800385a:	4313      	orrs	r3, r2
 800385c:	63a3      	str	r3, [r4, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800385e:	2300      	movs	r3, #0
 8003860:	7033      	strb	r3, [r6, #0]
  
  /* Return function status */
  return tmp_hal_status;
 8003862:	e011      	b.n	8003888 <HAL_ADCEx_Calibration_Start+0x9c>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003864:	f7ff fda0 	bl	80033a8 <HAL_GetTick>
 8003868:	1bc0      	subs	r0, r0, r7
 800386a:	2802      	cmp	r0, #2
 800386c:	d9e8      	bls.n	8003840 <HAL_ADCEx_Calibration_Start+0x54>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800386e:	6823      	ldr	r3, [r4, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	2b00      	cmp	r3, #0
 8003874:	dae4      	bge.n	8003840 <HAL_ADCEx_Calibration_Start+0x54>
          ADC_STATE_CLR_SET(hadc->State,
 8003876:	2312      	movs	r3, #18
 8003878:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          return HAL_ERROR;
 800387a:	2001      	movs	r0, #1
          ADC_STATE_CLR_SET(hadc->State,
 800387c:	439a      	bics	r2, r3
 800387e:	3b02      	subs	r3, #2
 8003880:	4313      	orrs	r3, r2
 8003882:	63a3      	str	r3, [r4, #56]	@ 0x38
          __HAL_UNLOCK(hadc);
 8003884:	2300      	movs	r3, #0
 8003886:	7033      	strb	r3, [r6, #0]
}
 8003888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800388a:	2320      	movs	r3, #32
 800388c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 800388e:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003890:	4313      	orrs	r3, r2
 8003892:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 8003894:	e7e3      	b.n	800385e <HAL_ADCEx_Calibration_Start+0x72>
 8003896:	46c0      	nop			@ (mov r8, r8)
 8003898:	fffffefd 	.word	0xfffffefd

0800389c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800389c:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800389e:	24ff      	movs	r4, #255	@ 0xff
 80038a0:	2203      	movs	r2, #3
 80038a2:	000b      	movs	r3, r1
 80038a4:	0021      	movs	r1, r4
 80038a6:	4002      	ands	r2, r0
 80038a8:	00d2      	lsls	r2, r2, #3
 80038aa:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80038ac:	019b      	lsls	r3, r3, #6
 80038ae:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038b0:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80038b2:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 80038b4:	2800      	cmp	r0, #0
 80038b6:	db0a      	blt.n	80038ce <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038b8:	24c0      	movs	r4, #192	@ 0xc0
 80038ba:	4a0b      	ldr	r2, [pc, #44]	@ (80038e8 <HAL_NVIC_SetPriority+0x4c>)
 80038bc:	0880      	lsrs	r0, r0, #2
 80038be:	0080      	lsls	r0, r0, #2
 80038c0:	1880      	adds	r0, r0, r2
 80038c2:	00a4      	lsls	r4, r4, #2
 80038c4:	5902      	ldr	r2, [r0, r4]
 80038c6:	400a      	ands	r2, r1
 80038c8:	4313      	orrs	r3, r2
 80038ca:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80038cc:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038ce:	220f      	movs	r2, #15
 80038d0:	4010      	ands	r0, r2
 80038d2:	3808      	subs	r0, #8
 80038d4:	4a05      	ldr	r2, [pc, #20]	@ (80038ec <HAL_NVIC_SetPriority+0x50>)
 80038d6:	0880      	lsrs	r0, r0, #2
 80038d8:	0080      	lsls	r0, r0, #2
 80038da:	1880      	adds	r0, r0, r2
 80038dc:	69c2      	ldr	r2, [r0, #28]
 80038de:	4011      	ands	r1, r2
 80038e0:	4319      	orrs	r1, r3
 80038e2:	61c1      	str	r1, [r0, #28]
 80038e4:	e7f2      	b.n	80038cc <HAL_NVIC_SetPriority+0x30>
 80038e6:	46c0      	nop			@ (mov r8, r8)
 80038e8:	e000e100 	.word	0xe000e100
 80038ec:	e000ed00 	.word	0xe000ed00

080038f0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80038f0:	2800      	cmp	r0, #0
 80038f2:	db05      	blt.n	8003900 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038f4:	231f      	movs	r3, #31
 80038f6:	4018      	ands	r0, r3
 80038f8:	3b1e      	subs	r3, #30
 80038fa:	4083      	lsls	r3, r0
 80038fc:	4a01      	ldr	r2, [pc, #4]	@ (8003904 <HAL_NVIC_EnableIRQ+0x14>)
 80038fe:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003900:	4770      	bx	lr
 8003902:	46c0      	nop			@ (mov r8, r8)
 8003904:	e000e100 	.word	0xe000e100

08003908 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003908:	2280      	movs	r2, #128	@ 0x80
 800390a:	1e43      	subs	r3, r0, #1
 800390c:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800390e:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003910:	4293      	cmp	r3, r2
 8003912:	d20d      	bcs.n	8003930 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003914:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003916:	4a07      	ldr	r2, [pc, #28]	@ (8003934 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003918:	4807      	ldr	r0, [pc, #28]	@ (8003938 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800391a:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800391c:	6a03      	ldr	r3, [r0, #32]
 800391e:	0609      	lsls	r1, r1, #24
 8003920:	021b      	lsls	r3, r3, #8
 8003922:	0a1b      	lsrs	r3, r3, #8
 8003924:	430b      	orrs	r3, r1
 8003926:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003928:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800392a:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800392c:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800392e:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003930:	4770      	bx	lr
 8003932:	46c0      	nop			@ (mov r8, r8)
 8003934:	e000e010 	.word	0xe000e010
 8003938:	e000ed00 	.word	0xe000ed00

0800393c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800393c:	b570      	push	{r4, r5, r6, lr}
 800393e:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 8003940:	2001      	movs	r0, #1
  if (NULL == hdma)
 8003942:	2c00      	cmp	r4, #0
 8003944:	d024      	beq.n	8003990 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003946:	2302      	movs	r3, #2
 8003948:	1ca5      	adds	r5, r4, #2
 800394a:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800394c:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800394e:	4b11      	ldr	r3, [pc, #68]	@ (8003994 <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8003950:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003952:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003954:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8003956:	6863      	ldr	r3, [r4, #4]
 8003958:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800395a:	68e1      	ldr	r1, [r4, #12]
 800395c:	430b      	orrs	r3, r1
 800395e:	6921      	ldr	r1, [r4, #16]
 8003960:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003962:	6961      	ldr	r1, [r4, #20]
 8003964:	430b      	orrs	r3, r1
 8003966:	69a1      	ldr	r1, [r4, #24]
 8003968:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 800396a:	69e1      	ldr	r1, [r4, #28]
 800396c:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 800396e:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003970:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003972:	4b09      	ldr	r3, [pc, #36]	@ (8003998 <HAL_DMA_Init+0x5c>)
 8003974:	2114      	movs	r1, #20
 8003976:	18c0      	adds	r0, r0, r3
 8003978:	f7fc fbec 	bl	8000154 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 800397c:	4b07      	ldr	r3, [pc, #28]	@ (800399c <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800397e:	0080      	lsls	r0, r0, #2
 8003980:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003982:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003984:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8003986:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003988:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 800398a:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 800398c:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 800398e:	77e0      	strb	r0, [r4, #31]
}
 8003990:	bd70      	pop	{r4, r5, r6, pc}
 8003992:	46c0      	nop			@ (mov r8, r8)
 8003994:	ffffc00f 	.word	0xffffc00f
 8003998:	bffdfff8 	.word	0xbffdfff8
 800399c:	40020000 	.word	0x40020000

080039a0 <HAL_DMA_Start>:
{
 80039a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80039a2:	1c44      	adds	r4, r0, #1
{
 80039a4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80039a6:	7fe5      	ldrb	r5, [r4, #31]
 80039a8:	2d01      	cmp	r5, #1
 80039aa:	d025      	beq.n	80039f8 <HAL_DMA_Start+0x58>
 80039ac:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 80039ae:	1c87      	adds	r7, r0, #2
  __HAL_LOCK(hdma);
 80039b0:	77e5      	strb	r5, [r4, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 80039b2:	7ffd      	ldrb	r5, [r7, #31]
 80039b4:	2600      	movs	r6, #0
 80039b6:	46ac      	mov	ip, r5
 80039b8:	4663      	mov	r3, ip
 80039ba:	b2ed      	uxtb	r5, r5
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d11a      	bne.n	80039f6 <HAL_DMA_Start+0x56>
    hdma->State = HAL_DMA_STATE_BUSY;
 80039c0:	2402      	movs	r4, #2
 80039c2:	77fc      	strb	r4, [r7, #31]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80039c4:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039c6:	6386      	str	r6, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80039c8:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80039ca:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80039cc:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80039ce:	40bd      	lsls	r5, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80039d0:	6026      	str	r6, [r4, #0]
  hdma->Instance->CNDTR = DataLength;
 80039d2:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80039d4:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 80039d6:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80039d8:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039da:	6843      	ldr	r3, [r0, #4]
 80039dc:	2b10      	cmp	r3, #16
 80039de:	d107      	bne.n	80039f0 <HAL_DMA_Start+0x50>
    hdma->Instance->CPAR = DstAddress;
 80039e0:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80039e2:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CCR |= DMA_CCR_EN;
 80039e4:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80039e6:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 80039e8:	6822      	ldr	r2, [r4, #0]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	6023      	str	r3, [r4, #0]
}
 80039ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 80039f0:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80039f2:	60e2      	str	r2, [r4, #12]
 80039f4:	e7f6      	b.n	80039e4 <HAL_DMA_Start+0x44>
    __HAL_UNLOCK(hdma);
 80039f6:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 80039f8:	2002      	movs	r0, #2
 80039fa:	e7f8      	b.n	80039ee <HAL_DMA_Start+0x4e>

080039fc <HAL_DMA_Start_IT>:
{
 80039fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80039fe:	1c44      	adds	r4, r0, #1
{
 8003a00:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8003a02:	7fe5      	ldrb	r5, [r4, #31]
 8003a04:	2d01      	cmp	r5, #1
 8003a06:	d033      	beq.n	8003a70 <HAL_DMA_Start_IT+0x74>
 8003a08:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8003a0a:	1c87      	adds	r7, r0, #2
  __HAL_LOCK(hdma);
 8003a0c:	77e5      	strb	r5, [r4, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 8003a0e:	7ffd      	ldrb	r5, [r7, #31]
 8003a10:	2600      	movs	r6, #0
 8003a12:	46ac      	mov	ip, r5
 8003a14:	4663      	mov	r3, ip
 8003a16:	b2ed      	uxtb	r5, r5
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d128      	bne.n	8003a6e <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a1c:	2402      	movs	r4, #2
 8003a1e:	77fc      	strb	r4, [r7, #31]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003a20:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a22:	6386      	str	r6, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003a24:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003a26:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003a28:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003a2a:	40bd      	lsls	r5, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003a2c:	6026      	str	r6, [r4, #0]
  hdma->Instance->CNDTR = DataLength;
 8003a2e:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003a30:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 8003a32:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8003a34:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a36:	6843      	ldr	r3, [r0, #4]
 8003a38:	2b10      	cmp	r3, #16
 8003a3a:	d10e      	bne.n	8003a5a <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 8003a3c:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003a3e:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8003a40:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003a42:	6822      	ldr	r2, [r4, #0]
    if (NULL != hdma->XferHalfCpltCallback)
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00b      	beq.n	8003a60 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003a48:	230e      	movs	r3, #14
 8003a4a:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003a4c:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003a4e:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8003a50:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003a52:	6822      	ldr	r2, [r4, #0]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	6023      	str	r3, [r4, #0]
}
 8003a58:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8003a5a:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a5c:	60e2      	str	r2, [r4, #12]
 8003a5e:	e7ef      	b.n	8003a40 <HAL_DMA_Start_IT+0x44>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003a60:	230a      	movs	r3, #10
 8003a62:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003a64:	2204      	movs	r2, #4
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003a66:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	4393      	bics	r3, r2
 8003a6c:	e7ee      	b.n	8003a4c <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 8003a6e:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 8003a70:	2002      	movs	r0, #2
 8003a72:	e7f1      	b.n	8003a58 <HAL_DMA_Start_IT+0x5c>

08003a74 <HAL_DMA_IRQHandler>:
{
 8003a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003a76:	2704      	movs	r7, #4
 8003a78:	003e      	movs	r6, r7
 8003a7a:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a7c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003a7e:	408e      	lsls	r6, r1
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a80:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003a82:	6803      	ldr	r3, [r0, #0]
 8003a84:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003a86:	4235      	tst	r5, r6
 8003a88:	d00d      	beq.n	8003aa6 <HAL_DMA_IRQHandler+0x32>
 8003a8a:	423c      	tst	r4, r7
 8003a8c:	d00b      	beq.n	8003aa6 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a8e:	6819      	ldr	r1, [r3, #0]
 8003a90:	0689      	lsls	r1, r1, #26
 8003a92:	d402      	bmi.n	8003a9a <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003a94:	6819      	ldr	r1, [r3, #0]
 8003a96:	43b9      	bics	r1, r7
 8003a98:	6019      	str	r1, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8003a9a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003a9c:	6056      	str	r6, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d019      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0x62>
      hdma->XferErrorCallback(hdma);
 8003aa2:	4798      	blx	r3
}
 8003aa4:	e017      	b.n	8003ad6 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003aa6:	2702      	movs	r7, #2
 8003aa8:	003e      	movs	r6, r7
 8003aaa:	408e      	lsls	r6, r1
 8003aac:	4235      	tst	r5, r6
 8003aae:	d013      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x64>
 8003ab0:	423c      	tst	r4, r7
 8003ab2:	d011      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ab4:	6819      	ldr	r1, [r3, #0]
 8003ab6:	0689      	lsls	r1, r1, #26
 8003ab8:	d406      	bmi.n	8003ac8 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003aba:	240a      	movs	r4, #10
 8003abc:	6819      	ldr	r1, [r3, #0]
 8003abe:	43a1      	bics	r1, r4
 8003ac0:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003ac2:	2101      	movs	r1, #1
 8003ac4:	19c3      	adds	r3, r0, r7
 8003ac6:	77d9      	strb	r1, [r3, #31]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003ac8:	6056      	str	r6, [r2, #4]
    __HAL_UNLOCK(hdma);
 8003aca:	2200      	movs	r2, #0
 8003acc:	1c43      	adds	r3, r0, #1
 8003ace:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 8003ad0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if (hdma->XferErrorCallback != NULL)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d1e5      	bne.n	8003aa2 <HAL_DMA_IRQHandler+0x2e>
}
 8003ad6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003ad8:	2608      	movs	r6, #8
 8003ada:	0037      	movs	r7, r6
 8003adc:	408f      	lsls	r7, r1
 8003ade:	423d      	tst	r5, r7
 8003ae0:	d0f9      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0x62>
 8003ae2:	4234      	tst	r4, r6
 8003ae4:	d0f7      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003ae6:	250e      	movs	r5, #14
 8003ae8:	681c      	ldr	r4, [r3, #0]
 8003aea:	43ac      	bics	r4, r5
 8003aec:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003aee:	2301      	movs	r3, #1
 8003af0:	001c      	movs	r4, r3
 8003af2:	408c      	lsls	r4, r1
 8003af4:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003af6:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003af8:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8003afa:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8003afc:	2200      	movs	r2, #0
 8003afe:	18c3      	adds	r3, r0, r3
 8003b00:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8003b02:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003b04:	e7e5      	b.n	8003ad2 <HAL_DMA_IRQHandler+0x5e>
	...

08003b08 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8003b08:	2300      	movs	r3, #0
{
 8003b0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b0c:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b0e:	680a      	ldr	r2, [r1, #0]
 8003b10:	0014      	movs	r4, r2
 8003b12:	40dc      	lsrs	r4, r3
 8003b14:	d101      	bne.n	8003b1a <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8003b16:	b007      	add	sp, #28
 8003b18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003b1a:	2501      	movs	r5, #1
 8003b1c:	0014      	movs	r4, r2
 8003b1e:	409d      	lsls	r5, r3
 8003b20:	402c      	ands	r4, r5
 8003b22:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8003b24:	422a      	tst	r2, r5
 8003b26:	d100      	bne.n	8003b2a <HAL_GPIO_Init+0x22>
 8003b28:	e09c      	b.n	8003c64 <HAL_GPIO_Init+0x15c>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b2a:	684a      	ldr	r2, [r1, #4]
 8003b2c:	005f      	lsls	r7, r3, #1
 8003b2e:	4694      	mov	ip, r2
 8003b30:	2203      	movs	r2, #3
 8003b32:	4664      	mov	r4, ip
 8003b34:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003b36:	2403      	movs	r4, #3
 8003b38:	40bc      	lsls	r4, r7
 8003b3a:	43e4      	mvns	r4, r4
 8003b3c:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b3e:	1e54      	subs	r4, r2, #1
 8003b40:	2c01      	cmp	r4, #1
 8003b42:	d82e      	bhi.n	8003ba2 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8003b44:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003b46:	9c01      	ldr	r4, [sp, #4]
 8003b48:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b4a:	68cc      	ldr	r4, [r1, #12]
 8003b4c:	40bc      	lsls	r4, r7
 8003b4e:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8003b50:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8003b52:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b54:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b56:	43ac      	bics	r4, r5
 8003b58:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b5a:	4664      	mov	r4, ip
 8003b5c:	0924      	lsrs	r4, r4, #4
 8003b5e:	4034      	ands	r4, r6
 8003b60:	409c      	lsls	r4, r3
 8003b62:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8003b64:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8003b66:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003b68:	9c01      	ldr	r4, [sp, #4]
 8003b6a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b6c:	688c      	ldr	r4, [r1, #8]
 8003b6e:	40bc      	lsls	r4, r7
 8003b70:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8003b72:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b74:	2a02      	cmp	r2, #2
 8003b76:	d116      	bne.n	8003ba6 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b78:	2507      	movs	r5, #7
 8003b7a:	260f      	movs	r6, #15
 8003b7c:	401d      	ands	r5, r3
 8003b7e:	00ad      	lsls	r5, r5, #2
 8003b80:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8003b82:	08dc      	lsrs	r4, r3, #3
 8003b84:	00a4      	lsls	r4, r4, #2
 8003b86:	1904      	adds	r4, r0, r4
 8003b88:	9402      	str	r4, [sp, #8]
 8003b8a:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003b8c:	9603      	str	r6, [sp, #12]
 8003b8e:	0026      	movs	r6, r4
 8003b90:	9c03      	ldr	r4, [sp, #12]
 8003b92:	43a6      	bics	r6, r4
 8003b94:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b96:	690e      	ldr	r6, [r1, #16]
 8003b98:	40ae      	lsls	r6, r5
 8003b9a:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8003b9c:	9c02      	ldr	r4, [sp, #8]
 8003b9e:	6226      	str	r6, [r4, #32]
 8003ba0:	e001      	b.n	8003ba6 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ba2:	2a03      	cmp	r2, #3
 8003ba4:	d1df      	bne.n	8003b66 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ba6:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8003ba8:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003baa:	9d01      	ldr	r5, [sp, #4]
 8003bac:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bae:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bb0:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8003bb2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003bb4:	4662      	mov	r2, ip
 8003bb6:	02a4      	lsls	r4, r4, #10
 8003bb8:	4222      	tst	r2, r4
 8003bba:	d053      	beq.n	8003c64 <HAL_GPIO_Init+0x15c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bbc:	2501      	movs	r5, #1
 8003bbe:	4a2a      	ldr	r2, [pc, #168]	@ (8003c68 <HAL_GPIO_Init+0x160>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bc0:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bc2:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bc4:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bc6:	432c      	orrs	r4, r5
 8003bc8:	6194      	str	r4, [r2, #24]
 8003bca:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003bcc:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bce:	402a      	ands	r2, r5
 8003bd0:	9205      	str	r2, [sp, #20]
 8003bd2:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003bd4:	4a25      	ldr	r2, [pc, #148]	@ (8003c6c <HAL_GPIO_Init+0x164>)
 8003bd6:	00a4      	lsls	r4, r4, #2
 8003bd8:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003bda:	220f      	movs	r2, #15
 8003bdc:	3502      	adds	r5, #2
 8003bde:	401d      	ands	r5, r3
 8003be0:	00ad      	lsls	r5, r5, #2
 8003be2:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8003be4:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003be6:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003be8:	2200      	movs	r2, #0
 8003bea:	42b8      	cmp	r0, r7
 8003bec:	d010      	beq.n	8003c10 <HAL_GPIO_Init+0x108>
 8003bee:	4f20      	ldr	r7, [pc, #128]	@ (8003c70 <HAL_GPIO_Init+0x168>)
 8003bf0:	3201      	adds	r2, #1
 8003bf2:	42b8      	cmp	r0, r7
 8003bf4:	d00c      	beq.n	8003c10 <HAL_GPIO_Init+0x108>
 8003bf6:	4f1f      	ldr	r7, [pc, #124]	@ (8003c74 <HAL_GPIO_Init+0x16c>)
 8003bf8:	3201      	adds	r2, #1
 8003bfa:	42b8      	cmp	r0, r7
 8003bfc:	d008      	beq.n	8003c10 <HAL_GPIO_Init+0x108>
 8003bfe:	4f1e      	ldr	r7, [pc, #120]	@ (8003c78 <HAL_GPIO_Init+0x170>)
 8003c00:	3201      	adds	r2, #1
 8003c02:	42b8      	cmp	r0, r7
 8003c04:	d004      	beq.n	8003c10 <HAL_GPIO_Init+0x108>
 8003c06:	4a1d      	ldr	r2, [pc, #116]	@ (8003c7c <HAL_GPIO_Init+0x174>)
 8003c08:	1882      	adds	r2, r0, r2
 8003c0a:	1e57      	subs	r7, r2, #1
 8003c0c:	41ba      	sbcs	r2, r7
 8003c0e:	3204      	adds	r2, #4
 8003c10:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c12:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c14:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c16:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8003c18:	4a19      	ldr	r2, [pc, #100]	@ (8003c80 <HAL_GPIO_Init+0x178>)
        temp &= ~(iocurrent);
 8003c1a:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8003c1c:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8003c1e:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8003c20:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8003c22:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c24:	02ff      	lsls	r7, r7, #11
 8003c26:	d401      	bmi.n	8003c2c <HAL_GPIO_Init+0x124>
        temp &= ~(iocurrent);
 8003c28:	0035      	movs	r5, r6
 8003c2a:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c2c:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8003c2e:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8003c30:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8003c32:	9d00      	ldr	r5, [sp, #0]
 8003c34:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c36:	02bf      	lsls	r7, r7, #10
 8003c38:	d401      	bmi.n	8003c3e <HAL_GPIO_Init+0x136>
        temp &= ~(iocurrent);
 8003c3a:	0035      	movs	r5, r6
 8003c3c:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c3e:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8003c40:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8003c42:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8003c44:	9d00      	ldr	r5, [sp, #0]
 8003c46:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c48:	03bf      	lsls	r7, r7, #14
 8003c4a:	d401      	bmi.n	8003c50 <HAL_GPIO_Init+0x148>
        temp &= ~(iocurrent);
 8003c4c:	0035      	movs	r5, r6
 8003c4e:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c50:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8003c52:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8003c54:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8003c56:	9e00      	ldr	r6, [sp, #0]
 8003c58:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c5a:	03ff      	lsls	r7, r7, #15
 8003c5c:	d401      	bmi.n	8003c62 <HAL_GPIO_Init+0x15a>
        temp &= ~(iocurrent);
 8003c5e:	4025      	ands	r5, r4
 8003c60:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8003c62:	6016      	str	r6, [r2, #0]
    position++;
 8003c64:	3301      	adds	r3, #1
 8003c66:	e752      	b.n	8003b0e <HAL_GPIO_Init+0x6>
 8003c68:	40021000 	.word	0x40021000
 8003c6c:	40010000 	.word	0x40010000
 8003c70:	48000400 	.word	0x48000400
 8003c74:	48000800 	.word	0x48000800
 8003c78:	48000c00 	.word	0x48000c00
 8003c7c:	b7fff000 	.word	0xb7fff000
 8003c80:	40010400 	.word	0x40010400

08003c84 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c84:	6900      	ldr	r0, [r0, #16]
 8003c86:	4008      	ands	r0, r1
 8003c88:	1e43      	subs	r3, r0, #1
 8003c8a:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8003c8c:	b2c0      	uxtb	r0, r0
  }
 8003c8e:	4770      	bx	lr

08003c90 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c90:	2a00      	cmp	r2, #0
 8003c92:	d001      	beq.n	8003c98 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c94:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c96:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c98:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8003c9a:	e7fc      	b.n	8003c96 <HAL_GPIO_WritePin+0x6>

08003c9c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c9c:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c9e:	0013      	movs	r3, r2
 8003ca0:	400b      	ands	r3, r1
 8003ca2:	041b      	lsls	r3, r3, #16
 8003ca4:	4391      	bics	r1, r2
 8003ca6:	430b      	orrs	r3, r1
 8003ca8:	6183      	str	r3, [r0, #24]
}
 8003caa:	4770      	bx	lr

08003cac <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003cac:	4b04      	ldr	r3, [pc, #16]	@ (8003cc0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8003cae:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003cb0:	695a      	ldr	r2, [r3, #20]
 8003cb2:	4210      	tst	r0, r2
 8003cb4:	d002      	beq.n	8003cbc <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cb6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cb8:	f7fe fd00 	bl	80026bc <HAL_GPIO_EXTI_Callback>
  }
}
 8003cbc:	bd10      	pop	{r4, pc}
 8003cbe:	46c0      	nop			@ (mov r8, r8)
 8003cc0:	40010400 	.word	0x40010400

08003cc4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003cc4:	6803      	ldr	r3, [r0, #0]
 8003cc6:	699a      	ldr	r2, [r3, #24]
 8003cc8:	0792      	lsls	r2, r2, #30
 8003cca:	d501      	bpl.n	8003cd0 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003ccc:	2200      	movs	r2, #0
 8003cce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	6999      	ldr	r1, [r3, #24]
 8003cd4:	4211      	tst	r1, r2
 8003cd6:	d102      	bne.n	8003cde <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003cd8:	6999      	ldr	r1, [r3, #24]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	619a      	str	r2, [r3, #24]
  }
}
 8003cde:	4770      	bx	lr

08003ce0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ce0:	b530      	push	{r4, r5, lr}
 8003ce2:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ce4:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ce6:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ce8:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cea:	0589      	lsls	r1, r1, #22
 8003cec:	431a      	orrs	r2, r3
 8003cee:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8003cf0:	4b05      	ldr	r3, [pc, #20]	@ (8003d08 <I2C_TransferConfig+0x28>)
 8003cf2:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cf4:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003cf6:	0d64      	lsrs	r4, r4, #21
 8003cf8:	4323      	orrs	r3, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cfa:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003cfc:	439d      	bics	r5, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cfe:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003d00:	432a      	orrs	r2, r5
 8003d02:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003d04:	bd30      	pop	{r4, r5, pc}
 8003d06:	46c0      	nop			@ (mov r8, r8)
 8003d08:	03ff63ff 	.word	0x03ff63ff

08003d0c <I2C_IsErrorOccurred>:
{
 8003d0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d0e:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8003d10:	6802      	ldr	r2, [r0, #0]
{
 8003d12:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8003d14:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003d16:	2310      	movs	r3, #16
 8003d18:	000f      	movs	r7, r1
{
 8003d1a:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003d1c:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8003d1e:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003d20:	4219      	tst	r1, r3
 8003d22:	d00d      	beq.n	8003d40 <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8003d24:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d26:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8003d28:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d2a:	6823      	ldr	r3, [r4, #0]
 8003d2c:	2120      	movs	r1, #32
 8003d2e:	699a      	ldr	r2, [r3, #24]
 8003d30:	420a      	tst	r2, r1
 8003d32:	d15f      	bne.n	8003df4 <I2C_IsErrorOccurred+0xe8>
 8003d34:	2f00      	cmp	r7, #0
 8003d36:	d031      	beq.n	8003d9c <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8003d38:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8003d3a:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8003d3c:	9b01      	ldr	r3, [sp, #4]
 8003d3e:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003d40:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8003d42:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003d44:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8003d46:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003d48:	4213      	tst	r3, r2
 8003d4a:	d002      	beq.n	8003d52 <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8003d4c:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003d4e:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8003d50:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003d52:	2280      	movs	r2, #128	@ 0x80
 8003d54:	00d2      	lsls	r2, r2, #3
 8003d56:	4213      	tst	r3, r2
 8003d58:	d003      	beq.n	8003d62 <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8003d5a:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8003d5c:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8003d5e:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003d60:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003d62:	2280      	movs	r2, #128	@ 0x80
 8003d64:	0092      	lsls	r2, r2, #2
 8003d66:	4213      	tst	r3, r2
 8003d68:	d049      	beq.n	8003dfe <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003d6a:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003d6c:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8003d6e:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8003d70:	0020      	movs	r0, r4
 8003d72:	f7ff ffa7 	bl	8003cc4 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8003d76:	686b      	ldr	r3, [r5, #4]
 8003d78:	4a22      	ldr	r2, [pc, #136]	@ (8003e04 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8003d7a:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8003d80:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003d82:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8003d84:	433b      	orrs	r3, r7
 8003d86:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003d88:	0023      	movs	r3, r4
 8003d8a:	3341      	adds	r3, #65	@ 0x41
 8003d8c:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d8e:	0022      	movs	r2, r4
 8003d90:	2300      	movs	r3, #0
 8003d92:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 8003d94:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d96:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003d98:	7023      	strb	r3, [r4, #0]
 8003d9a:	e032      	b.n	8003e02 <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8003d9c:	1c72      	adds	r2, r6, #1
 8003d9e:	d0c5      	beq.n	8003d2c <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003da0:	f7ff fb02 	bl	80033a8 <HAL_GetTick>
 8003da4:	1b40      	subs	r0, r0, r5
 8003da6:	42b0      	cmp	r0, r6
 8003da8:	d801      	bhi.n	8003dae <I2C_IsErrorOccurred+0xa2>
 8003daa:	2e00      	cmp	r6, #0
 8003dac:	d1bd      	bne.n	8003d2a <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8003dae:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003db0:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8003db2:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003db4:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8003db6:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003db8:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8003dba:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003dbc:	0412      	lsls	r2, r2, #16
 8003dbe:	d50b      	bpl.n	8003dd8 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003dc0:	2280      	movs	r2, #128	@ 0x80
 8003dc2:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003dc4:	4210      	tst	r0, r2
 8003dc6:	d107      	bne.n	8003dd8 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8003dc8:	2920      	cmp	r1, #32
 8003dca:	d005      	beq.n	8003dd8 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003dcc:	6859      	ldr	r1, [r3, #4]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8003dd2:	f7ff fae9 	bl	80033a8 <HAL_GetTick>
 8003dd6:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003dd8:	2220      	movs	r2, #32
 8003dda:	6823      	ldr	r3, [r4, #0]
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	4213      	tst	r3, r2
 8003de0:	d1a3      	bne.n	8003d2a <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003de2:	f7ff fae1 	bl	80033a8 <HAL_GetTick>
 8003de6:	1b40      	subs	r0, r0, r5
 8003de8:	2819      	cmp	r0, #25
 8003dea:	d9f5      	bls.n	8003dd8 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003dec:	2320      	movs	r3, #32
              status = HAL_ERROR;
 8003dee:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003df0:	9301      	str	r3, [sp, #4]
 8003df2:	e79a      	b.n	8003d2a <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8003df4:	2f00      	cmp	r7, #0
 8003df6:	d19f      	bne.n	8003d38 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003df8:	2220      	movs	r2, #32
 8003dfa:	61da      	str	r2, [r3, #28]
 8003dfc:	e79c      	b.n	8003d38 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8003dfe:	2800      	cmp	r0, #0
 8003e00:	d1b6      	bne.n	8003d70 <I2C_IsErrorOccurred+0x64>
}
 8003e02:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e04:	fe00e800 	.word	0xfe00e800

08003e08 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e0a:	0004      	movs	r4, r0
 8003e0c:	000d      	movs	r5, r1
 8003e0e:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e10:	2702      	movs	r7, #2
 8003e12:	6823      	ldr	r3, [r4, #0]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	423b      	tst	r3, r7
 8003e18:	d001      	beq.n	8003e1e <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8003e1a:	2000      	movs	r0, #0
 8003e1c:	e021      	b.n	8003e62 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e1e:	0032      	movs	r2, r6
 8003e20:	0029      	movs	r1, r5
 8003e22:	0020      	movs	r0, r4
 8003e24:	f7ff ff72 	bl	8003d0c <I2C_IsErrorOccurred>
 8003e28:	2800      	cmp	r0, #0
 8003e2a:	d119      	bne.n	8003e60 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8003e2c:	1c6b      	adds	r3, r5, #1
 8003e2e:	d0f0      	beq.n	8003e12 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e30:	f7ff faba 	bl	80033a8 <HAL_GetTick>
 8003e34:	1b80      	subs	r0, r0, r6
 8003e36:	42a8      	cmp	r0, r5
 8003e38:	d801      	bhi.n	8003e3e <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8003e3a:	2d00      	cmp	r5, #0
 8003e3c:	d1e9      	bne.n	8003e12 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	6999      	ldr	r1, [r3, #24]
 8003e42:	2302      	movs	r3, #2
 8003e44:	000a      	movs	r2, r1
 8003e46:	401a      	ands	r2, r3
 8003e48:	4219      	tst	r1, r3
 8003e4a:	d1e2      	bne.n	8003e12 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e4c:	2120      	movs	r1, #32
 8003e4e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003e50:	430b      	orrs	r3, r1
 8003e52:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e54:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8003e56:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8003e58:	3341      	adds	r3, #65	@ 0x41
 8003e5a:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e5c:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8003e5e:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8003e60:	2001      	movs	r0, #1
}
 8003e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003e64 <I2C_WaitOnFlagUntilTimeout>:
{
 8003e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e66:	0004      	movs	r4, r0
 8003e68:	000d      	movs	r5, r1
 8003e6a:	0017      	movs	r7, r2
 8003e6c:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e6e:	6823      	ldr	r3, [r4, #0]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	402b      	ands	r3, r5
 8003e74:	1b5b      	subs	r3, r3, r5
 8003e76:	425a      	negs	r2, r3
 8003e78:	4153      	adcs	r3, r2
 8003e7a:	42bb      	cmp	r3, r7
 8003e7c:	d001      	beq.n	8003e82 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8003e7e:	2000      	movs	r0, #0
 8003e80:	e026      	b.n	8003ed0 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e82:	0031      	movs	r1, r6
 8003e84:	0020      	movs	r0, r4
 8003e86:	9a06      	ldr	r2, [sp, #24]
 8003e88:	f7ff ff40 	bl	8003d0c <I2C_IsErrorOccurred>
 8003e8c:	2800      	cmp	r0, #0
 8003e8e:	d11e      	bne.n	8003ece <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8003e90:	1c73      	adds	r3, r6, #1
 8003e92:	d0ec      	beq.n	8003e6e <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e94:	f7ff fa88 	bl	80033a8 <HAL_GetTick>
 8003e98:	9b06      	ldr	r3, [sp, #24]
 8003e9a:	1ac0      	subs	r0, r0, r3
 8003e9c:	42b0      	cmp	r0, r6
 8003e9e:	d801      	bhi.n	8003ea4 <I2C_WaitOnFlagUntilTimeout+0x40>
 8003ea0:	2e00      	cmp	r6, #0
 8003ea2:	d1e4      	bne.n	8003e6e <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ea4:	6823      	ldr	r3, [r4, #0]
 8003ea6:	699b      	ldr	r3, [r3, #24]
 8003ea8:	402b      	ands	r3, r5
 8003eaa:	1b5b      	subs	r3, r3, r5
 8003eac:	425a      	negs	r2, r3
 8003eae:	4153      	adcs	r3, r2
 8003eb0:	42bb      	cmp	r3, r7
 8003eb2:	d1dc      	bne.n	8003e6e <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003ebc:	0023      	movs	r3, r4
 8003ebe:	3341      	adds	r3, #65	@ 0x41
 8003ec0:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec2:	0022      	movs	r2, r4
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8003ec8:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eca:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8003ecc:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8003ece:	2001      	movs	r0, #1
}
 8003ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003ed2 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003ed2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ed4:	0004      	movs	r4, r0
 8003ed6:	000e      	movs	r6, r1
 8003ed8:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003eda:	2520      	movs	r5, #32
 8003edc:	6823      	ldr	r3, [r4, #0]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	422b      	tst	r3, r5
 8003ee2:	d001      	beq.n	8003ee8 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8003ee4:	2000      	movs	r0, #0
 8003ee6:	e01d      	b.n	8003f24 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ee8:	003a      	movs	r2, r7
 8003eea:	0031      	movs	r1, r6
 8003eec:	0020      	movs	r0, r4
 8003eee:	f7ff ff0d 	bl	8003d0c <I2C_IsErrorOccurred>
 8003ef2:	2800      	cmp	r0, #0
 8003ef4:	d115      	bne.n	8003f22 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef6:	f7ff fa57 	bl	80033a8 <HAL_GetTick>
 8003efa:	1bc0      	subs	r0, r0, r7
 8003efc:	42b0      	cmp	r0, r6
 8003efe:	d801      	bhi.n	8003f04 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8003f00:	2e00      	cmp	r6, #0
 8003f02:	d1eb      	bne.n	8003edc <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	001a      	movs	r2, r3
 8003f0a:	402a      	ands	r2, r5
 8003f0c:	422b      	tst	r3, r5
 8003f0e:	d1e5      	bne.n	8003edc <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f10:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003f12:	432b      	orrs	r3, r5
 8003f14:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f16:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8003f18:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8003f1a:	3341      	adds	r3, #65	@ 0x41
 8003f1c:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f1e:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8003f20:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8003f22:	2001      	movs	r0, #1
}
 8003f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003f28 <HAL_I2C_Init>:
{
 8003f28:	b570      	push	{r4, r5, r6, lr}
 8003f2a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003f2c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8003f2e:	2c00      	cmp	r4, #0
 8003f30:	d04e      	beq.n	8003fd0 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f32:	0025      	movs	r5, r4
 8003f34:	3541      	adds	r5, #65	@ 0x41
 8003f36:	782b      	ldrb	r3, [r5, #0]
 8003f38:	b2da      	uxtb	r2, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d105      	bne.n	8003f4a <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8003f3e:	0023      	movs	r3, r4
 8003f40:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8003f42:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8003f44:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8003f46:	f7fe fef1 	bl	8002d2c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f4a:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8003f4c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f4e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003f50:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f52:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8003f54:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003f56:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8003f58:	438a      	bics	r2, r1
 8003f5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003f5c:	491d      	ldr	r1, [pc, #116]	@ (8003fd4 <HAL_I2C_Init+0xac>)
 8003f5e:	6862      	ldr	r2, [r4, #4]
 8003f60:	400a      	ands	r2, r1
 8003f62:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003f64:	689a      	ldr	r2, [r3, #8]
 8003f66:	491c      	ldr	r1, [pc, #112]	@ (8003fd8 <HAL_I2C_Init+0xb0>)
 8003f68:	400a      	ands	r2, r1
 8003f6a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f6c:	2801      	cmp	r0, #1
 8003f6e:	d107      	bne.n	8003f80 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003f70:	2280      	movs	r2, #128	@ 0x80
 8003f72:	0212      	lsls	r2, r2, #8
 8003f74:	4332      	orrs	r2, r6
 8003f76:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	4818      	ldr	r0, [pc, #96]	@ (8003fdc <HAL_I2C_Init+0xb4>)
 8003f7c:	4002      	ands	r2, r0
 8003f7e:	e009      	b.n	8003f94 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003f80:	2284      	movs	r2, #132	@ 0x84
 8003f82:	0212      	lsls	r2, r2, #8
 8003f84:	4332      	orrs	r2, r6
 8003f86:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f88:	2802      	cmp	r0, #2
 8003f8a:	d1f5      	bne.n	8003f78 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f8c:	2280      	movs	r2, #128	@ 0x80
 8003f8e:	6858      	ldr	r0, [r3, #4]
 8003f90:	0112      	lsls	r2, r2, #4
 8003f92:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f94:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f96:	6858      	ldr	r0, [r3, #4]
 8003f98:	4a11      	ldr	r2, [pc, #68]	@ (8003fe0 <HAL_I2C_Init+0xb8>)
 8003f9a:	4302      	orrs	r2, r0
 8003f9c:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f9e:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fa0:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003fa2:	400a      	ands	r2, r1
 8003fa4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003fa6:	6961      	ldr	r1, [r4, #20]
 8003fa8:	6922      	ldr	r2, [r4, #16]
 8003faa:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003fac:	69a1      	ldr	r1, [r4, #24]
 8003fae:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003fb4:	6a21      	ldr	r1, [r4, #32]
 8003fb6:	69e2      	ldr	r2, [r4, #28]
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	6819      	ldr	r1, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8003fc4:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fc6:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003fc8:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fca:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fcc:	3442      	adds	r4, #66	@ 0x42
 8003fce:	7020      	strb	r0, [r4, #0]
}
 8003fd0:	bd70      	pop	{r4, r5, r6, pc}
 8003fd2:	46c0      	nop			@ (mov r8, r8)
 8003fd4:	f0ffffff 	.word	0xf0ffffff
 8003fd8:	ffff7fff 	.word	0xffff7fff
 8003fdc:	fffff7ff 	.word	0xfffff7ff
 8003fe0:	02008000 	.word	0x02008000

08003fe4 <HAL_I2C_Mem_Write>:
{
 8003fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe6:	0007      	movs	r7, r0
{
 8003fe8:	b087      	sub	sp, #28
 8003fea:	9303      	str	r3, [sp, #12]
 8003fec:	ab0c      	add	r3, sp, #48	@ 0x30
 8003fee:	9202      	str	r2, [sp, #8]
 8003ff0:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ff2:	3741      	adds	r7, #65	@ 0x41
{
 8003ff4:	881b      	ldrh	r3, [r3, #0]
 8003ff6:	9204      	str	r2, [sp, #16]
 8003ff8:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ffa:	783b      	ldrb	r3, [r7, #0]
{
 8003ffc:	0004      	movs	r4, r0
 8003ffe:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 8004000:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004002:	2b20      	cmp	r3, #32
 8004004:	d108      	bne.n	8004018 <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 8004006:	2a00      	cmp	r2, #0
 8004008:	d002      	beq.n	8004010 <HAL_I2C_Mem_Write+0x2c>
 800400a:	9b05      	ldr	r3, [sp, #20]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d105      	bne.n	800401c <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004010:	2380      	movs	r3, #128	@ 0x80
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8004016:	2001      	movs	r0, #1
}
 8004018:	b007      	add	sp, #28
 800401a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 800401c:	0023      	movs	r3, r4
 800401e:	3340      	adds	r3, #64	@ 0x40
 8004020:	781a      	ldrb	r2, [r3, #0]
 8004022:	2002      	movs	r0, #2
 8004024:	2a01      	cmp	r2, #1
 8004026:	d0f7      	beq.n	8004018 <HAL_I2C_Mem_Write+0x34>
 8004028:	2201      	movs	r2, #1
 800402a:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800402c:	f7ff f9bc 	bl	80033a8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004030:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8004032:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004034:	9000      	str	r0, [sp, #0]
 8004036:	2319      	movs	r3, #25
 8004038:	2201      	movs	r2, #1
 800403a:	0020      	movs	r0, r4
 800403c:	0209      	lsls	r1, r1, #8
 800403e:	f7ff ff11 	bl	8003e64 <I2C_WaitOnFlagUntilTimeout>
 8004042:	2800      	cmp	r0, #0
 8004044:	d1e7      	bne.n	8004016 <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004046:	2321      	movs	r3, #33	@ 0x21
 8004048:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800404a:	0027      	movs	r7, r4
 800404c:	331f      	adds	r3, #31
 800404e:	3742      	adds	r7, #66	@ 0x42
 8004050:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8004052:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004054:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8004056:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004058:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 800405a:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 800405c:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800405e:	466b      	mov	r3, sp
 8004060:	7b1a      	ldrb	r2, [r3, #12]
 8004062:	4b4b      	ldr	r3, [pc, #300]	@ (8004190 <HAL_I2C_Mem_Write+0x1ac>)
 8004064:	0031      	movs	r1, r6
 8004066:	9300      	str	r3, [sp, #0]
 8004068:	2380      	movs	r3, #128	@ 0x80
 800406a:	0020      	movs	r0, r4
 800406c:	045b      	lsls	r3, r3, #17
 800406e:	f7ff fe37 	bl	8003ce0 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004072:	002a      	movs	r2, r5
 8004074:	0020      	movs	r0, r4
 8004076:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004078:	f7ff fec6 	bl	8003e08 <I2C_WaitOnTXISFlagUntilTimeout>
 800407c:	2800      	cmp	r0, #0
 800407e:	d129      	bne.n	80040d4 <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004080:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004082:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004084:	2a01      	cmp	r2, #1
 8004086:	d116      	bne.n	80040b6 <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004088:	466a      	mov	r2, sp
 800408a:	7a12      	ldrb	r2, [r2, #8]
 800408c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800408e:	2200      	movs	r2, #0
 8004090:	2180      	movs	r1, #128	@ 0x80
 8004092:	0020      	movs	r0, r4
 8004094:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004096:	9500      	str	r5, [sp, #0]
 8004098:	f7ff fee4 	bl	8003e64 <I2C_WaitOnFlagUntilTimeout>
 800409c:	2800      	cmp	r0, #0
 800409e:	d119      	bne.n	80040d4 <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040a0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80040a2:	2bff      	cmp	r3, #255	@ 0xff
 80040a4:	d81a      	bhi.n	80040dc <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80040a6:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 80040a8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80040aa:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 80040ac:	b292      	uxth	r2, r2
 80040ae:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80040b0:	b2d2      	uxtb	r2, r2
 80040b2:	9000      	str	r0, [sp, #0]
 80040b4:	e017      	b.n	80040e6 <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040b6:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040b8:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040ba:	0a12      	lsrs	r2, r2, #8
 80040bc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040be:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80040c0:	002a      	movs	r2, r5
 80040c2:	f7ff fea1 	bl	8003e08 <I2C_WaitOnTXISFlagUntilTimeout>
 80040c6:	2800      	cmp	r0, #0
 80040c8:	d104      	bne.n	80040d4 <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040ca:	466b      	mov	r3, sp
 80040cc:	6822      	ldr	r2, [r4, #0]
 80040ce:	7a1b      	ldrb	r3, [r3, #8]
 80040d0:	6293      	str	r3, [r2, #40]	@ 0x28
 80040d2:	e7dc      	b.n	800408e <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 80040d4:	2300      	movs	r3, #0
 80040d6:	3440      	adds	r4, #64	@ 0x40
 80040d8:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80040da:	e79c      	b.n	8004016 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040dc:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80040de:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040e0:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80040e2:	045b      	lsls	r3, r3, #17
 80040e4:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80040e6:	0031      	movs	r1, r6
 80040e8:	0020      	movs	r0, r4
 80040ea:	f7ff fdf9 	bl	8003ce0 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040ee:	002a      	movs	r2, r5
 80040f0:	0020      	movs	r0, r4
 80040f2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80040f4:	f7ff fe88 	bl	8003e08 <I2C_WaitOnTXISFlagUntilTimeout>
 80040f8:	2800      	cmp	r0, #0
 80040fa:	d000      	beq.n	80040fe <HAL_I2C_Mem_Write+0x11a>
 80040fc:	e78b      	b.n	8004016 <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80040fe:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004100:	6822      	ldr	r2, [r4, #0]
 8004102:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8004104:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004106:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8004108:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800410a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800410c:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 800410e:	3b01      	subs	r3, #1
 8004110:	b29b      	uxth	r3, r3
 8004112:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004114:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004116:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004118:	b292      	uxth	r2, r2
 800411a:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800411c:	2b00      	cmp	r3, #0
 800411e:	d016      	beq.n	800414e <HAL_I2C_Mem_Write+0x16a>
 8004120:	2a00      	cmp	r2, #0
 8004122:	d114      	bne.n	800414e <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004124:	2180      	movs	r1, #128	@ 0x80
 8004126:	0020      	movs	r0, r4
 8004128:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800412a:	9500      	str	r5, [sp, #0]
 800412c:	f7ff fe9a 	bl	8003e64 <I2C_WaitOnFlagUntilTimeout>
 8004130:	2800      	cmp	r0, #0
 8004132:	d000      	beq.n	8004136 <HAL_I2C_Mem_Write+0x152>
 8004134:	e76f      	b.n	8004016 <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004136:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004138:	2bff      	cmp	r3, #255	@ 0xff
 800413a:	d921      	bls.n	8004180 <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800413c:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800413e:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004140:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004142:	045b      	lsls	r3, r3, #17
 8004144:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004146:	0031      	movs	r1, r6
 8004148:	0020      	movs	r0, r4
 800414a:	f7ff fdc9 	bl	8003ce0 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 800414e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1cc      	bne.n	80040ee <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004154:	002a      	movs	r2, r5
 8004156:	0020      	movs	r0, r4
 8004158:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800415a:	f7ff feba 	bl	8003ed2 <I2C_WaitOnSTOPFlagUntilTimeout>
 800415e:	2800      	cmp	r0, #0
 8004160:	d000      	beq.n	8004164 <HAL_I2C_Mem_Write+0x180>
 8004162:	e758      	b.n	8004016 <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004164:	2120      	movs	r1, #32
 8004166:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8004168:	4d0a      	ldr	r5, [pc, #40]	@ (8004194 <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800416a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800416c:	685a      	ldr	r2, [r3, #4]
 800416e:	402a      	ands	r2, r5
 8004170:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004172:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8004174:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8004176:	3341      	adds	r3, #65	@ 0x41
 8004178:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800417a:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 800417c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800417e:	e74b      	b.n	8004018 <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004180:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 8004182:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004184:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8004186:	b292      	uxth	r2, r2
 8004188:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800418a:	b2d2      	uxtb	r2, r2
 800418c:	9000      	str	r0, [sp, #0]
 800418e:	e7da      	b.n	8004146 <HAL_I2C_Mem_Write+0x162>
 8004190:	80002000 	.word	0x80002000
 8004194:	fe00e800 	.word	0xfe00e800

08004198 <HAL_I2C_Mem_Read>:
{
 8004198:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800419a:	0006      	movs	r6, r0
{
 800419c:	b087      	sub	sp, #28
 800419e:	9303      	str	r3, [sp, #12]
 80041a0:	ab0c      	add	r3, sp, #48	@ 0x30
 80041a2:	9202      	str	r2, [sp, #8]
 80041a4:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80041a6:	3641      	adds	r6, #65	@ 0x41
{
 80041a8:	881b      	ldrh	r3, [r3, #0]
 80041aa:	9204      	str	r2, [sp, #16]
 80041ac:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80041ae:	7833      	ldrb	r3, [r6, #0]
{
 80041b0:	0004      	movs	r4, r0
 80041b2:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 80041b4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80041b6:	2b20      	cmp	r3, #32
 80041b8:	d108      	bne.n	80041cc <HAL_I2C_Mem_Read+0x34>
    if ((pData == NULL) || (Size == 0U))
 80041ba:	2a00      	cmp	r2, #0
 80041bc:	d002      	beq.n	80041c4 <HAL_I2C_Mem_Read+0x2c>
 80041be:	9b05      	ldr	r3, [sp, #20]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d105      	bne.n	80041d0 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80041c4:	2380      	movs	r3, #128	@ 0x80
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80041ca:	2001      	movs	r0, #1
}
 80041cc:	b007      	add	sp, #28
 80041ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80041d0:	0023      	movs	r3, r4
 80041d2:	3340      	adds	r3, #64	@ 0x40
 80041d4:	781a      	ldrb	r2, [r3, #0]
 80041d6:	2002      	movs	r0, #2
 80041d8:	2a01      	cmp	r2, #1
 80041da:	d0f7      	beq.n	80041cc <HAL_I2C_Mem_Read+0x34>
 80041dc:	2201      	movs	r2, #1
 80041de:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80041e0:	f7ff f8e2 	bl	80033a8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041e4:	2180      	movs	r1, #128	@ 0x80
 80041e6:	2319      	movs	r3, #25
 80041e8:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80041ea:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041ec:	2201      	movs	r2, #1
 80041ee:	0020      	movs	r0, r4
 80041f0:	0209      	lsls	r1, r1, #8
 80041f2:	f7ff fe37 	bl	8003e64 <I2C_WaitOnFlagUntilTimeout>
 80041f6:	1e03      	subs	r3, r0, #0
 80041f8:	d1e7      	bne.n	80041ca <HAL_I2C_Mem_Read+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80041fa:	2222      	movs	r2, #34	@ 0x22
 80041fc:	7032      	strb	r2, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041fe:	0026      	movs	r6, r4
 8004200:	321e      	adds	r2, #30
 8004202:	3642      	adds	r6, #66	@ 0x42
 8004204:	7032      	strb	r2, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8004206:	9a04      	ldr	r2, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004208:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 800420a:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 800420c:	9a05      	ldr	r2, [sp, #20]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800420e:	494e      	ldr	r1, [pc, #312]	@ (8004348 <HAL_I2C_Mem_Read+0x1b0>)
    hi2c->XferCount = Size;
 8004210:	8562      	strh	r2, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004212:	466a      	mov	r2, sp
    hi2c->XferISR   = NULL;
 8004214:	6360      	str	r0, [r4, #52]	@ 0x34
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004216:	7b12      	ldrb	r2, [r2, #12]
 8004218:	0020      	movs	r0, r4
 800421a:	9100      	str	r1, [sp, #0]
 800421c:	0039      	movs	r1, r7
 800421e:	f7ff fd5f 	bl	8003ce0 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004222:	002a      	movs	r2, r5
 8004224:	0020      	movs	r0, r4
 8004226:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004228:	f7ff fdee 	bl	8003e08 <I2C_WaitOnTXISFlagUntilTimeout>
 800422c:	2800      	cmp	r0, #0
 800422e:	d12a      	bne.n	8004286 <HAL_I2C_Mem_Read+0xee>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004230:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004232:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004234:	2a01      	cmp	r2, #1
 8004236:	d117      	bne.n	8004268 <HAL_I2C_Mem_Read+0xd0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004238:	466a      	mov	r2, sp
 800423a:	7a12      	ldrb	r2, [r2, #8]
 800423c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800423e:	2200      	movs	r2, #0
 8004240:	2140      	movs	r1, #64	@ 0x40
 8004242:	0020      	movs	r0, r4
 8004244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004246:	9500      	str	r5, [sp, #0]
 8004248:	f7ff fe0c 	bl	8003e64 <I2C_WaitOnFlagUntilTimeout>
 800424c:	2800      	cmp	r0, #0
 800424e:	d11a      	bne.n	8004286 <HAL_I2C_Mem_Read+0xee>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004250:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8004252:	4b3e      	ldr	r3, [pc, #248]	@ (800434c <HAL_I2C_Mem_Read+0x1b4>)
 8004254:	2aff      	cmp	r2, #255	@ 0xff
 8004256:	d81a      	bhi.n	800428e <HAL_I2C_Mem_Read+0xf6>
      hi2c->XferSize = hi2c->XferCount;
 8004258:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800425a:	b292      	uxth	r2, r2
 800425c:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800425e:	9300      	str	r3, [sp, #0]
 8004260:	2380      	movs	r3, #128	@ 0x80
 8004262:	b2d2      	uxtb	r2, r2
 8004264:	049b      	lsls	r3, r3, #18
 8004266:	e017      	b.n	8004298 <HAL_I2C_Mem_Read+0x100>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004268:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800426a:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800426c:	0a12      	lsrs	r2, r2, #8
 800426e:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004270:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004272:	002a      	movs	r2, r5
 8004274:	f7ff fdc8 	bl	8003e08 <I2C_WaitOnTXISFlagUntilTimeout>
 8004278:	2800      	cmp	r0, #0
 800427a:	d104      	bne.n	8004286 <HAL_I2C_Mem_Read+0xee>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800427c:	466b      	mov	r3, sp
 800427e:	6822      	ldr	r2, [r4, #0]
 8004280:	7a1b      	ldrb	r3, [r3, #8]
 8004282:	6293      	str	r3, [r2, #40]	@ 0x28
 8004284:	e7db      	b.n	800423e <HAL_I2C_Mem_Read+0xa6>
      __HAL_UNLOCK(hi2c);
 8004286:	2300      	movs	r3, #0
 8004288:	3440      	adds	r4, #64	@ 0x40
 800428a:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 800428c:	e79d      	b.n	80041ca <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = 1U;
 800428e:	2201      	movs	r2, #1
 8004290:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004292:	9300      	str	r3, [sp, #0]
 8004294:	2380      	movs	r3, #128	@ 0x80
 8004296:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004298:	0039      	movs	r1, r7
 800429a:	0020      	movs	r0, r4
 800429c:	f7ff fd20 	bl	8003ce0 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80042a0:	2200      	movs	r2, #0
 80042a2:	2104      	movs	r1, #4
 80042a4:	0020      	movs	r0, r4
 80042a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80042a8:	9500      	str	r5, [sp, #0]
 80042aa:	f7ff fddb 	bl	8003e64 <I2C_WaitOnFlagUntilTimeout>
 80042ae:	2800      	cmp	r0, #0
 80042b0:	d000      	beq.n	80042b4 <HAL_I2C_Mem_Read+0x11c>
 80042b2:	e78a      	b.n	80041ca <HAL_I2C_Mem_Read+0x32>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80042b4:	6823      	ldr	r3, [r4, #0]
 80042b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042b8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80042ba:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80042bc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 80042be:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 80042c0:	3301      	adds	r3, #1
 80042c2:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 80042c4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80042c6:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80042c8:	3b01      	subs	r3, #1
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042ce:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 80042d0:	b292      	uxth	r2, r2
 80042d2:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d016      	beq.n	8004306 <HAL_I2C_Mem_Read+0x16e>
 80042d8:	2a00      	cmp	r2, #0
 80042da:	d114      	bne.n	8004306 <HAL_I2C_Mem_Read+0x16e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042dc:	2180      	movs	r1, #128	@ 0x80
 80042de:	0020      	movs	r0, r4
 80042e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80042e2:	9500      	str	r5, [sp, #0]
 80042e4:	f7ff fdbe 	bl	8003e64 <I2C_WaitOnFlagUntilTimeout>
 80042e8:	2800      	cmp	r0, #0
 80042ea:	d000      	beq.n	80042ee <HAL_I2C_Mem_Read+0x156>
 80042ec:	e76d      	b.n	80041ca <HAL_I2C_Mem_Read+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042ee:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80042f0:	2bff      	cmp	r3, #255	@ 0xff
 80042f2:	d921      	bls.n	8004338 <HAL_I2C_Mem_Read+0x1a0>
          hi2c->XferSize = 1U;
 80042f4:	2201      	movs	r2, #1
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80042f6:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = 1U;
 80042f8:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80042fa:	045b      	lsls	r3, r3, #17
 80042fc:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042fe:	0039      	movs	r1, r7
 8004300:	0020      	movs	r0, r4
 8004302:	f7ff fced 	bl	8003ce0 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8004306:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1c9      	bne.n	80042a0 <HAL_I2C_Mem_Read+0x108>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800430c:	002a      	movs	r2, r5
 800430e:	0020      	movs	r0, r4
 8004310:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004312:	f7ff fdde 	bl	8003ed2 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004316:	2800      	cmp	r0, #0
 8004318:	d000      	beq.n	800431c <HAL_I2C_Mem_Read+0x184>
 800431a:	e756      	b.n	80041ca <HAL_I2C_Mem_Read+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800431c:	2120      	movs	r1, #32
 800431e:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8004320:	4d0b      	ldr	r5, [pc, #44]	@ (8004350 <HAL_I2C_Mem_Read+0x1b8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004322:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	402a      	ands	r2, r5
 8004328:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800432a:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 800432c:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800432e:	3341      	adds	r3, #65	@ 0x41
 8004330:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004332:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8004334:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8004336:	e749      	b.n	80041cc <HAL_I2C_Mem_Read+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004338:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 800433a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800433c:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 800433e:	b292      	uxth	r2, r2
 8004340:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004342:	b2d2      	uxtb	r2, r2
 8004344:	9000      	str	r0, [sp, #0]
 8004346:	e7da      	b.n	80042fe <HAL_I2C_Mem_Read+0x166>
 8004348:	80002000 	.word	0x80002000
 800434c:	80002400 	.word	0x80002400
 8004350:	fe00e800 	.word	0xfe00e800

08004354 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004354:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004356:	0004      	movs	r4, r0
 8004358:	3441      	adds	r4, #65	@ 0x41
 800435a:	7822      	ldrb	r2, [r4, #0]
{
 800435c:	0003      	movs	r3, r0
 800435e:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004360:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004362:	b2d6      	uxtb	r6, r2
 8004364:	2a20      	cmp	r2, #32
 8004366:	d118      	bne.n	800439a <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8004368:	001d      	movs	r5, r3
 800436a:	3540      	adds	r5, #64	@ 0x40
 800436c:	782a      	ldrb	r2, [r5, #0]
 800436e:	2a01      	cmp	r2, #1
 8004370:	d013      	beq.n	800439a <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004372:	2224      	movs	r2, #36	@ 0x24
 8004374:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	3a23      	subs	r2, #35	@ 0x23
 800437a:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800437c:	4807      	ldr	r0, [pc, #28]	@ (800439c <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 800437e:	4391      	bics	r1, r2
 8004380:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004382:	6819      	ldr	r1, [r3, #0]
 8004384:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004386:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004388:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800438a:	6819      	ldr	r1, [r3, #0]
 800438c:	4339      	orrs	r1, r7
 800438e:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8004390:	6819      	ldr	r1, [r3, #0]
 8004392:	430a      	orrs	r2, r1
 8004394:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004396:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8004398:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800439a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800439c:	ffffefff 	.word	0xffffefff

080043a0 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043a0:	0002      	movs	r2, r0
{
 80043a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80043a4:	3241      	adds	r2, #65	@ 0x41
 80043a6:	7814      	ldrb	r4, [r2, #0]
{
 80043a8:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80043aa:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043ac:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80043ae:	2c20      	cmp	r4, #32
 80043b0:	d117      	bne.n	80043e2 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 80043b2:	001c      	movs	r4, r3
 80043b4:	3440      	adds	r4, #64	@ 0x40
 80043b6:	7826      	ldrb	r6, [r4, #0]
 80043b8:	2e01      	cmp	r6, #1
 80043ba:	d012      	beq.n	80043e2 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043bc:	3022      	adds	r0, #34	@ 0x22
 80043be:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	3823      	subs	r0, #35	@ 0x23
 80043c4:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80043c6:	4f07      	ldr	r7, [pc, #28]	@ (80043e4 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 80043c8:	4386      	bics	r6, r0
 80043ca:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 80043cc:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80043ce:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 80043d0:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 80043d2:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80043d4:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80043d6:	6819      	ldr	r1, [r3, #0]
 80043d8:	4308      	orrs	r0, r1
 80043da:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043dc:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80043de:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80043e0:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 80043e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043e4:	fffff0ff 	.word	0xfffff0ff

080043e8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80043e8:	b570      	push	{r4, r5, r6, lr}
 80043ea:	0004      	movs	r4, r0
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
  {
    return HAL_ERROR;
 80043ec:	2001      	movs	r0, #1
  if (hpcd == NULL)
 80043ee:	2c00      	cmp	r4, #0
 80043f0:	d02b      	beq.n	800444a <HAL_PCD_Init+0x62>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80043f2:	4d22      	ldr	r5, [pc, #136]	@ (800447c <HAL_PCD_Init+0x94>)
 80043f4:	5d63      	ldrb	r3, [r4, r5]
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d105      	bne.n	8004408 <HAL_PCD_Init+0x20>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80043fc:	23a4      	movs	r3, #164	@ 0xa4
 80043fe:	009b      	lsls	r3, r3, #2

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004400:	0020      	movs	r0, r4
    hpcd->Lock = HAL_UNLOCKED;
 8004402:	54e2      	strb	r2, [r4, r3]
    HAL_PCD_MspInit(hpcd);
 8004404:	f003 fb34 	bl	8007a70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004408:	2303      	movs	r3, #3
 800440a:	5563      	strb	r3, [r4, r5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800440c:	6820      	ldr	r0, [r4, #0]
 800440e:	f002 f837 	bl	8006480 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004412:	2300      	movs	r3, #0
 8004414:	0022      	movs	r2, r4
 8004416:	0019      	movs	r1, r3
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004418:	2601      	movs	r6, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800441a:	7920      	ldrb	r0, [r4, #4]
 800441c:	3210      	adds	r2, #16
 800441e:	4298      	cmp	r0, r3
 8004420:	d114      	bne.n	800444c <HAL_PCD_Init+0x64>
    hpcd->IN_ep[i].maxpacket = 0U;
    hpcd->IN_ep[i].xfer_buff = 0U;
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004422:	2100      	movs	r1, #0
 8004424:	0022      	movs	r2, r4
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004426:	0008      	movs	r0, r1
 8004428:	3251      	adds	r2, #81	@ 0x51
 800442a:	32ff      	adds	r2, #255	@ 0xff
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800442c:	428b      	cmp	r3, r1
 800442e:	d117      	bne.n	8004460 <HAL_PCD_Init+0x78>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004430:	6861      	ldr	r1, [r4, #4]
 8004432:	68a2      	ldr	r2, [r4, #8]
 8004434:	6820      	ldr	r0, [r4, #0]
 8004436:	f002 f82d 	bl	8006494 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800443e:	3301      	adds	r3, #1
 8004440:	5563      	strb	r3, [r4, r5]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004442:	7aa3      	ldrb	r3, [r4, #10]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d015      	beq.n	8004474 <HAL_PCD_Init+0x8c>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }

  return HAL_OK;
 8004448:	2000      	movs	r0, #0
}
 800444a:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->IN_ep[i].num = i;
 800444c:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800444e:	3301      	adds	r3, #1
    hpcd->IN_ep[i].is_in = 1U;
 8004450:	7056      	strb	r6, [r2, #1]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004452:	70d1      	strb	r1, [r2, #3]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004454:	6111      	str	r1, [r2, #16]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004456:	6151      	str	r1, [r2, #20]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004458:	6191      	str	r1, [r2, #24]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800445a:	b2db      	uxtb	r3, r3
 800445c:	3228      	adds	r2, #40	@ 0x28
 800445e:	e7de      	b.n	800441e <HAL_PCD_Init+0x36>
    hpcd->OUT_ep[i].num = i;
 8004460:	7011      	strb	r1, [r2, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004462:	3101      	adds	r1, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8004464:	7050      	strb	r0, [r2, #1]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004466:	70d0      	strb	r0, [r2, #3]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004468:	6110      	str	r0, [r2, #16]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800446a:	6150      	str	r0, [r2, #20]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800446c:	6190      	str	r0, [r2, #24]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800446e:	b2c9      	uxtb	r1, r1
 8004470:	3228      	adds	r2, #40	@ 0x28
 8004472:	e7db      	b.n	800442c <HAL_PCD_Init+0x44>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004474:	0020      	movs	r0, r4
 8004476:	f000 fe0e 	bl	8005096 <HAL_PCDEx_ActivateLPM>
 800447a:	e7e5      	b.n	8004448 <HAL_PCD_Init+0x60>
 800447c:	00000291 	.word	0x00000291

08004480 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004480:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hpcd);
 8004482:	25a4      	movs	r5, #164	@ 0xa4
 8004484:	00ad      	lsls	r5, r5, #2
 8004486:	5d43      	ldrb	r3, [r0, r5]
{
 8004488:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 800448a:	2002      	movs	r0, #2
 800448c:	2b01      	cmp	r3, #1
 800448e:	d009      	beq.n	80044a4 <HAL_PCD_Start+0x24>
 8004490:	2301      	movs	r3, #1
 8004492:	5563      	strb	r3, [r4, r5]
  __HAL_PCD_ENABLE(hpcd);
 8004494:	6820      	ldr	r0, [r4, #0]
 8004496:	f001 ffe9 	bl	800646c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800449a:	6820      	ldr	r0, [r4, #0]
 800449c:	f002 f9f5 	bl	800688a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80044a0:	2000      	movs	r0, #0
 80044a2:	5560      	strb	r0, [r4, r5]

  return HAL_OK;
}
 80044a4:	bd70      	pop	{r4, r5, r6, pc}

080044a6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80044a6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hpcd);
 80044a8:	25a4      	movs	r5, #164	@ 0xa4
 80044aa:	00ad      	lsls	r5, r5, #2
 80044ac:	5d43      	ldrb	r3, [r0, r5]
{
 80044ae:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 80044b0:	2002      	movs	r0, #2
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d007      	beq.n	80044c6 <HAL_PCD_SetAddress+0x20>
 80044b6:	2301      	movs	r3, #1
 80044b8:	5563      	strb	r3, [r4, r5]
  hpcd->USB_Address = address;
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80044ba:	6820      	ldr	r0, [r4, #0]
  hpcd->USB_Address = address;
 80044bc:	7321      	strb	r1, [r4, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80044be:	f002 f9dd 	bl	800687c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80044c2:	2000      	movs	r0, #0
 80044c4:	5560      	strb	r0, [r4, r5]

  return HAL_OK;
}
 80044c6:	bd70      	pop	{r4, r5, r6, pc}

080044c8 <HAL_PCD_IRQHandler>:
{
 80044c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044ca:	0004      	movs	r4, r0
 80044cc:	b085      	sub	sp, #20
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80044ce:	6800      	ldr	r0, [r0, #0]
 80044d0:	f002 f9e3 	bl	800689a <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80044d4:	2380      	movs	r3, #128	@ 0x80
 80044d6:	0005      	movs	r5, r0
 80044d8:	021b      	lsls	r3, r3, #8
 80044da:	401d      	ands	r5, r3
 80044dc:	4218      	tst	r0, r3
 80044de:	d101      	bne.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
 80044e0:	f000 fc27 	bl	8004d32 <HAL_PCD_IRQHandler+0x86a>
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80044e4:	6820      	ldr	r0, [r4, #0]
 80044e6:	1d82      	adds	r2, r0, #6
 80044e8:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 80044ea:	b21b      	sxth	r3, r3
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	db01      	blt.n	80044f4 <HAL_PCD_IRQHandler+0x2c>
}
 80044f0:	b005      	add	sp, #20
 80044f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    wIstr = hpcd->Instance->ISTR;

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80044f4:	210f      	movs	r1, #15
    wIstr = hpcd->Instance->ISTR;
 80044f6:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80044f8:	4019      	ands	r1, r3
 80044fa:	9100      	str	r1, [sp, #0]

    if (epindex == 0U)
 80044fc:	210f      	movs	r1, #15
    wIstr = hpcd->Instance->ISTR;
 80044fe:	b29a      	uxth	r2, r3
    if (epindex == 0U)
 8004500:	420b      	tst	r3, r1
 8004502:	d000      	beq.n	8004506 <HAL_PCD_IRQHandler+0x3e>
 8004504:	e0c0      	b.n	8004688 <HAL_PCD_IRQHandler+0x1c0>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004506:	2310      	movs	r3, #16
 8004508:	0011      	movs	r1, r2
 800450a:	4019      	ands	r1, r3
 800450c:	421a      	tst	r2, r3
 800450e:	d127      	bne.n	8004560 <HAL_PCD_IRQHandler+0x98>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004510:	8803      	ldrh	r3, [r0, #0]
 8004512:	4aca      	ldr	r2, [pc, #808]	@ (800483c <HAL_PCD_IRQHandler+0x374>)
 8004514:	4013      	ands	r3, r2
 8004516:	2280      	movs	r2, #128	@ 0x80
 8004518:	0212      	lsls	r2, r2, #8
 800451a:	4313      	orrs	r3, r2
 800451c:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800451e:	0003      	movs	r3, r0
 8004520:	3350      	adds	r3, #80	@ 0x50
 8004522:	881a      	ldrh	r2, [r3, #0]
 8004524:	7c23      	ldrb	r3, [r4, #16]
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	18c3      	adds	r3, r0, r3
 800452a:	189b      	adds	r3, r3, r2
 800452c:	4ac4      	ldr	r2, [pc, #784]	@ (8004840 <HAL_PCD_IRQHandler+0x378>)

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800452e:	0020      	movs	r0, r4
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004530:	189b      	adds	r3, r3, r2
 8004532:	881b      	ldrh	r3, [r3, #0]
        ep->xfer_buff += ep->xfer_count;
 8004534:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004536:	059b      	lsls	r3, r3, #22
 8004538:	0d9b      	lsrs	r3, r3, #22
 800453a:	62e3      	str	r3, [r4, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 800453c:	18d3      	adds	r3, r2, r3
 800453e:	6263      	str	r3, [r4, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004540:	f003 fac7 	bl	8007ad2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004544:	7b23      	ldrb	r3, [r4, #12]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d0cc      	beq.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
 800454a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800454c:	6823      	ldr	r3, [r4, #0]
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800454e:	2900      	cmp	r1, #0
 8004550:	d1c8      	bne.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004552:	2080      	movs	r0, #128	@ 0x80
 8004554:	7b22      	ldrb	r2, [r4, #12]
 8004556:	334c      	adds	r3, #76	@ 0x4c
 8004558:	4302      	orrs	r2, r0
 800455a:	801a      	strh	r2, [r3, #0]
          hpcd->USB_Address = 0U;
 800455c:	7321      	strb	r1, [r4, #12]
 800455e:	e7c1      	b.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004560:	8802      	ldrh	r2, [r0, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004562:	2180      	movs	r1, #128	@ 0x80
 8004564:	0016      	movs	r6, r2
 8004566:	0109      	lsls	r1, r1, #4
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004568:	b293      	uxth	r3, r2
        if ((wEPVal & USB_EP_SETUP) != 0U)
 800456a:	400e      	ands	r6, r1
 800456c:	420a      	tst	r2, r1
 800456e:	d022      	beq.n	80045b6 <HAL_PCD_IRQHandler+0xee>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004570:	0003      	movs	r3, r0
 8004572:	3350      	adds	r3, #80	@ 0x50
 8004574:	881a      	ldrh	r2, [r3, #0]
 8004576:	23a8      	movs	r3, #168	@ 0xa8
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	5ce3      	ldrb	r3, [r4, r3]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800457c:	21a6      	movs	r1, #166	@ 0xa6
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800457e:	00db      	lsls	r3, r3, #3
 8004580:	18c3      	adds	r3, r0, r3
 8004582:	189b      	adds	r3, r3, r2
 8004584:	4aaf      	ldr	r2, [pc, #700]	@ (8004844 <HAL_PCD_IRQHandler+0x37c>)
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004586:	0089      	lsls	r1, r1, #2
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004588:	189b      	adds	r3, r3, r2
 800458a:	0022      	movs	r2, r4
 800458c:	881b      	ldrh	r3, [r3, #0]
 800458e:	3251      	adds	r2, #81	@ 0x51
 8004590:	059b      	lsls	r3, r3, #22
 8004592:	0d9b      	lsrs	r3, r3, #22
 8004594:	32ff      	adds	r2, #255	@ 0xff
 8004596:	61d3      	str	r3, [r2, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004598:	1861      	adds	r1, r4, r1
 800459a:	88d2      	ldrh	r2, [r2, #6]
 800459c:	f002 fbc8 	bl	8006d30 <USB_ReadPMA>
                      ep->pmaadress, (uint16_t)ep->xfer_count);

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80045a0:	6821      	ldr	r1, [r4, #0]
 80045a2:	4ba9      	ldr	r3, [pc, #676]	@ (8004848 <HAL_PCD_IRQHandler+0x380>)
 80045a4:	880a      	ldrh	r2, [r1, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80045a6:	0020      	movs	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80045a8:	401a      	ands	r2, r3
 80045aa:	2380      	movs	r3, #128	@ 0x80
 80045ac:	4313      	orrs	r3, r2
 80045ae:	800b      	strh	r3, [r1, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80045b0:	f003 fa7a 	bl	8007aa8 <HAL_PCD_SetupStageCallback>
 80045b4:	e796      	b.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80045b6:	b21b      	sxth	r3, r3
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	db00      	blt.n	80045be <HAL_PCD_IRQHandler+0xf6>
 80045bc:	e792      	b.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80045be:	8802      	ldrh	r2, [r0, #0]
 80045c0:	4ba1      	ldr	r3, [pc, #644]	@ (8004848 <HAL_PCD_IRQHandler+0x380>)

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80045c2:	0025      	movs	r5, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80045c4:	401a      	ands	r2, r3
 80045c6:	2380      	movs	r3, #128	@ 0x80
 80045c8:	4313      	orrs	r3, r2
 80045ca:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80045cc:	0003      	movs	r3, r0
 80045ce:	3350      	adds	r3, #80	@ 0x50
 80045d0:	881a      	ldrh	r2, [r3, #0]
 80045d2:	23a8      	movs	r3, #168	@ 0xa8
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	5ce3      	ldrb	r3, [r4, r3]
 80045d8:	3551      	adds	r5, #81	@ 0x51
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	18c3      	adds	r3, r0, r3
 80045de:	189b      	adds	r3, r3, r2
 80045e0:	4a98      	ldr	r2, [pc, #608]	@ (8004844 <HAL_PCD_IRQHandler+0x37c>)
 80045e2:	35ff      	adds	r5, #255	@ 0xff
 80045e4:	189b      	adds	r3, r3, r2
 80045e6:	881b      	ldrh	r3, [r3, #0]
 80045e8:	059b      	lsls	r3, r3, #22
 80045ea:	0d9b      	lsrs	r3, r3, #22
 80045ec:	61eb      	str	r3, [r5, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80045ee:	d00d      	beq.n	800460c <HAL_PCD_IRQHandler+0x144>
 80045f0:	6969      	ldr	r1, [r5, #20]
 80045f2:	2900      	cmp	r1, #0
 80045f4:	d00a      	beq.n	800460c <HAL_PCD_IRQHandler+0x144>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80045f6:	88ea      	ldrh	r2, [r5, #6]
 80045f8:	f002 fb9a 	bl	8006d30 <USB_ReadPMA>
                        ep->pmaadress, (uint16_t)ep->xfer_count);

            ep->xfer_buff += ep->xfer_count;
 80045fc:	696b      	ldr	r3, [r5, #20]
 80045fe:	69ea      	ldr	r2, [r5, #28]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004600:	0031      	movs	r1, r6
            ep->xfer_buff += ep->xfer_count;
 8004602:	189b      	adds	r3, r3, r2
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004604:	0020      	movs	r0, r4
            ep->xfer_buff += ep->xfer_count;
 8004606:	616b      	str	r3, [r5, #20]
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004608:	f003 fa57 	bl	8007aba <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800460c:	6821      	ldr	r1, [r4, #0]
 800460e:	880a      	ldrh	r2, [r1, #0]
 8004610:	b293      	uxth	r3, r2

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8004612:	0512      	lsls	r2, r2, #20
 8004614:	d500      	bpl.n	8004618 <HAL_PCD_IRQHandler+0x150>
 8004616:	e765      	b.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
 8004618:	22c0      	movs	r2, #192	@ 0xc0
 800461a:	0192      	lsls	r2, r2, #6
 800461c:	4013      	ands	r3, r2
 800461e:	4293      	cmp	r3, r2
 8004620:	d100      	bne.n	8004624 <HAL_PCD_IRQHandler+0x15c>
 8004622:	e75f      	b.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004624:	000b      	movs	r3, r1
 8004626:	4a87      	ldr	r2, [pc, #540]	@ (8004844 <HAL_PCD_IRQHandler+0x37c>)
 8004628:	3350      	adds	r3, #80	@ 0x50
 800462a:	881b      	ldrh	r3, [r3, #0]
 800462c:	188a      	adds	r2, r1, r2
 800462e:	18d2      	adds	r2, r2, r3
 8004630:	8813      	ldrh	r3, [r2, #0]
 8004632:	059b      	lsls	r3, r3, #22
 8004634:	0d9b      	lsrs	r3, r3, #22
 8004636:	8013      	strh	r3, [r2, #0]
 8004638:	692b      	ldr	r3, [r5, #16]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10e      	bne.n	800465c <HAL_PCD_IRQHandler+0x194>
 800463e:	2080      	movs	r0, #128	@ 0x80
 8004640:	8813      	ldrh	r3, [r2, #0]
 8004642:	0200      	lsls	r0, r0, #8
 8004644:	4303      	orrs	r3, r0
 8004646:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004648:	880a      	ldrh	r2, [r1, #0]
 800464a:	4b80      	ldr	r3, [pc, #512]	@ (800484c <HAL_PCD_IRQHandler+0x384>)
 800464c:	401a      	ands	r2, r3
 800464e:	23c0      	movs	r3, #192	@ 0xc0
 8004650:	019b      	lsls	r3, r3, #6
 8004652:	4053      	eors	r3, r2
 8004654:	4a7e      	ldr	r2, [pc, #504]	@ (8004850 <HAL_PCD_IRQHandler+0x388>)
 8004656:	4313      	orrs	r3, r2
 8004658:	800b      	strh	r3, [r1, #0]
 800465a:	e743      	b.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800465c:	2b3e      	cmp	r3, #62	@ 0x3e
 800465e:	d808      	bhi.n	8004672 <HAL_PCD_IRQHandler+0x1aa>
 8004660:	2501      	movs	r5, #1
 8004662:	0858      	lsrs	r0, r3, #1
 8004664:	402b      	ands	r3, r5
 8004666:	18c0      	adds	r0, r0, r3
 8004668:	8813      	ldrh	r3, [r2, #0]
 800466a:	0280      	lsls	r0, r0, #10
 800466c:	4303      	orrs	r3, r0
 800466e:	b29b      	uxth	r3, r3
 8004670:	e7e9      	b.n	8004646 <HAL_PCD_IRQHandler+0x17e>
 8004672:	251f      	movs	r5, #31
 8004674:	0958      	lsrs	r0, r3, #5
 8004676:	402b      	ands	r3, r5
 8004678:	425d      	negs	r5, r3
 800467a:	416b      	adcs	r3, r5
 800467c:	1ac0      	subs	r0, r0, r3
 800467e:	8813      	ldrh	r3, [r2, #0]
 8004680:	0280      	lsls	r0, r0, #10
 8004682:	4318      	orrs	r0, r3
 8004684:	4b73      	ldr	r3, [pc, #460]	@ (8004854 <HAL_PCD_IRQHandler+0x38c>)
 8004686:	e7f1      	b.n	800466c <HAL_PCD_IRQHandler+0x1a4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004688:	9b00      	ldr	r3, [sp, #0]
 800468a:	009f      	lsls	r7, r3, #2
 800468c:	19c2      	adds	r2, r0, r7
 800468e:	8813      	ldrh	r3, [r2, #0]
 8004690:	b299      	uxth	r1, r3

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004692:	b21b      	sxth	r3, r3
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004694:	9101      	str	r1, [sp, #4]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004696:	2b00      	cmp	r3, #0
 8004698:	db00      	blt.n	800469c <HAL_PCD_IRQHandler+0x1d4>
 800469a:	e092      	b.n	80047c2 <HAL_PCD_IRQHandler+0x2fa>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800469c:	8813      	ldrh	r3, [r2, #0]
 800469e:	496a      	ldr	r1, [pc, #424]	@ (8004848 <HAL_PCD_IRQHandler+0x380>)
 80046a0:	400b      	ands	r3, r1
 80046a2:	2180      	movs	r1, #128	@ 0x80
 80046a4:	430b      	orrs	r3, r1
 80046a6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->OUT_ep[epindex];

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80046a8:	2328      	movs	r3, #40	@ 0x28
 80046aa:	9a00      	ldr	r2, [sp, #0]
 80046ac:	4353      	muls	r3, r2
 80046ae:	18e3      	adds	r3, r4, r3
 80046b0:	001a      	movs	r2, r3
 80046b2:	001d      	movs	r5, r3
 80046b4:	325d      	adds	r2, #93	@ 0x5d
 80046b6:	32ff      	adds	r2, #255	@ 0xff
 80046b8:	7812      	ldrb	r2, [r2, #0]
 80046ba:	3551      	adds	r5, #81	@ 0x51
 80046bc:	35ff      	adds	r5, #255	@ 0xff
 80046be:	2a00      	cmp	r2, #0
 80046c0:	d114      	bne.n	80046ec <HAL_PCD_IRQHandler+0x224>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80046c2:	0002      	movs	r2, r0
 80046c4:	3250      	adds	r2, #80	@ 0x50
 80046c6:	8811      	ldrh	r1, [r2, #0]
 80046c8:	782a      	ldrb	r2, [r5, #0]
 80046ca:	00d2      	lsls	r2, r2, #3
 80046cc:	1852      	adds	r2, r2, r1
 80046ce:	495d      	ldr	r1, [pc, #372]	@ (8004844 <HAL_PCD_IRQHandler+0x37c>)
 80046d0:	1812      	adds	r2, r2, r0
 80046d2:	1852      	adds	r2, r2, r1
 80046d4:	8812      	ldrh	r2, [r2, #0]
 80046d6:	0592      	lsls	r2, r2, #22
 80046d8:	0d95      	lsrs	r5, r2, #22

          if (count != 0U)
 80046da:	2a00      	cmp	r2, #0
 80046dc:	d056      	beq.n	800478c <HAL_PCD_IRQHandler+0x2c4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80046de:	001a      	movs	r2, r3
 80046e0:	3257      	adds	r2, #87	@ 0x57
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);

              if (count != 0U)
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80046e2:	32ff      	adds	r2, #255	@ 0xff
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80046e4:	33fc      	adds	r3, #252	@ 0xfc
 80046e6:	0019      	movs	r1, r3
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80046e8:	8812      	ldrh	r2, [r2, #0]
 80046ea:	e04b      	b.n	8004784 <HAL_PCD_IRQHandler+0x2bc>
          if (ep->type == EP_TYPE_BULK)
 80046ec:	0019      	movs	r1, r3
 80046ee:	3154      	adds	r1, #84	@ 0x54
 80046f0:	31ff      	adds	r1, #255	@ 0xff
 80046f2:	7809      	ldrb	r1, [r1, #0]

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80046f4:	782a      	ldrb	r2, [r5, #0]
          if (ep->type == EP_TYPE_BULK)
 80046f6:	2902      	cmp	r1, #2
 80046f8:	d000      	beq.n	80046fc <HAL_PCD_IRQHandler+0x234>
 80046fa:	e0e3      	b.n	80048c4 <HAL_PCD_IRQHandler+0x3fc>
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80046fc:	2680      	movs	r6, #128	@ 0x80
 80046fe:	01f6      	lsls	r6, r6, #7
 8004700:	46b4      	mov	ip, r6
 8004702:	4665      	mov	r5, ip
 8004704:	9e01      	ldr	r6, [sp, #4]

    if (ep->xfer_len >= count)
 8004706:	33fc      	adds	r3, #252	@ 0xfc
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004708:	402e      	ands	r6, r5
 800470a:	9603      	str	r6, [sp, #12]
 800470c:	0006      	movs	r6, r0
 800470e:	3650      	adds	r6, #80	@ 0x50
 8004710:	9602      	str	r6, [sp, #8]
 8004712:	4666      	mov	r6, ip
 8004714:	9d01      	ldr	r5, [sp, #4]
    if (ep->xfer_len >= count)
 8004716:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004718:	4235      	tst	r5, r6
 800471a:	d100      	bne.n	800471e <HAL_PCD_IRQHandler+0x256>
 800471c:	e0a0      	b.n	8004860 <HAL_PCD_IRQHandler+0x398>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800471e:	9d02      	ldr	r5, [sp, #8]
 8004720:	882e      	ldrh	r6, [r5, #0]
 8004722:	00d5      	lsls	r5, r2, #3
 8004724:	1976      	adds	r6, r6, r5
 8004726:	4d46      	ldr	r5, [pc, #280]	@ (8004840 <HAL_PCD_IRQHandler+0x378>)
 8004728:	1836      	adds	r6, r6, r0
 800472a:	1976      	adds	r6, r6, r5
 800472c:	8835      	ldrh	r5, [r6, #0]
 800472e:	05ad      	lsls	r5, r5, #22
 8004730:	0dad      	lsrs	r5, r5, #22
    if (ep->xfer_len >= count)
 8004732:	428d      	cmp	r5, r1
 8004734:	d90d      	bls.n	8004752 <HAL_PCD_IRQHandler+0x28a>
 8004736:	2100      	movs	r1, #0
 8004738:	66d9      	str	r1, [r3, #108]	@ 0x6c
    }

    if (ep->xfer_len == 0U)
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800473a:	0091      	lsls	r1, r2, #2
 800473c:	1841      	adds	r1, r0, r1
 800473e:	880e      	ldrh	r6, [r1, #0]
 8004740:	4b42      	ldr	r3, [pc, #264]	@ (800484c <HAL_PCD_IRQHandler+0x384>)
 8004742:	401e      	ands	r6, r3
 8004744:	2380      	movs	r3, #128	@ 0x80
 8004746:	019b      	lsls	r3, r3, #6
 8004748:	4073      	eors	r3, r6
 800474a:	4e41      	ldr	r6, [pc, #260]	@ (8004850 <HAL_PCD_IRQHandler+0x388>)
 800474c:	4333      	orrs	r3, r6
 800474e:	800b      	strh	r3, [r1, #0]
 8004750:	e002      	b.n	8004758 <HAL_PCD_IRQHandler+0x290>
      ep->xfer_len -= count;
 8004752:	1b49      	subs	r1, r1, r5
 8004754:	66d9      	str	r1, [r3, #108]	@ 0x6c
    if (ep->xfer_len == 0U)
 8004756:	d0f0      	beq.n	800473a <HAL_PCD_IRQHandler+0x272>
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004758:	9b01      	ldr	r3, [sp, #4]
 800475a:	065b      	lsls	r3, r3, #25
 800475c:	d507      	bpl.n	800476e <HAL_PCD_IRQHandler+0x2a6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800475e:	0092      	lsls	r2, r2, #2
 8004760:	1882      	adds	r2, r0, r2
 8004762:	8813      	ldrh	r3, [r2, #0]
 8004764:	493c      	ldr	r1, [pc, #240]	@ (8004858 <HAL_PCD_IRQHandler+0x390>)
 8004766:	400b      	ands	r3, r1
 8004768:	493c      	ldr	r1, [pc, #240]	@ (800485c <HAL_PCD_IRQHandler+0x394>)
 800476a:	430b      	orrs	r3, r1
 800476c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800476e:	2d00      	cmp	r5, #0
 8004770:	d00c      	beq.n	800478c <HAL_PCD_IRQHandler+0x2c4>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004772:	2328      	movs	r3, #40	@ 0x28
 8004774:	9a00      	ldr	r2, [sp, #0]
 8004776:	4353      	muls	r3, r2
 8004778:	18e1      	adds	r1, r4, r3
 800477a:	000a      	movs	r2, r1
 800477c:	3259      	adds	r2, #89	@ 0x59
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
    }

    if (count != 0U)
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800477e:	32ff      	adds	r2, #255	@ 0xff
 8004780:	8812      	ldrh	r2, [r2, #0]
 8004782:	31fc      	adds	r1, #252	@ 0xfc
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004784:	002b      	movs	r3, r5
 8004786:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004788:	f002 fad2 	bl	8006d30 <USB_ReadPMA>
        ep->xfer_count += count;
 800478c:	2328      	movs	r3, #40	@ 0x28
 800478e:	9900      	ldr	r1, [sp, #0]
 8004790:	4359      	muls	r1, r3
 8004792:	1862      	adds	r2, r4, r1
 8004794:	32fc      	adds	r2, #252	@ 0xfc
 8004796:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 8004798:	1940      	adds	r0, r0, r5
 800479a:	6710      	str	r0, [r2, #112]	@ 0x70
        ep->xfer_buff += count;
 800479c:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 800479e:	1940      	adds	r0, r0, r5
 80047a0:	6690      	str	r0, [r2, #104]	@ 0x68
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80047a2:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 80047a4:	2800      	cmp	r0, #0
 80047a6:	d003      	beq.n	80047b0 <HAL_PCD_IRQHandler+0x2e8>
 80047a8:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80047aa:	4295      	cmp	r5, r2
 80047ac:	d300      	bcc.n	80047b0 <HAL_PCD_IRQHandler+0x2e8>
 80047ae:	e0b3      	b.n	8004918 <HAL_PCD_IRQHandler+0x450>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80047b0:	9a00      	ldr	r2, [sp, #0]
 80047b2:	0020      	movs	r0, r4
 80047b4:	4353      	muls	r3, r2
 80047b6:	18e3      	adds	r3, r4, r3
 80047b8:	3351      	adds	r3, #81	@ 0x51
 80047ba:	33ff      	adds	r3, #255	@ 0xff
 80047bc:	7819      	ldrb	r1, [r3, #0]
 80047be:	f003 f97c 	bl	8007aba <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80047c2:	2280      	movs	r2, #128	@ 0x80
 80047c4:	9b01      	ldr	r3, [sp, #4]
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80047c6:	6820      	ldr	r0, [r4, #0]
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80047c8:	4213      	tst	r3, r2
 80047ca:	d100      	bne.n	80047ce <HAL_PCD_IRQHandler+0x306>
 80047cc:	e68a      	b.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80047ce:	19c2      	adds	r2, r0, r7
 80047d0:	8813      	ldrh	r3, [r2, #0]
 80047d2:	491a      	ldr	r1, [pc, #104]	@ (800483c <HAL_PCD_IRQHandler+0x374>)
        if (ep->type == EP_TYPE_ISOC)
 80047d4:	9e00      	ldr	r6, [sp, #0]
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80047d6:	400b      	ands	r3, r1
 80047d8:	491e      	ldr	r1, [pc, #120]	@ (8004854 <HAL_PCD_IRQHandler+0x38c>)
 80047da:	430b      	orrs	r3, r1
 80047dc:	b29b      	uxth	r3, r3
 80047de:	8013      	strh	r3, [r2, #0]
        if (ep->type == EP_TYPE_ISOC)
 80047e0:	2228      	movs	r2, #40	@ 0x28
 80047e2:	4356      	muls	r6, r2
 80047e4:	19a3      	adds	r3, r4, r6
 80047e6:	7cd9      	ldrb	r1, [r3, #19]
 80047e8:	2901      	cmp	r1, #1
 80047ea:	d000      	beq.n	80047ee <HAL_PCD_IRQHandler+0x326>
 80047ec:	e0c7      	b.n	800497e <HAL_PCD_IRQHandler+0x4b6>
          ep->xfer_len = 0U;
 80047ee:	9900      	ldr	r1, [sp, #0]
 80047f0:	3101      	adds	r1, #1
 80047f2:	434a      	muls	r2, r1
 80047f4:	2100      	movs	r1, #0
 80047f6:	5111      	str	r1, [r2, r4]
          if (ep->doublebuffer != 0U)
 80047f8:	7f1a      	ldrb	r2, [r3, #28]
 80047fa:	428a      	cmp	r2, r1
 80047fc:	d100      	bne.n	8004800 <HAL_PCD_IRQHandler+0x338>
 80047fe:	e09e      	b.n	800493e <HAL_PCD_IRQHandler+0x476>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004800:	2240      	movs	r2, #64	@ 0x40
 8004802:	9d01      	ldr	r5, [sp, #4]
 8004804:	9e01      	ldr	r6, [sp, #4]
 8004806:	4015      	ands	r5, r2
 8004808:	4216      	tst	r6, r2
 800480a:	d100      	bne.n	800480e <HAL_PCD_IRQHandler+0x346>
 800480c:	e0a0      	b.n	8004950 <HAL_PCD_IRQHandler+0x488>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800480e:	7c5a      	ldrb	r2, [r3, #17]
 8004810:	428a      	cmp	r2, r1
 8004812:	d000      	beq.n	8004816 <HAL_PCD_IRQHandler+0x34e>
 8004814:	e087      	b.n	8004926 <HAL_PCD_IRQHandler+0x45e>
 8004816:	0002      	movs	r2, r0
 8004818:	3250      	adds	r2, #80	@ 0x50
 800481a:	8811      	ldrh	r1, [r2, #0]
 800481c:	7c1a      	ldrb	r2, [r3, #16]
 800481e:	4b08      	ldr	r3, [pc, #32]	@ (8004840 <HAL_PCD_IRQHandler+0x378>)
 8004820:	00d2      	lsls	r2, r2, #3
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004822:	18c0      	adds	r0, r0, r3
 8004824:	1841      	adds	r1, r0, r1
 8004826:	1852      	adds	r2, r2, r1
 8004828:	8813      	ldrh	r3, [r2, #0]
 800482a:	490a      	ldr	r1, [pc, #40]	@ (8004854 <HAL_PCD_IRQHandler+0x38c>)
 800482c:	059b      	lsls	r3, r3, #22
 800482e:	0d9b      	lsrs	r3, r3, #22
 8004830:	8013      	strh	r3, [r2, #0]
 8004832:	8813      	ldrh	r3, [r2, #0]
 8004834:	430b      	orrs	r3, r1
 8004836:	b29b      	uxth	r3, r3
 8004838:	8013      	strh	r3, [r2, #0]
 800483a:	e080      	b.n	800493e <HAL_PCD_IRQHandler+0x476>
 800483c:	ffff8f0f 	.word	0xffff8f0f
 8004840:	00000402 	.word	0x00000402
 8004844:	00000406 	.word	0x00000406
 8004848:	00000f8f 	.word	0x00000f8f
 800484c:	ffffbf8f 	.word	0xffffbf8f
 8004850:	00008080 	.word	0x00008080
 8004854:	ffff8000 	.word	0xffff8000
 8004858:	ffff8f8f 	.word	0xffff8f8f
 800485c:	000080c0 	.word	0x000080c0
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004860:	9d02      	ldr	r5, [sp, #8]
 8004862:	882e      	ldrh	r6, [r5, #0]
 8004864:	00d5      	lsls	r5, r2, #3
 8004866:	1976      	adds	r6, r6, r5
 8004868:	4dc7      	ldr	r5, [pc, #796]	@ (8004b88 <HAL_PCD_IRQHandler+0x6c0>)
 800486a:	1836      	adds	r6, r6, r0
 800486c:	1976      	adds	r6, r6, r5
 800486e:	8835      	ldrh	r5, [r6, #0]
 8004870:	05ad      	lsls	r5, r5, #22
 8004872:	0dad      	lsrs	r5, r5, #22
    if (ep->xfer_len >= count)
 8004874:	428d      	cmp	r5, r1
 8004876:	d90d      	bls.n	8004894 <HAL_PCD_IRQHandler+0x3cc>
 8004878:	9903      	ldr	r1, [sp, #12]
 800487a:	66d9      	str	r1, [r3, #108]	@ 0x6c
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800487c:	0091      	lsls	r1, r2, #2
 800487e:	1841      	adds	r1, r0, r1
 8004880:	880e      	ldrh	r6, [r1, #0]
 8004882:	4bc2      	ldr	r3, [pc, #776]	@ (8004b8c <HAL_PCD_IRQHandler+0x6c4>)
 8004884:	401e      	ands	r6, r3
 8004886:	2380      	movs	r3, #128	@ 0x80
 8004888:	019b      	lsls	r3, r3, #6
 800488a:	4073      	eors	r3, r6
 800488c:	4ec0      	ldr	r6, [pc, #768]	@ (8004b90 <HAL_PCD_IRQHandler+0x6c8>)
 800488e:	4333      	orrs	r3, r6
 8004890:	800b      	strh	r3, [r1, #0]
 8004892:	e002      	b.n	800489a <HAL_PCD_IRQHandler+0x3d2>
      ep->xfer_len -= count;
 8004894:	1b49      	subs	r1, r1, r5
 8004896:	66d9      	str	r1, [r3, #108]	@ 0x6c
    if (ep->xfer_len == 0U)
 8004898:	d0f0      	beq.n	800487c <HAL_PCD_IRQHandler+0x3b4>
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800489a:	9b01      	ldr	r3, [sp, #4]
 800489c:	065b      	lsls	r3, r3, #25
 800489e:	d407      	bmi.n	80048b0 <HAL_PCD_IRQHandler+0x3e8>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80048a0:	0092      	lsls	r2, r2, #2
 80048a2:	1882      	adds	r2, r0, r2
 80048a4:	8813      	ldrh	r3, [r2, #0]
 80048a6:	49bb      	ldr	r1, [pc, #748]	@ (8004b94 <HAL_PCD_IRQHandler+0x6cc>)
 80048a8:	400b      	ands	r3, r1
 80048aa:	49bb      	ldr	r1, [pc, #748]	@ (8004b98 <HAL_PCD_IRQHandler+0x6d0>)
 80048ac:	430b      	orrs	r3, r1
 80048ae:	8013      	strh	r3, [r2, #0]
    if (count != 0U)
 80048b0:	2d00      	cmp	r5, #0
 80048b2:	d100      	bne.n	80048b6 <HAL_PCD_IRQHandler+0x3ee>
 80048b4:	e76a      	b.n	800478c <HAL_PCD_IRQHandler+0x2c4>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80048b6:	2328      	movs	r3, #40	@ 0x28
 80048b8:	9a00      	ldr	r2, [sp, #0]
 80048ba:	4353      	muls	r3, r2
 80048bc:	18e1      	adds	r1, r4, r3
 80048be:	000a      	movs	r2, r1
 80048c0:	325b      	adds	r2, #91	@ 0x5b
 80048c2:	e75c      	b.n	800477e <HAL_PCD_IRQHandler+0x2b6>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80048c4:	0092      	lsls	r2, r2, #2
 80048c6:	1882      	adds	r2, r0, r2
 80048c8:	8816      	ldrh	r6, [r2, #0]
 80048ca:	49b2      	ldr	r1, [pc, #712]	@ (8004b94 <HAL_PCD_IRQHandler+0x6cc>)
 80048cc:	4031      	ands	r1, r6
 80048ce:	4eb2      	ldr	r6, [pc, #712]	@ (8004b98 <HAL_PCD_IRQHandler+0x6d0>)
 80048d0:	4331      	orrs	r1, r6
 80048d2:	8011      	strh	r1, [r2, #0]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80048d4:	782a      	ldrb	r2, [r5, #0]
 80048d6:	0091      	lsls	r1, r2, #2
 80048d8:	1841      	adds	r1, r0, r1
 80048da:	880d      	ldrh	r5, [r1, #0]
 80048dc:	0001      	movs	r1, r0
 80048de:	3150      	adds	r1, #80	@ 0x50
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80048e0:	8809      	ldrh	r1, [r1, #0]
 80048e2:	00d2      	lsls	r2, r2, #3
 80048e4:	1852      	adds	r2, r2, r1
 80048e6:	1812      	adds	r2, r2, r0
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80048e8:	046d      	lsls	r5, r5, #17
 80048ea:	d50a      	bpl.n	8004902 <HAL_PCD_IRQHandler+0x43a>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80048ec:	49ab      	ldr	r1, [pc, #684]	@ (8004b9c <HAL_PCD_IRQHandler+0x6d4>)
 80048ee:	1852      	adds	r2, r2, r1
 80048f0:	8812      	ldrh	r2, [r2, #0]
 80048f2:	0592      	lsls	r2, r2, #22
 80048f4:	0d95      	lsrs	r5, r2, #22
              if (count != 0U)
 80048f6:	2a00      	cmp	r2, #0
 80048f8:	d100      	bne.n	80048fc <HAL_PCD_IRQHandler+0x434>
 80048fa:	e747      	b.n	800478c <HAL_PCD_IRQHandler+0x2c4>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80048fc:	001a      	movs	r2, r3
 80048fe:	3259      	adds	r2, #89	@ 0x59
 8004900:	e6ef      	b.n	80046e2 <HAL_PCD_IRQHandler+0x21a>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004902:	49a1      	ldr	r1, [pc, #644]	@ (8004b88 <HAL_PCD_IRQHandler+0x6c0>)
 8004904:	1852      	adds	r2, r2, r1
 8004906:	8812      	ldrh	r2, [r2, #0]
 8004908:	0592      	lsls	r2, r2, #22
 800490a:	0d95      	lsrs	r5, r2, #22
              if (count != 0U)
 800490c:	2a00      	cmp	r2, #0
 800490e:	d100      	bne.n	8004912 <HAL_PCD_IRQHandler+0x44a>
 8004910:	e73c      	b.n	800478c <HAL_PCD_IRQHandler+0x2c4>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004912:	001a      	movs	r2, r3
 8004914:	325b      	adds	r2, #91	@ 0x5b
 8004916:	e6e4      	b.n	80046e2 <HAL_PCD_IRQHandler+0x21a>
        ep = &hpcd->OUT_ep[epindex];
 8004918:	3151      	adds	r1, #81	@ 0x51
 800491a:	31ff      	adds	r1, #255	@ 0xff
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800491c:	6820      	ldr	r0, [r4, #0]
        ep = &hpcd->OUT_ep[epindex];
 800491e:	1861      	adds	r1, r4, r1
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004920:	f001 ffd4 	bl	80068cc <USB_EPStartXfer>
 8004924:	e74d      	b.n	80047c2 <HAL_PCD_IRQHandler+0x2fa>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004926:	2a01      	cmp	r2, #1
 8004928:	d109      	bne.n	800493e <HAL_PCD_IRQHandler+0x476>
 800492a:	0002      	movs	r2, r0
 800492c:	4d9b      	ldr	r5, [pc, #620]	@ (8004b9c <HAL_PCD_IRQHandler+0x6d4>)
 800492e:	3250      	adds	r2, #80	@ 0x50
 8004930:	8812      	ldrh	r2, [r2, #0]
 8004932:	7c1b      	ldrb	r3, [r3, #16]
 8004934:	1940      	adds	r0, r0, r5
 8004936:	00db      	lsls	r3, r3, #3
 8004938:	1880      	adds	r0, r0, r2
 800493a:	181b      	adds	r3, r3, r0
 800493c:	8019      	strh	r1, [r3, #0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800493e:	2328      	movs	r3, #40	@ 0x28
 8004940:	9a00      	ldr	r2, [sp, #0]
 8004942:	4353      	muls	r3, r2
 8004944:	18e3      	adds	r3, r4, r3
 8004946:	7c19      	ldrb	r1, [r3, #16]
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004948:	0020      	movs	r0, r4
 800494a:	f003 f8c2 	bl	8007ad2 <HAL_PCD_DataInStageCallback>
 800494e:	e5c9      	b.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004950:	7c5a      	ldrb	r2, [r3, #17]
 8004952:	2a00      	cmp	r2, #0
 8004954:	d106      	bne.n	8004964 <HAL_PCD_IRQHandler+0x49c>
 8004956:	0002      	movs	r2, r0
 8004958:	3250      	adds	r2, #80	@ 0x50
 800495a:	8811      	ldrh	r1, [r2, #0]
 800495c:	7c1a      	ldrb	r2, [r3, #16]
 800495e:	4b8a      	ldr	r3, [pc, #552]	@ (8004b88 <HAL_PCD_IRQHandler+0x6c0>)
 8004960:	00d2      	lsls	r2, r2, #3
 8004962:	e75e      	b.n	8004822 <HAL_PCD_IRQHandler+0x35a>
 8004964:	2a01      	cmp	r2, #1
 8004966:	d1ea      	bne.n	800493e <HAL_PCD_IRQHandler+0x476>
 8004968:	0002      	movs	r2, r0
 800496a:	4987      	ldr	r1, [pc, #540]	@ (8004b88 <HAL_PCD_IRQHandler+0x6c0>)
 800496c:	3250      	adds	r2, #80	@ 0x50
 800496e:	8812      	ldrh	r2, [r2, #0]
 8004970:	7c1b      	ldrb	r3, [r3, #16]
 8004972:	1840      	adds	r0, r0, r1
 8004974:	00db      	lsls	r3, r3, #3
 8004976:	1880      	adds	r0, r0, r2
 8004978:	181b      	adds	r3, r3, r0
 800497a:	801d      	strh	r5, [r3, #0]
 800497c:	e7df      	b.n	800493e <HAL_PCD_IRQHandler+0x476>
          if ((wEPVal & USB_EP_KIND) == 0U)
 800497e:	2780      	movs	r7, #128	@ 0x80
 8004980:	9901      	ldr	r1, [sp, #4]
 8004982:	007f      	lsls	r7, r7, #1
 8004984:	4039      	ands	r1, r7
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004986:	7c1a      	ldrb	r2, [r3, #16]
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004988:	468c      	mov	ip, r1
 800498a:	9901      	ldr	r1, [sp, #4]
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800498c:	9202      	str	r2, [sp, #8]
            if (ep->xfer_len > TxPctSize)
 800498e:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004990:	00d2      	lsls	r2, r2, #3
          if ((wEPVal & USB_EP_KIND) == 0U)
 8004992:	4239      	tst	r1, r7
 8004994:	d11c      	bne.n	80049d0 <HAL_PCD_IRQHandler+0x508>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004996:	0007      	movs	r7, r0
 8004998:	3750      	adds	r7, #80	@ 0x50
 800499a:	883f      	ldrh	r7, [r7, #0]
 800499c:	18bf      	adds	r7, r7, r2
 800499e:	4a7f      	ldr	r2, [pc, #508]	@ (8004b9c <HAL_PCD_IRQHandler+0x6d4>)
 80049a0:	183f      	adds	r7, r7, r0
 80049a2:	18bf      	adds	r7, r7, r2
 80049a4:	883a      	ldrh	r2, [r7, #0]
 80049a6:	0592      	lsls	r2, r2, #22
            if (ep->xfer_len > TxPctSize)
 80049a8:	0d92      	lsrs	r2, r2, #22
 80049aa:	42aa      	cmp	r2, r5
 80049ac:	d303      	bcc.n	80049b6 <HAL_PCD_IRQHandler+0x4ee>
 80049ae:	4662      	mov	r2, ip
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80049b0:	9902      	ldr	r1, [sp, #8]
 80049b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80049b4:	e7c8      	b.n	8004948 <HAL_PCD_IRQHandler+0x480>
              ep->xfer_buff += TxPctSize;
 80049b6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
              ep->xfer_len -= TxPctSize;
 80049b8:	1aad      	subs	r5, r5, r2
              ep->xfer_buff += TxPctSize;
 80049ba:	1889      	adds	r1, r1, r2
 80049bc:	6259      	str	r1, [r3, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 80049be:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
        ep = &hpcd->IN_ep[epindex];
 80049c0:	3610      	adds	r6, #16
              ep->xfer_count += TxPctSize;
 80049c2:	188a      	adds	r2, r1, r2
 80049c4:	629d      	str	r5, [r3, #40]	@ 0x28
 80049c6:	62da      	str	r2, [r3, #44]	@ 0x2c
        ep = &hpcd->IN_ep[epindex];
 80049c8:	19a1      	adds	r1, r4, r6
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80049ca:	f001 ff7f 	bl	80068cc <USB_EPStartXfer>
 80049ce:	e589      	b.n	80044e4 <HAL_PCD_IRQHandler+0x1c>
{
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80049d0:	2140      	movs	r1, #64	@ 0x40
 80049d2:	468c      	mov	ip, r1
 80049d4:	9f01      	ldr	r7, [sp, #4]
 80049d6:	0006      	movs	r6, r0
 80049d8:	400f      	ands	r7, r1
 80049da:	9703      	str	r7, [sp, #12]
 80049dc:	4667      	mov	r7, ip
 80049de:	9901      	ldr	r1, [sp, #4]
 80049e0:	3650      	adds	r6, #80	@ 0x50
 80049e2:	4239      	tst	r1, r7
 80049e4:	d100      	bne.n	80049e8 <HAL_PCD_IRQHandler+0x520>
 80049e6:	e0df      	b.n	8004ba8 <HAL_PCD_IRQHandler+0x6e0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80049e8:	496c      	ldr	r1, [pc, #432]	@ (8004b9c <HAL_PCD_IRQHandler+0x6d4>)
 80049ea:	8837      	ldrh	r7, [r6, #0]
 80049ec:	1846      	adds	r6, r0, r1
    {
      ep->xfer_len -= TxPctSize;
    }
    else
    {
      ep->xfer_len = 0U;
 80049ee:	2100      	movs	r1, #0
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80049f0:	19f7      	adds	r7, r6, r7
 80049f2:	5abf      	ldrh	r7, [r7, r2]
      ep->xfer_len = 0U;
 80049f4:	468c      	mov	ip, r1
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80049f6:	05bf      	lsls	r7, r7, #22
    if (ep->xfer_len > TxPctSize)
 80049f8:	0dbf      	lsrs	r7, r7, #22
 80049fa:	42af      	cmp	r7, r5
 80049fc:	d201      	bcs.n	8004a02 <HAL_PCD_IRQHandler+0x53a>
      ep->xfer_len -= TxPctSize;
 80049fe:	1be9      	subs	r1, r5, r7
 8004a00:	468c      	mov	ip, r1
 8004a02:	4661      	mov	r1, ip
 8004a04:	2580      	movs	r5, #128	@ 0x80
 8004a06:	6299      	str	r1, [r3, #40]	@ 0x28
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004a08:	9901      	ldr	r1, [sp, #4]
 8004a0a:	01ed      	lsls	r5, r5, #7
 8004a0c:	4029      	ands	r1, r5
 8004a0e:	000d      	movs	r5, r1
 8004a10:	4661      	mov	r1, ip
 8004a12:	2900      	cmp	r1, #0
 8004a14:	d147      	bne.n	8004aa6 <HAL_PCD_IRQHandler+0x5de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a16:	2328      	movs	r3, #40	@ 0x28
 8004a18:	9900      	ldr	r1, [sp, #0]
 8004a1a:	434b      	muls	r3, r1
 8004a1c:	18e3      	adds	r3, r4, r3
 8004a1e:	7c5b      	ldrb	r3, [r3, #17]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d130      	bne.n	8004a86 <HAL_PCD_IRQHandler+0x5be>
 8004a24:	0007      	movs	r7, r0
 8004a26:	3750      	adds	r7, #80	@ 0x50
 8004a28:	883b      	ldrh	r3, [r7, #0]
 8004a2a:	495d      	ldr	r1, [pc, #372]	@ (8004ba0 <HAL_PCD_IRQHandler+0x6d8>)
 8004a2c:	18f3      	adds	r3, r6, r3
 8004a2e:	189b      	adds	r3, r3, r2
 8004a30:	881e      	ldrh	r6, [r3, #0]
 8004a32:	05b6      	lsls	r6, r6, #22
 8004a34:	0db6      	lsrs	r6, r6, #22
 8004a36:	801e      	strh	r6, [r3, #0]
 8004a38:	881e      	ldrh	r6, [r3, #0]
 8004a3a:	430e      	orrs	r6, r1
 8004a3c:	b2b6      	uxth	r6, r6
 8004a3e:	801e      	strh	r6, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a40:	4e51      	ldr	r6, [pc, #324]	@ (8004b88 <HAL_PCD_IRQHandler+0x6c0>)
 8004a42:	883b      	ldrh	r3, [r7, #0]
 8004a44:	1980      	adds	r0, r0, r6
 8004a46:	18c0      	adds	r0, r0, r3
 8004a48:	1880      	adds	r0, r0, r2
 8004a4a:	8803      	ldrh	r3, [r0, #0]
 8004a4c:	059b      	lsls	r3, r3, #22
 8004a4e:	0d9b      	lsrs	r3, r3, #22
 8004a50:	8003      	strh	r3, [r0, #0]
 8004a52:	8803      	ldrh	r3, [r0, #0]
 8004a54:	430b      	orrs	r3, r1
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	8003      	strh	r3, [r0, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004a5a:	0020      	movs	r0, r4
 8004a5c:	9902      	ldr	r1, [sp, #8]
 8004a5e:	f003 f838 	bl	8007ad2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004a62:	2d00      	cmp	r5, #0
 8004a64:	d100      	bne.n	8004a68 <HAL_PCD_IRQHandler+0x5a0>
 8004a66:	e0dc      	b.n	8004c22 <HAL_PCD_IRQHandler+0x75a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004a68:	2328      	movs	r3, #40	@ 0x28
 8004a6a:	9a00      	ldr	r2, [sp, #0]
 8004a6c:	4949      	ldr	r1, [pc, #292]	@ (8004b94 <HAL_PCD_IRQHandler+0x6cc>)
 8004a6e:	4353      	muls	r3, r2
 8004a70:	18e3      	adds	r3, r4, r3
 8004a72:	7c1b      	ldrb	r3, [r3, #16]
 8004a74:	6822      	ldr	r2, [r4, #0]
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	18d2      	adds	r2, r2, r3
 8004a7a:	8813      	ldrh	r3, [r2, #0]
 8004a7c:	400b      	ands	r3, r1
 8004a7e:	4949      	ldr	r1, [pc, #292]	@ (8004ba4 <HAL_PCD_IRQHandler+0x6dc>)
 8004a80:	430b      	orrs	r3, r1
 8004a82:	8013      	strh	r3, [r2, #0]
 8004a84:	e0cd      	b.n	8004c22 <HAL_PCD_IRQHandler+0x75a>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d1e7      	bne.n	8004a5a <HAL_PCD_IRQHandler+0x592>
 8004a8a:	0007      	movs	r7, r0
 8004a8c:	4661      	mov	r1, ip
 8004a8e:	3750      	adds	r7, #80	@ 0x50
 8004a90:	883b      	ldrh	r3, [r7, #0]
 8004a92:	18f3      	adds	r3, r6, r3
 8004a94:	189b      	adds	r3, r3, r2
 8004a96:	8019      	strh	r1, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a98:	493b      	ldr	r1, [pc, #236]	@ (8004b88 <HAL_PCD_IRQHandler+0x6c0>)
 8004a9a:	883b      	ldrh	r3, [r7, #0]
 8004a9c:	1840      	adds	r0, r0, r1
 8004a9e:	18c0      	adds	r0, r0, r3
 8004aa0:	1880      	adds	r0, r0, r2
 8004aa2:	4663      	mov	r3, ip
 8004aa4:	e7d8      	b.n	8004a58 <HAL_PCD_IRQHandler+0x590>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004aa6:	2d00      	cmp	r5, #0
 8004aa8:	d00c      	beq.n	8004ac4 <HAL_PCD_IRQHandler+0x5fc>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004aaa:	9902      	ldr	r1, [sp, #8]
 8004aac:	0089      	lsls	r1, r1, #2
 8004aae:	1841      	adds	r1, r0, r1
 8004ab0:	880d      	ldrh	r5, [r1, #0]
 8004ab2:	9101      	str	r1, [sp, #4]
 8004ab4:	46ac      	mov	ip, r5
 8004ab6:	4661      	mov	r1, ip
 8004ab8:	4d36      	ldr	r5, [pc, #216]	@ (8004b94 <HAL_PCD_IRQHandler+0x6cc>)
 8004aba:	400d      	ands	r5, r1
 8004abc:	4939      	ldr	r1, [pc, #228]	@ (8004ba4 <HAL_PCD_IRQHandler+0x6dc>)
 8004abe:	430d      	orrs	r5, r1
 8004ac0:	9901      	ldr	r1, [sp, #4]
 8004ac2:	800d      	strh	r5, [r1, #0]
      if (ep->xfer_fill_db == 1U)
 8004ac4:	2528      	movs	r5, #40	@ 0x28
 8004ac6:	9900      	ldr	r1, [sp, #0]
 8004ac8:	434d      	muls	r5, r1
 8004aca:	2134      	movs	r1, #52	@ 0x34
 8004acc:	468c      	mov	ip, r1
 8004ace:	1965      	adds	r5, r4, r5
 8004ad0:	44ac      	add	ip, r5
 8004ad2:	4661      	mov	r1, ip
 8004ad4:	7809      	ldrb	r1, [r1, #0]
 8004ad6:	2901      	cmp	r1, #1
 8004ad8:	d000      	beq.n	8004adc <HAL_PCD_IRQHandler+0x614>
 8004ada:	e0a2      	b.n	8004c22 <HAL_PCD_IRQHandler+0x75a>
        ep->xfer_buff += TxPctSize;
 8004adc:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8004ade:	19c9      	adds	r1, r1, r7
 8004ae0:	6269      	str	r1, [r5, #36]	@ 0x24
 8004ae2:	9101      	str	r1, [sp, #4]
        ep->xfer_count += TxPctSize;
 8004ae4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004ae6:	19c9      	adds	r1, r1, r7
 8004ae8:	62d9      	str	r1, [r3, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 8004aea:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8004aec:	6a29      	ldr	r1, [r5, #32]
 8004aee:	428b      	cmp	r3, r1
 8004af0:	d317      	bcc.n	8004b22 <HAL_PCD_IRQHandler+0x65a>
          ep->xfer_len_db -= len;
 8004af2:	1a5b      	subs	r3, r3, r1
 8004af4:	632b      	str	r3, [r5, #48]	@ 0x30
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004af6:	2328      	movs	r3, #40	@ 0x28
 8004af8:	9d00      	ldr	r5, [sp, #0]
 8004afa:	436b      	muls	r3, r5
 8004afc:	18e3      	adds	r3, r4, r3
 8004afe:	7c5d      	ldrb	r5, [r3, #17]
 8004b00:	b28b      	uxth	r3, r1
 8004b02:	2d00      	cmp	r5, #0
 8004b04:	d137      	bne.n	8004b76 <HAL_PCD_IRQHandler+0x6ae>
 8004b06:	0005      	movs	r5, r0
 8004b08:	3550      	adds	r5, #80	@ 0x50
 8004b0a:	882d      	ldrh	r5, [r5, #0]
 8004b0c:	1975      	adds	r5, r6, r5
 8004b0e:	18aa      	adds	r2, r5, r2
 8004b10:	8815      	ldrh	r5, [r2, #0]
 8004b12:	05ad      	lsls	r5, r5, #22
 8004b14:	0dad      	lsrs	r5, r5, #22
 8004b16:	8015      	strh	r5, [r2, #0]
 8004b18:	2900      	cmp	r1, #0
 8004b1a:	d10e      	bne.n	8004b3a <HAL_PCD_IRQHandler+0x672>
 8004b1c:	8811      	ldrh	r1, [r2, #0]
 8004b1e:	4d20      	ldr	r5, [pc, #128]	@ (8004ba0 <HAL_PCD_IRQHandler+0x6d8>)
 8004b20:	e013      	b.n	8004b4a <HAL_PCD_IRQHandler+0x682>
        else if (ep->xfer_len_db == 0U)
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d103      	bne.n	8004b2e <HAL_PCD_IRQHandler+0x666>
          ep->xfer_fill_db = 0U;
 8004b26:	4661      	mov	r1, ip
 8004b28:	700b      	strb	r3, [r1, #0]
          len = TxPctSize;
 8004b2a:	0039      	movs	r1, r7
 8004b2c:	e7e3      	b.n	8004af6 <HAL_PCD_IRQHandler+0x62e>
          ep->xfer_fill_db = 0U;
 8004b2e:	2100      	movs	r1, #0
 8004b30:	4667      	mov	r7, ip
 8004b32:	7039      	strb	r1, [r7, #0]
          ep->xfer_len_db = 0U;
 8004b34:	6329      	str	r1, [r5, #48]	@ 0x30
          len = ep->xfer_len_db;
 8004b36:	0019      	movs	r1, r3
 8004b38:	e7dd      	b.n	8004af6 <HAL_PCD_IRQHandler+0x62e>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004b3a:	293e      	cmp	r1, #62	@ 0x3e
 8004b3c:	d811      	bhi.n	8004b62 <HAL_PCD_IRQHandler+0x69a>
 8004b3e:	2601      	movs	r6, #1
 8004b40:	084d      	lsrs	r5, r1, #1
 8004b42:	400e      	ands	r6, r1
 8004b44:	19ad      	adds	r5, r5, r6
 8004b46:	8811      	ldrh	r1, [r2, #0]
 8004b48:	02ad      	lsls	r5, r5, #10
 8004b4a:	4329      	orrs	r1, r5
 8004b4c:	b289      	uxth	r1, r1
 8004b4e:	8011      	strh	r1, [r2, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004b50:	2228      	movs	r2, #40	@ 0x28
 8004b52:	9900      	ldr	r1, [sp, #0]
 8004b54:	434a      	muls	r2, r1
 8004b56:	18a2      	adds	r2, r4, r2
 8004b58:	8b12      	ldrh	r2, [r2, #24]
 8004b5a:	9901      	ldr	r1, [sp, #4]

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004b5c:	f001 fea1 	bl	80068a2 <USB_WritePMA>
 8004b60:	e05f      	b.n	8004c22 <HAL_PCD_IRQHandler+0x75a>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004b62:	261f      	movs	r6, #31
 8004b64:	094d      	lsrs	r5, r1, #5
 8004b66:	4031      	ands	r1, r6
 8004b68:	424e      	negs	r6, r1
 8004b6a:	4171      	adcs	r1, r6
 8004b6c:	1a6d      	subs	r5, r5, r1
 8004b6e:	8811      	ldrh	r1, [r2, #0]
 8004b70:	02ad      	lsls	r5, r5, #10
 8004b72:	4329      	orrs	r1, r5
 8004b74:	e7d3      	b.n	8004b1e <HAL_PCD_IRQHandler+0x656>
 8004b76:	2d01      	cmp	r5, #1
 8004b78:	d1ea      	bne.n	8004b50 <HAL_PCD_IRQHandler+0x688>
 8004b7a:	0001      	movs	r1, r0
 8004b7c:	3150      	adds	r1, #80	@ 0x50
 8004b7e:	8809      	ldrh	r1, [r1, #0]
 8004b80:	1876      	adds	r6, r6, r1
 8004b82:	18b6      	adds	r6, r6, r2
 8004b84:	8033      	strh	r3, [r6, #0]
 8004b86:	e7e3      	b.n	8004b50 <HAL_PCD_IRQHandler+0x688>
 8004b88:	00000406 	.word	0x00000406
 8004b8c:	ffffbf8f 	.word	0xffffbf8f
 8004b90:	00008080 	.word	0x00008080
 8004b94:	ffff8f8f 	.word	0xffff8f8f
 8004b98:	000080c0 	.word	0x000080c0
 8004b9c:	00000402 	.word	0x00000402
 8004ba0:	ffff8000 	.word	0xffff8000
 8004ba4:	0000c080 	.word	0x0000c080
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004ba8:	49ac      	ldr	r1, [pc, #688]	@ (8004e5c <HAL_PCD_IRQHandler+0x994>)
 8004baa:	8836      	ldrh	r6, [r6, #0]
 8004bac:	468c      	mov	ip, r1
 8004bae:	4484      	add	ip, r0
 8004bb0:	4466      	add	r6, ip
 8004bb2:	5ab6      	ldrh	r6, [r6, r2]
      ep->xfer_len = 0U;
 8004bb4:	9f03      	ldr	r7, [sp, #12]
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004bb6:	05b6      	lsls	r6, r6, #22
    if (ep->xfer_len >= TxPctSize)
 8004bb8:	0db6      	lsrs	r6, r6, #22
 8004bba:	42ae      	cmp	r6, r5
 8004bbc:	d800      	bhi.n	8004bc0 <HAL_PCD_IRQHandler+0x6f8>
      ep->xfer_len -= TxPctSize;
 8004bbe:	1baf      	subs	r7, r5, r6
 8004bc0:	2580      	movs	r5, #128	@ 0x80
 8004bc2:	9901      	ldr	r1, [sp, #4]
 8004bc4:	01ed      	lsls	r5, r5, #7
 8004bc6:	4029      	ands	r1, r5
 8004bc8:	000d      	movs	r5, r1
 8004bca:	629f      	str	r7, [r3, #40]	@ 0x28
    if (ep->xfer_len == 0U)
 8004bcc:	2f00      	cmp	r7, #0
 8004bce:	d149      	bne.n	8004c64 <HAL_PCD_IRQHandler+0x79c>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004bd0:	2328      	movs	r3, #40	@ 0x28
 8004bd2:	9900      	ldr	r1, [sp, #0]
 8004bd4:	434b      	muls	r3, r1
 8004bd6:	18e3      	adds	r3, r4, r3
 8004bd8:	7c5b      	ldrb	r3, [r3, #17]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d133      	bne.n	8004c46 <HAL_PCD_IRQHandler+0x77e>
 8004bde:	0003      	movs	r3, r0
 8004be0:	499f      	ldr	r1, [pc, #636]	@ (8004e60 <HAL_PCD_IRQHandler+0x998>)
 8004be2:	3350      	adds	r3, #80	@ 0x50
 8004be4:	881e      	ldrh	r6, [r3, #0]
 8004be6:	1840      	adds	r0, r0, r1
 8004be8:	1980      	adds	r0, r0, r6
 8004bea:	1880      	adds	r0, r0, r2
 8004bec:	8806      	ldrh	r6, [r0, #0]
 8004bee:	499d      	ldr	r1, [pc, #628]	@ (8004e64 <HAL_PCD_IRQHandler+0x99c>)
 8004bf0:	05b6      	lsls	r6, r6, #22
 8004bf2:	0db6      	lsrs	r6, r6, #22
 8004bf4:	8006      	strh	r6, [r0, #0]
 8004bf6:	8806      	ldrh	r6, [r0, #0]
 8004bf8:	430e      	orrs	r6, r1
 8004bfa:	b2b6      	uxth	r6, r6
 8004bfc:	8006      	strh	r6, [r0, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004bfe:	881b      	ldrh	r3, [r3, #0]
 8004c00:	4463      	add	r3, ip
 8004c02:	189b      	adds	r3, r3, r2
 8004c04:	881a      	ldrh	r2, [r3, #0]
 8004c06:	0592      	lsls	r2, r2, #22
 8004c08:	0d92      	lsrs	r2, r2, #22
 8004c0a:	801a      	strh	r2, [r3, #0]
 8004c0c:	881a      	ldrh	r2, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	b292      	uxth	r2, r2
 8004c12:	801a      	strh	r2, [r3, #0]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004c14:	0020      	movs	r0, r4
 8004c16:	9902      	ldr	r1, [sp, #8]
 8004c18:	f002 ff5b 	bl	8007ad2 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004c1c:	2d00      	cmp	r5, #0
 8004c1e:	d100      	bne.n	8004c22 <HAL_PCD_IRQHandler+0x75a>
 8004c20:	e722      	b.n	8004a68 <HAL_PCD_IRQHandler+0x5a0>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004c22:	2328      	movs	r3, #40	@ 0x28
 8004c24:	9a00      	ldr	r2, [sp, #0]
 8004c26:	4353      	muls	r3, r2
 8004c28:	18e3      	adds	r3, r4, r3
 8004c2a:	7c1b      	ldrb	r3, [r3, #16]
 8004c2c:	6822      	ldr	r2, [r4, #0]
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	18d2      	adds	r2, r2, r3
 8004c32:	8811      	ldrh	r1, [r2, #0]
 8004c34:	4b8c      	ldr	r3, [pc, #560]	@ (8004e68 <HAL_PCD_IRQHandler+0x9a0>)
 8004c36:	4019      	ands	r1, r3
 8004c38:	2330      	movs	r3, #48	@ 0x30
 8004c3a:	404b      	eors	r3, r1
 8004c3c:	498b      	ldr	r1, [pc, #556]	@ (8004e6c <HAL_PCD_IRQHandler+0x9a4>)
 8004c3e:	430b      	orrs	r3, r1
 8004c40:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004c42:	f7ff fc4f 	bl	80044e4 <HAL_PCD_IRQHandler+0x1c>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d1e4      	bne.n	8004c14 <HAL_PCD_IRQHandler+0x74c>
 8004c4a:	0003      	movs	r3, r0
 8004c4c:	4984      	ldr	r1, [pc, #528]	@ (8004e60 <HAL_PCD_IRQHandler+0x998>)
 8004c4e:	3350      	adds	r3, #80	@ 0x50
 8004c50:	881e      	ldrh	r6, [r3, #0]
 8004c52:	1840      	adds	r0, r0, r1
 8004c54:	1980      	adds	r0, r0, r6
 8004c56:	1880      	adds	r0, r0, r2
 8004c58:	8007      	strh	r7, [r0, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004c5a:	881b      	ldrh	r3, [r3, #0]
 8004c5c:	4463      	add	r3, ip
 8004c5e:	189b      	adds	r3, r3, r2
 8004c60:	801f      	strh	r7, [r3, #0]
 8004c62:	e7d7      	b.n	8004c14 <HAL_PCD_IRQHandler+0x74c>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004c64:	2900      	cmp	r1, #0
 8004c66:	d108      	bne.n	8004c7a <HAL_PCD_IRQHandler+0x7b2>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004c68:	9902      	ldr	r1, [sp, #8]
 8004c6a:	4d81      	ldr	r5, [pc, #516]	@ (8004e70 <HAL_PCD_IRQHandler+0x9a8>)
 8004c6c:	0089      	lsls	r1, r1, #2
 8004c6e:	1841      	adds	r1, r0, r1
 8004c70:	880f      	ldrh	r7, [r1, #0]
 8004c72:	403d      	ands	r5, r7
 8004c74:	4f7f      	ldr	r7, [pc, #508]	@ (8004e74 <HAL_PCD_IRQHandler+0x9ac>)
 8004c76:	433d      	orrs	r5, r7
 8004c78:	800d      	strh	r5, [r1, #0]
      if (ep->xfer_fill_db == 1U)
 8004c7a:	2728      	movs	r7, #40	@ 0x28
 8004c7c:	9900      	ldr	r1, [sp, #0]
 8004c7e:	434f      	muls	r7, r1
 8004c80:	19e7      	adds	r7, r4, r7
 8004c82:	0039      	movs	r1, r7
 8004c84:	3134      	adds	r1, #52	@ 0x34
 8004c86:	9101      	str	r1, [sp, #4]
 8004c88:	7809      	ldrb	r1, [r1, #0]
 8004c8a:	2901      	cmp	r1, #1
 8004c8c:	d1c9      	bne.n	8004c22 <HAL_PCD_IRQHandler+0x75a>
        ep->xfer_buff += TxPctSize;
 8004c8e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c90:	1989      	adds	r1, r1, r6
 8004c92:	6279      	str	r1, [r7, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 8004c94:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 8004c96:	19ad      	adds	r5, r5, r6
 8004c98:	62dd      	str	r5, [r3, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 8004c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c9c:	6a3d      	ldr	r5, [r7, #32]
 8004c9e:	42ab      	cmp	r3, r5
 8004ca0:	d317      	bcc.n	8004cd2 <HAL_PCD_IRQHandler+0x80a>
          ep->xfer_len_db -= len;
 8004ca2:	1b5b      	subs	r3, r3, r5
 8004ca4:	633b      	str	r3, [r7, #48]	@ 0x30
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004ca6:	2328      	movs	r3, #40	@ 0x28
 8004ca8:	9e00      	ldr	r6, [sp, #0]
 8004caa:	4373      	muls	r3, r6
 8004cac:	18e3      	adds	r3, r4, r3
 8004cae:	7c5e      	ldrb	r6, [r3, #17]
 8004cb0:	b2ab      	uxth	r3, r5
 8004cb2:	2e00      	cmp	r6, #0
 8004cb4:	d134      	bne.n	8004d20 <HAL_PCD_IRQHandler+0x858>
 8004cb6:	0006      	movs	r6, r0
 8004cb8:	3650      	adds	r6, #80	@ 0x50
 8004cba:	8836      	ldrh	r6, [r6, #0]
 8004cbc:	4466      	add	r6, ip
 8004cbe:	18b2      	adds	r2, r6, r2
 8004cc0:	8816      	ldrh	r6, [r2, #0]
 8004cc2:	05b6      	lsls	r6, r6, #22
 8004cc4:	0db6      	lsrs	r6, r6, #22
 8004cc6:	8016      	strh	r6, [r2, #0]
 8004cc8:	2d00      	cmp	r5, #0
 8004cca:	d10e      	bne.n	8004cea <HAL_PCD_IRQHandler+0x822>
 8004ccc:	8815      	ldrh	r5, [r2, #0]
 8004cce:	4e65      	ldr	r6, [pc, #404]	@ (8004e64 <HAL_PCD_IRQHandler+0x99c>)
 8004cd0:	e013      	b.n	8004cfa <HAL_PCD_IRQHandler+0x832>
        else if (ep->xfer_len_db == 0U)
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d103      	bne.n	8004cde <HAL_PCD_IRQHandler+0x816>
          ep->xfer_fill_db = 0U;
 8004cd6:	9d01      	ldr	r5, [sp, #4]
 8004cd8:	702b      	strb	r3, [r5, #0]
          len = TxPctSize;
 8004cda:	0035      	movs	r5, r6
 8004cdc:	e7e3      	b.n	8004ca6 <HAL_PCD_IRQHandler+0x7de>
          ep->xfer_len_db = 0U;
 8004cde:	2500      	movs	r5, #0
          ep->xfer_fill_db = 0;
 8004ce0:	9e01      	ldr	r6, [sp, #4]
          ep->xfer_len_db = 0U;
 8004ce2:	633d      	str	r5, [r7, #48]	@ 0x30
          ep->xfer_fill_db = 0;
 8004ce4:	7035      	strb	r5, [r6, #0]
          len = ep->xfer_len_db;
 8004ce6:	001d      	movs	r5, r3
 8004ce8:	e7dd      	b.n	8004ca6 <HAL_PCD_IRQHandler+0x7de>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004cea:	2d3e      	cmp	r5, #62	@ 0x3e
 8004cec:	d80e      	bhi.n	8004d0c <HAL_PCD_IRQHandler+0x844>
 8004cee:	2701      	movs	r7, #1
 8004cf0:	086e      	lsrs	r6, r5, #1
 8004cf2:	402f      	ands	r7, r5
 8004cf4:	19f6      	adds	r6, r6, r7
 8004cf6:	8815      	ldrh	r5, [r2, #0]
 8004cf8:	02b6      	lsls	r6, r6, #10
 8004cfa:	4335      	orrs	r5, r6
 8004cfc:	b2ad      	uxth	r5, r5
 8004cfe:	8015      	strh	r5, [r2, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004d00:	2228      	movs	r2, #40	@ 0x28
 8004d02:	9d00      	ldr	r5, [sp, #0]
 8004d04:	436a      	muls	r2, r5
 8004d06:	18a2      	adds	r2, r4, r2
 8004d08:	8b52      	ldrh	r2, [r2, #26]
 8004d0a:	e727      	b.n	8004b5c <HAL_PCD_IRQHandler+0x694>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004d0c:	271f      	movs	r7, #31
 8004d0e:	096e      	lsrs	r6, r5, #5
 8004d10:	403d      	ands	r5, r7
 8004d12:	426f      	negs	r7, r5
 8004d14:	417d      	adcs	r5, r7
 8004d16:	1b76      	subs	r6, r6, r5
 8004d18:	8815      	ldrh	r5, [r2, #0]
 8004d1a:	02b6      	lsls	r6, r6, #10
 8004d1c:	4335      	orrs	r5, r6
 8004d1e:	e7d6      	b.n	8004cce <HAL_PCD_IRQHandler+0x806>
 8004d20:	2e01      	cmp	r6, #1
 8004d22:	d1ed      	bne.n	8004d00 <HAL_PCD_IRQHandler+0x838>
 8004d24:	0005      	movs	r5, r0
 8004d26:	3550      	adds	r5, #80	@ 0x50
 8004d28:	882d      	ldrh	r5, [r5, #0]
 8004d2a:	4465      	add	r5, ip
 8004d2c:	18aa      	adds	r2, r5, r2
 8004d2e:	8013      	strh	r3, [r2, #0]
 8004d30:	e7e6      	b.n	8004d00 <HAL_PCD_IRQHandler+0x838>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8004d32:	0543      	lsls	r3, r0, #21
 8004d34:	d50e      	bpl.n	8004d54 <HAL_PCD_IRQHandler+0x88c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004d36:	6823      	ldr	r3, [r4, #0]
 8004d38:	494f      	ldr	r1, [pc, #316]	@ (8004e78 <HAL_PCD_IRQHandler+0x9b0>)
 8004d3a:	3306      	adds	r3, #6
 8004d3c:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
    HAL_PCD_ResetCallback(hpcd);
 8004d3e:	0020      	movs	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004d40:	400a      	ands	r2, r1
 8004d42:	87da      	strh	r2, [r3, #62]	@ 0x3e
    HAL_PCD_ResetCallback(hpcd);
 8004d44:	f002 fed7 	bl	8007af6 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004d48:	0029      	movs	r1, r5
 8004d4a:	0020      	movs	r0, r4
 8004d4c:	f7ff fbab 	bl	80044a6 <HAL_PCD_SetAddress>
    return;
 8004d50:	f7ff fbce 	bl	80044f0 <HAL_PCD_IRQHandler+0x28>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8004d54:	0443      	lsls	r3, r0, #17
 8004d56:	d507      	bpl.n	8004d68 <HAL_PCD_IRQHandler+0x8a0>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004d58:	6823      	ldr	r3, [r4, #0]
 8004d5a:	4948      	ldr	r1, [pc, #288]	@ (8004e7c <HAL_PCD_IRQHandler+0x9b4>)
 8004d5c:	3306      	adds	r3, #6
 8004d5e:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004d60:	400a      	ands	r2, r1
 8004d62:	87da      	strh	r2, [r3, #62]	@ 0x3e
    return;
 8004d64:	f7ff fbc4 	bl	80044f0 <HAL_PCD_IRQHandler+0x28>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8004d68:	2380      	movs	r3, #128	@ 0x80
 8004d6a:	0001      	movs	r1, r0
 8004d6c:	019b      	lsls	r3, r3, #6
 8004d6e:	4019      	ands	r1, r3
 8004d70:	4218      	tst	r0, r3
 8004d72:	d004      	beq.n	8004d7e <HAL_PCD_IRQHandler+0x8b6>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004d74:	6823      	ldr	r3, [r4, #0]
 8004d76:	4942      	ldr	r1, [pc, #264]	@ (8004e80 <HAL_PCD_IRQHandler+0x9b8>)
 8004d78:	3306      	adds	r3, #6
 8004d7a:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8004d7c:	e7f0      	b.n	8004d60 <HAL_PCD_IRQHandler+0x898>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8004d7e:	04c3      	lsls	r3, r0, #19
 8004d80:	d51a      	bpl.n	8004db8 <HAL_PCD_IRQHandler+0x8f0>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004d82:	2004      	movs	r0, #4
 8004d84:	6823      	ldr	r3, [r4, #0]
 8004d86:	3302      	adds	r3, #2
 8004d88:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8004d8a:	4382      	bics	r2, r0
 8004d8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004d8e:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8004d90:	1800      	adds	r0, r0, r0
 8004d92:	4382      	bics	r2, r0
 8004d94:	87da      	strh	r2, [r3, #62]	@ 0x3e
    if (hpcd->LPM_State == LPM_L1)
 8004d96:	23b2      	movs	r3, #178	@ 0xb2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	5ce2      	ldrb	r2, [r4, r3]
 8004d9c:	2a01      	cmp	r2, #1
 8004d9e:	d103      	bne.n	8004da8 <HAL_PCD_IRQHandler+0x8e0>
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004da0:	0020      	movs	r0, r4
      hpcd->LPM_State = LPM_L0;
 8004da2:	54e1      	strb	r1, [r4, r3]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004da4:	f000 f98b 	bl	80050be <HAL_PCDEx_LPM_Callback>
    HAL_PCD_ResumeCallback(hpcd);
 8004da8:	0020      	movs	r0, r4
 8004daa:	f002 fec7 	bl	8007b3c <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004dae:	6823      	ldr	r3, [r4, #0]
 8004db0:	4934      	ldr	r1, [pc, #208]	@ (8004e84 <HAL_PCD_IRQHandler+0x9bc>)
 8004db2:	3306      	adds	r3, #6
 8004db4:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8004db6:	e7d3      	b.n	8004d60 <HAL_PCD_IRQHandler+0x898>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8004db8:	0503      	lsls	r3, r0, #20
 8004dba:	d513      	bpl.n	8004de4 <HAL_PCD_IRQHandler+0x91c>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004dbc:	2108      	movs	r1, #8
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	1c9a      	adds	r2, r3, #2
 8004dc2:	8fd0      	ldrh	r0, [r2, #62]	@ 0x3e
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004dc4:	3306      	adds	r3, #6
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004dc6:	4301      	orrs	r1, r0
 8004dc8:	87d1      	strh	r1, [r2, #62]	@ 0x3e
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004dca:	8fd9      	ldrh	r1, [r3, #62]	@ 0x3e
 8004dcc:	482e      	ldr	r0, [pc, #184]	@ (8004e88 <HAL_PCD_IRQHandler+0x9c0>)
 8004dce:	4001      	ands	r1, r0
 8004dd0:	87d9      	strh	r1, [r3, #62]	@ 0x3e
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004dd2:	2304      	movs	r3, #4
 8004dd4:	8fd1      	ldrh	r1, [r2, #62]	@ 0x3e
 8004dd6:	430b      	orrs	r3, r1
 8004dd8:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      HAL_PCD_SuspendCallback(hpcd);
 8004dda:	0020      	movs	r0, r4
 8004ddc:	f002 fe9c 	bl	8007b18 <HAL_PCD_SuspendCallback>
 8004de0:	f7ff fb86 	bl	80044f0 <HAL_PCD_IRQHandler+0x28>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8004de4:	2580      	movs	r5, #128	@ 0x80
 8004de6:	4228      	tst	r0, r5
 8004de8:	d021      	beq.n	8004e2e <HAL_PCD_IRQHandler+0x966>
    if (hpcd->LPM_State == LPM_L0)
 8004dea:	20b2      	movs	r0, #178	@ 0xb2
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8004dec:	6823      	ldr	r3, [r4, #0]
    if (hpcd->LPM_State == LPM_L0)
 8004dee:	0080      	lsls	r0, r0, #2
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8004df0:	1d99      	adds	r1, r3, #6
 8004df2:	8fca      	ldrh	r2, [r1, #62]	@ 0x3e
 8004df4:	43aa      	bics	r2, r5
 8004df6:	87ca      	strh	r2, [r1, #62]	@ 0x3e
    if (hpcd->LPM_State == LPM_L0)
 8004df8:	5c22      	ldrb	r2, [r4, r0]
 8004dfa:	2a00      	cmp	r2, #0
 8004dfc:	d1ed      	bne.n	8004dda <HAL_PCD_IRQHandler+0x912>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004dfe:	2104      	movs	r1, #4
 8004e00:	1c9a      	adds	r2, r3, #2
 8004e02:	8fd5      	ldrh	r5, [r2, #62]	@ 0x3e
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004e04:	3354      	adds	r3, #84	@ 0x54
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8004e06:	4329      	orrs	r1, r5
 8004e08:	87d1      	strh	r1, [r2, #62]	@ 0x3e
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004e0a:	2108      	movs	r1, #8
 8004e0c:	8fd5      	ldrh	r5, [r2, #62]	@ 0x3e
 8004e0e:	4329      	orrs	r1, r5
 8004e10:	87d1      	strh	r1, [r2, #62]	@ 0x3e
      hpcd->LPM_State = LPM_L1;
 8004e12:	2101      	movs	r1, #1
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004e14:	223c      	movs	r2, #60	@ 0x3c
      hpcd->LPM_State = LPM_L1;
 8004e16:	5421      	strb	r1, [r4, r0]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004e18:	881b      	ldrh	r3, [r3, #0]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004e1a:	0020      	movs	r0, r4
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004e1c:	089b      	lsrs	r3, r3, #2
 8004e1e:	4013      	ands	r3, r2
 8004e20:	22b3      	movs	r2, #179	@ 0xb3
 8004e22:	0092      	lsls	r2, r2, #2
 8004e24:	50a3      	str	r3, [r4, r2]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004e26:	f000 f94a 	bl	80050be <HAL_PCDEx_LPM_Callback>
 8004e2a:	f7ff fb61 	bl	80044f0 <HAL_PCD_IRQHandler+0x28>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8004e2e:	0583      	lsls	r3, r0, #22
 8004e30:	d50a      	bpl.n	8004e48 <HAL_PCD_IRQHandler+0x980>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004e32:	6823      	ldr	r3, [r4, #0]
 8004e34:	4915      	ldr	r1, [pc, #84]	@ (8004e8c <HAL_PCD_IRQHandler+0x9c4>)
 8004e36:	3306      	adds	r3, #6
 8004e38:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
    HAL_PCD_SOFCallback(hpcd);
 8004e3a:	0020      	movs	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004e3c:	400a      	ands	r2, r1
 8004e3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    HAL_PCD_SOFCallback(hpcd);
 8004e40:	f002 fe52 	bl	8007ae8 <HAL_PCD_SOFCallback>
    return;
 8004e44:	f7ff fb54 	bl	80044f0 <HAL_PCD_IRQHandler+0x28>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8004e48:	05c0      	lsls	r0, r0, #23
 8004e4a:	d401      	bmi.n	8004e50 <HAL_PCD_IRQHandler+0x988>
 8004e4c:	f7ff fb50 	bl	80044f0 <HAL_PCD_IRQHandler+0x28>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004e50:	6823      	ldr	r3, [r4, #0]
 8004e52:	490f      	ldr	r1, [pc, #60]	@ (8004e90 <HAL_PCD_IRQHandler+0x9c8>)
 8004e54:	3306      	adds	r3, #6
 8004e56:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8004e58:	e782      	b.n	8004d60 <HAL_PCD_IRQHandler+0x898>
 8004e5a:	46c0      	nop			@ (mov r8, r8)
 8004e5c:	00000406 	.word	0x00000406
 8004e60:	00000402 	.word	0x00000402
 8004e64:	ffff8000 	.word	0xffff8000
 8004e68:	ffff8fbf 	.word	0xffff8fbf
 8004e6c:	00008080 	.word	0x00008080
 8004e70:	ffff8f8f 	.word	0xffff8f8f
 8004e74:	0000c080 	.word	0x0000c080
 8004e78:	fffffbff 	.word	0xfffffbff
 8004e7c:	ffffbfff 	.word	0xffffbfff
 8004e80:	ffffdfff 	.word	0xffffdfff
 8004e84:	ffffefff 	.word	0xffffefff
 8004e88:	fffff7ff 	.word	0xfffff7ff
 8004e8c:	fffffdff 	.word	0xfffffdff
 8004e90:	fffffeff 	.word	0xfffffeff

08004e94 <HAL_PCD_EP_Open>:
{
 8004e94:	b570      	push	{r4, r5, r6, lr}
 8004e96:	0004      	movs	r4, r0
 8004e98:	2007      	movs	r0, #7
 8004e9a:	000d      	movs	r5, r1
 8004e9c:	4008      	ands	r0, r1
 8004e9e:	2128      	movs	r1, #40	@ 0x28
 8004ea0:	4341      	muls	r1, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8004ea2:	b26d      	sxtb	r5, r5
 8004ea4:	1866      	adds	r6, r4, r1
 8004ea6:	2d00      	cmp	r5, #0
 8004ea8:	da18      	bge.n	8004edc <HAL_PCD_EP_Open+0x48>
    ep->is_in = 1U;
 8004eaa:	2501      	movs	r5, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004eac:	3110      	adds	r1, #16
 8004eae:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004eb0:	7475      	strb	r5, [r6, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004eb2:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = ep_mps;
 8004eb4:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8004eb6:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d101      	bne.n	8004ec0 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8004ec0:	25a4      	movs	r5, #164	@ 0xa4
 8004ec2:	00ad      	lsls	r5, r5, #2
 8004ec4:	5d63      	ldrb	r3, [r4, r5]
 8004ec6:	2002      	movs	r0, #2
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d006      	beq.n	8004eda <HAL_PCD_EP_Open+0x46>
 8004ecc:	2301      	movs	r3, #1
 8004ece:	5563      	strb	r3, [r4, r5]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004ed0:	6820      	ldr	r0, [r4, #0]
 8004ed2:	f001 faed 	bl	80064b0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004ed6:	2000      	movs	r0, #0
 8004ed8:	5560      	strb	r0, [r4, r5]
}
 8004eda:	bd70      	pop	{r4, r5, r6, pc}
    ep->is_in = 0U;
 8004edc:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ede:	3151      	adds	r1, #81	@ 0x51
    ep->is_in = 0U;
 8004ee0:	3652      	adds	r6, #82	@ 0x52
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ee2:	31ff      	adds	r1, #255	@ 0xff
    ep->is_in = 0U;
 8004ee4:	36ff      	adds	r6, #255	@ 0xff
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ee6:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004ee8:	7035      	strb	r5, [r6, #0]
 8004eea:	e7e2      	b.n	8004eb2 <HAL_PCD_EP_Open+0x1e>

08004eec <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8004eec:	2207      	movs	r2, #7
{
 8004eee:	000b      	movs	r3, r1
 8004ef0:	400a      	ands	r2, r1
 8004ef2:	2128      	movs	r1, #40	@ 0x28
 8004ef4:	4351      	muls	r1, r2
  if ((ep_addr & 0x80U) == 0x80U)
 8004ef6:	b25b      	sxtb	r3, r3
{
 8004ef8:	b570      	push	{r4, r5, r6, lr}
 8004efa:	0004      	movs	r4, r0
 8004efc:	1840      	adds	r0, r0, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	da12      	bge.n	8004f28 <HAL_PCD_EP_Close+0x3c>
    ep->is_in = 1U;
 8004f02:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f04:	3110      	adds	r1, #16
 8004f06:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004f08:	7443      	strb	r3, [r0, #17]
  __HAL_LOCK(hpcd);
 8004f0a:	25a4      	movs	r5, #164	@ 0xa4
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f0c:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8004f0e:	00ad      	lsls	r5, r5, #2
 8004f10:	5d63      	ldrb	r3, [r4, r5]
 8004f12:	2002      	movs	r0, #2
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d006      	beq.n	8004f26 <HAL_PCD_EP_Close+0x3a>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	5563      	strb	r3, [r4, r5]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004f1c:	6820      	ldr	r0, [r4, #0]
 8004f1e:	f001 fbd7 	bl	80066d0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004f22:	2000      	movs	r0, #0
 8004f24:	5560      	strb	r0, [r4, r5]
}
 8004f26:	bd70      	pop	{r4, r5, r6, pc}
    ep->is_in = 0U;
 8004f28:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f2a:	3151      	adds	r1, #81	@ 0x51
    ep->is_in = 0U;
 8004f2c:	3052      	adds	r0, #82	@ 0x52
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f2e:	31ff      	adds	r1, #255	@ 0xff
    ep->is_in = 0U;
 8004f30:	30ff      	adds	r0, #255	@ 0xff
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f32:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8004f34:	7003      	strb	r3, [r0, #0]
 8004f36:	e7e8      	b.n	8004f0a <HAL_PCD_EP_Close+0x1e>

08004f38 <HAL_PCD_EP_Receive>:
{
 8004f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f3a:	2407      	movs	r4, #7
}
 8004f3c:	4021      	ands	r1, r4
  ep->xfer_buff = pBuf;
 8004f3e:	3421      	adds	r4, #33	@ 0x21
 8004f40:	434c      	muls	r4, r1
 8004f42:	1906      	adds	r6, r0, r4
 8004f44:	0037      	movs	r7, r6
 8004f46:	37fc      	adds	r7, #252	@ 0xfc
  ep->xfer_len = len;
 8004f48:	66fb      	str	r3, [r7, #108]	@ 0x6c
  ep->is_in = 0U;
 8004f4a:	0033      	movs	r3, r6
  ep->xfer_count = 0U;
 8004f4c:	2500      	movs	r5, #0
  ep->is_in = 0U;
 8004f4e:	3352      	adds	r3, #82	@ 0x52
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f50:	3651      	adds	r6, #81	@ 0x51
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f52:	3451      	adds	r4, #81	@ 0x51
  ep->is_in = 0U;
 8004f54:	33ff      	adds	r3, #255	@ 0xff
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f56:	36ff      	adds	r6, #255	@ 0xff
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f58:	34ff      	adds	r4, #255	@ 0xff
  ep->xfer_count = 0U;
 8004f5a:	673d      	str	r5, [r7, #112]	@ 0x70
  ep->xfer_buff = pBuf;
 8004f5c:	66ba      	str	r2, [r7, #104]	@ 0x68
  ep->is_in = 0U;
 8004f5e:	701d      	strb	r5, [r3, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f60:	7031      	strb	r1, [r6, #0]
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f62:	1901      	adds	r1, r0, r4
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004f64:	6800      	ldr	r0, [r0, #0]
 8004f66:	f001 fcb1 	bl	80068cc <USB_EPStartXfer>
}
 8004f6a:	0028      	movs	r0, r5
 8004f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004f6e <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004f6e:	2307      	movs	r3, #7
 8004f70:	400b      	ands	r3, r1
 8004f72:	2128      	movs	r1, #40	@ 0x28
 8004f74:	4359      	muls	r1, r3
 8004f76:	1840      	adds	r0, r0, r1
 8004f78:	30fc      	adds	r0, #252	@ 0xfc
 8004f7a:	6f00      	ldr	r0, [r0, #112]	@ 0x70
}
 8004f7c:	4770      	bx	lr

08004f7e <HAL_PCD_EP_Transmit>:
{
 8004f7e:	b570      	push	{r4, r5, r6, lr}
 8004f80:	2407      	movs	r4, #7
}
 8004f82:	4021      	ands	r1, r4
 8004f84:	3421      	adds	r4, #33	@ 0x21
 8004f86:	434c      	muls	r4, r1
  ep->xfer_buff = pBuf;
 8004f88:	1906      	adds	r6, r0, r4
  ep->xfer_fill_db = 1U;
 8004f8a:	0035      	movs	r5, r6
  ep->xfer_buff = pBuf;
 8004f8c:	6272      	str	r2, [r6, #36]	@ 0x24
  ep->xfer_fill_db = 1U;
 8004f8e:	2201      	movs	r2, #1
 8004f90:	3534      	adds	r5, #52	@ 0x34
  ep->xfer_len = len;
 8004f92:	62b3      	str	r3, [r6, #40]	@ 0x28
  ep->xfer_fill_db = 1U;
 8004f94:	702a      	strb	r2, [r5, #0]
  ep->xfer_count = 0U;
 8004f96:	2500      	movs	r5, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f98:	3410      	adds	r4, #16
  ep->xfer_count = 0U;
 8004f9a:	62f5      	str	r5, [r6, #44]	@ 0x2c
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f9c:	7431      	strb	r1, [r6, #16]
  ep->xfer_len_db = len;
 8004f9e:	6333      	str	r3, [r6, #48]	@ 0x30
  ep->is_in = 1U;
 8004fa0:	7472      	strb	r2, [r6, #17]
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fa2:	1901      	adds	r1, r0, r4
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004fa4:	6800      	ldr	r0, [r0, #0]
 8004fa6:	f001 fc91 	bl	80068cc <USB_EPStartXfer>
}
 8004faa:	0028      	movs	r0, r5
 8004fac:	bd70      	pop	{r4, r5, r6, pc}

08004fae <HAL_PCD_EP_SetStall>:
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004fae:	2207      	movs	r2, #7
{
 8004fb0:	b570      	push	{r4, r5, r6, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004fb2:	7903      	ldrb	r3, [r0, #4]
{
 8004fb4:	0004      	movs	r4, r0
 8004fb6:	400a      	ands	r2, r1
    return HAL_ERROR;
 8004fb8:	2001      	movs	r0, #1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d319      	bcc.n	8004ff2 <HAL_PCD_EP_SetStall+0x44>
  if ((0x80U & ep_addr) == 0x80U)
 8004fbe:	b248      	sxtb	r0, r1
 8004fc0:	2328      	movs	r3, #40	@ 0x28
 8004fc2:	2800      	cmp	r0, #0
 8004fc4:	da16      	bge.n	8004ff4 <HAL_PCD_EP_SetStall+0x46>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fc6:	4353      	muls	r3, r2
 8004fc8:	0019      	movs	r1, r3
    ep->is_in = 1U;
 8004fca:	2001      	movs	r0, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fcc:	3110      	adds	r1, #16
    ep->is_in = 1U;
 8004fce:	18e3      	adds	r3, r4, r3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004fd0:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8004fd2:	7458      	strb	r0, [r3, #17]
  ep->is_stall = 1U;
 8004fd4:	2301      	movs	r3, #1
  __HAL_LOCK(hpcd);
 8004fd6:	25a4      	movs	r5, #164	@ 0xa4
  ep->is_stall = 1U;
 8004fd8:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fda:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8004fdc:	00ad      	lsls	r5, r5, #2
 8004fde:	5d62      	ldrb	r2, [r4, r5]
 8004fe0:	2002      	movs	r0, #2
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d005      	beq.n	8004ff2 <HAL_PCD_EP_SetStall+0x44>
 8004fe6:	5563      	strb	r3, [r4, r5]
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004fe8:	6820      	ldr	r0, [r4, #0]
 8004fea:	f001 fbeb 	bl	80067c4 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8004fee:	2000      	movs	r0, #0
 8004ff0:	5560      	strb	r0, [r4, r5]
}
 8004ff2:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8004ff4:	434b      	muls	r3, r1
 8004ff6:	0019      	movs	r1, r3
    ep->is_in = 0U;
 8004ff8:	2000      	movs	r0, #0
 8004ffa:	18e3      	adds	r3, r4, r3
    ep = &hpcd->OUT_ep[ep_addr];
 8004ffc:	3151      	adds	r1, #81	@ 0x51
    ep->is_in = 0U;
 8004ffe:	3352      	adds	r3, #82	@ 0x52
    ep = &hpcd->OUT_ep[ep_addr];
 8005000:	31ff      	adds	r1, #255	@ 0xff
    ep->is_in = 0U;
 8005002:	33ff      	adds	r3, #255	@ 0xff
    ep = &hpcd->OUT_ep[ep_addr];
 8005004:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8005006:	7018      	strb	r0, [r3, #0]
 8005008:	e7e4      	b.n	8004fd4 <HAL_PCD_EP_SetStall+0x26>

0800500a <HAL_PCD_EP_ClrStall>:
{
 800500a:	000b      	movs	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800500c:	220f      	movs	r2, #15
{
 800500e:	b570      	push	{r4, r5, r6, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005010:	7901      	ldrb	r1, [r0, #4]
{
 8005012:	0004      	movs	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005014:	401a      	ands	r2, r3
    return HAL_ERROR;
 8005016:	2001      	movs	r0, #1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005018:	4291      	cmp	r1, r2
 800501a:	d31b      	bcc.n	8005054 <HAL_PCD_EP_ClrStall+0x4a>
  if ((0x80U & ep_addr) == 0x80U)
 800501c:	2207      	movs	r2, #7
 800501e:	2128      	movs	r1, #40	@ 0x28
 8005020:	401a      	ands	r2, r3
 8005022:	4351      	muls	r1, r2
 8005024:	b25b      	sxtb	r3, r3
 8005026:	1860      	adds	r0, r4, r1
 8005028:	2b00      	cmp	r3, #0
 800502a:	da14      	bge.n	8005056 <HAL_PCD_EP_ClrStall+0x4c>
    ep->is_in = 1U;
 800502c:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800502e:	3110      	adds	r1, #16
 8005030:	1861      	adds	r1, r4, r1
    ep->is_in = 1U;
 8005032:	7443      	strb	r3, [r0, #17]
  ep->is_stall = 0U;
 8005034:	2500      	movs	r5, #0
  __HAL_LOCK(hpcd);
 8005036:	26a4      	movs	r6, #164	@ 0xa4
  ep->is_stall = 0U;
 8005038:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800503a:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800503c:	00b6      	lsls	r6, r6, #2
 800503e:	5da3      	ldrb	r3, [r4, r6]
 8005040:	2002      	movs	r0, #2
 8005042:	2b01      	cmp	r3, #1
 8005044:	d006      	beq.n	8005054 <HAL_PCD_EP_ClrStall+0x4a>
 8005046:	2301      	movs	r3, #1
 8005048:	55a3      	strb	r3, [r4, r6]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800504a:	6820      	ldr	r0, [r4, #0]
 800504c:	f001 fbdc 	bl	8006808 <USB_EPClearStall>
  return HAL_OK;
 8005050:	0028      	movs	r0, r5
  __HAL_UNLOCK(hpcd);
 8005052:	55a5      	strb	r5, [r4, r6]
}
 8005054:	bd70      	pop	{r4, r5, r6, pc}
    ep->is_in = 0U;
 8005056:	2300      	movs	r3, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005058:	3151      	adds	r1, #81	@ 0x51
    ep->is_in = 0U;
 800505a:	3052      	adds	r0, #82	@ 0x52
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800505c:	31ff      	adds	r1, #255	@ 0xff
    ep->is_in = 0U;
 800505e:	30ff      	adds	r0, #255	@ 0xff
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005060:	1861      	adds	r1, r4, r1
    ep->is_in = 0U;
 8005062:	7003      	strb	r3, [r0, #0]
 8005064:	e7e6      	b.n	8005034 <HAL_PCD_EP_ClrStall+0x2a>

08005066 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005066:	b530      	push	{r4, r5, lr}
 8005068:	2428      	movs	r4, #40	@ 0x28
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800506a:	060d      	lsls	r5, r1, #24
 800506c:	d50b      	bpl.n	8005086 <HAL_PCDEx_PMAConfig+0x20>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800506e:	2507      	movs	r5, #7
 8005070:	4029      	ands	r1, r5
 8005072:	434c      	muls	r4, r1
 8005074:	3410      	adds	r4, #16
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005076:	1900      	adds	r0, r0, r4
  if (ep_kind == PCD_SNG_BUF)
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005078:	b299      	uxth	r1, r3
  if (ep_kind == PCD_SNG_BUF)
 800507a:	2a00      	cmp	r2, #0
 800507c:	d107      	bne.n	800508e <HAL_PCDEx_PMAConfig+0x28>
    ep->doublebuffer = 0U;
 800507e:	7302      	strb	r2, [r0, #12]
    ep->pmaadress = (uint16_t)pmaadress;
 8005080:	80c1      	strh	r1, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8005082:	2000      	movs	r0, #0
 8005084:	bd30      	pop	{r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8005086:	434c      	muls	r4, r1
 8005088:	3451      	adds	r4, #81	@ 0x51
 800508a:	34ff      	adds	r4, #255	@ 0xff
 800508c:	e7f3      	b.n	8005076 <HAL_PCDEx_PMAConfig+0x10>
    ep->doublebuffer = 1U;
 800508e:	2201      	movs	r2, #1
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005090:	6083      	str	r3, [r0, #8]
    ep->doublebuffer = 1U;
 8005092:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005094:	e7f5      	b.n	8005082 <HAL_PCDEx_PMAConfig+0x1c>

08005096 <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 8005096:	6803      	ldr	r3, [r0, #0]
{
 8005098:	0002      	movs	r2, r0
  hpcd->lpm_active = 1U;
 800509a:	20b4      	movs	r0, #180	@ 0xb4
 800509c:	2101      	movs	r1, #1
{
 800509e:	b510      	push	{r4, lr}
  hpcd->lpm_active = 1U;
 80050a0:	0080      	lsls	r0, r0, #2
  hpcd->LPM_State = LPM_L0;
 80050a2:	24b2      	movs	r4, #178	@ 0xb2
  hpcd->lpm_active = 1U;
 80050a4:	5011      	str	r1, [r2, r0]
  hpcd->LPM_State = LPM_L0;
 80050a6:	2000      	movs	r0, #0
 80050a8:	00a4      	lsls	r4, r4, #2
 80050aa:	5510      	strb	r0, [r2, r4]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80050ac:	3354      	adds	r3, #84	@ 0x54
 80050ae:	881a      	ldrh	r2, [r3, #0]
 80050b0:	4311      	orrs	r1, r2
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80050b2:	2202      	movs	r2, #2
  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80050b4:	8019      	strh	r1, [r3, #0]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80050b6:	8819      	ldrh	r1, [r3, #0]
 80050b8:	430a      	orrs	r2, r1
 80050ba:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
}
 80050bc:	bd10      	pop	{r4, pc}

080050be <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80050be:	4770      	bx	lr

080050c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050c2:	0004      	movs	r4, r0
 80050c4:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80050c6:	2800      	cmp	r0, #0
 80050c8:	d102      	bne.n	80050d0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80050ca:	2001      	movs	r0, #1
      }
    }
  }

  return HAL_OK;
}
 80050cc:	b005      	add	sp, #20
 80050ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050d0:	6803      	ldr	r3, [r0, #0]
 80050d2:	07db      	lsls	r3, r3, #31
 80050d4:	d433      	bmi.n	800513e <HAL_RCC_OscConfig+0x7e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050d6:	6823      	ldr	r3, [r4, #0]
 80050d8:	079b      	lsls	r3, r3, #30
 80050da:	d500      	bpl.n	80050de <HAL_RCC_OscConfig+0x1e>
 80050dc:	e087      	b.n	80051ee <HAL_RCC_OscConfig+0x12e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	071b      	lsls	r3, r3, #28
 80050e2:	d500      	bpl.n	80050e6 <HAL_RCC_OscConfig+0x26>
 80050e4:	e0c8      	b.n	8005278 <HAL_RCC_OscConfig+0x1b8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050e6:	6823      	ldr	r3, [r4, #0]
 80050e8:	075b      	lsls	r3, r3, #29
 80050ea:	d500      	bpl.n	80050ee <HAL_RCC_OscConfig+0x2e>
 80050ec:	e0eb      	b.n	80052c6 <HAL_RCC_OscConfig+0x206>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80050ee:	6823      	ldr	r3, [r4, #0]
 80050f0:	06db      	lsls	r3, r3, #27
 80050f2:	d51a      	bpl.n	800512a <HAL_RCC_OscConfig+0x6a>
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80050f4:	6962      	ldr	r2, [r4, #20]
 80050f6:	2304      	movs	r3, #4
 80050f8:	4db9      	ldr	r5, [pc, #740]	@ (80053e0 <HAL_RCC_OscConfig+0x320>)
 80050fa:	2a01      	cmp	r2, #1
 80050fc:	d000      	beq.n	8005100 <HAL_RCC_OscConfig+0x40>
 80050fe:	e154      	b.n	80053aa <HAL_RCC_OscConfig+0x2ea>
      __HAL_RCC_HSI14ADC_DISABLE();
 8005100:	6b69      	ldr	r1, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005102:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8005104:	430b      	orrs	r3, r1
 8005106:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 8005108:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800510a:	431a      	orrs	r2, r3
 800510c:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 800510e:	f7fe f94b 	bl	80033a8 <HAL_GetTick>
 8005112:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005114:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8005116:	423b      	tst	r3, r7
 8005118:	d100      	bne.n	800511c <HAL_RCC_OscConfig+0x5c>
 800511a:	e13f      	b.n	800539c <HAL_RCC_OscConfig+0x2dc>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800511c:	21f8      	movs	r1, #248	@ 0xf8
 800511e:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8005120:	69a3      	ldr	r3, [r4, #24]
 8005122:	438a      	bics	r2, r1
 8005124:	00db      	lsls	r3, r3, #3
 8005126:	4313      	orrs	r3, r2
 8005128:	636b      	str	r3, [r5, #52]	@ 0x34
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800512a:	6823      	ldr	r3, [r4, #0]
 800512c:	069b      	lsls	r3, r3, #26
 800512e:	d500      	bpl.n	8005132 <HAL_RCC_OscConfig+0x72>
 8005130:	e162      	b.n	80053f8 <HAL_RCC_OscConfig+0x338>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005132:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005134:	2b00      	cmp	r3, #0
 8005136:	d000      	beq.n	800513a <HAL_RCC_OscConfig+0x7a>
 8005138:	e1a1      	b.n	800547e <HAL_RCC_OscConfig+0x3be>
  return HAL_OK;
 800513a:	2000      	movs	r0, #0
 800513c:	e7c6      	b.n	80050cc <HAL_RCC_OscConfig+0xc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800513e:	220c      	movs	r2, #12
 8005140:	4da7      	ldr	r5, [pc, #668]	@ (80053e0 <HAL_RCC_OscConfig+0x320>)
 8005142:	686b      	ldr	r3, [r5, #4]
 8005144:	4013      	ands	r3, r2
 8005146:	2b04      	cmp	r3, #4
 8005148:	d00b      	beq.n	8005162 <HAL_RCC_OscConfig+0xa2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800514a:	686b      	ldr	r3, [r5, #4]
 800514c:	4013      	ands	r3, r2
 800514e:	2b08      	cmp	r3, #8
 8005150:	d10e      	bne.n	8005170 <HAL_RCC_OscConfig+0xb0>
 8005152:	22c0      	movs	r2, #192	@ 0xc0
 8005154:	686b      	ldr	r3, [r5, #4]
 8005156:	0252      	lsls	r2, r2, #9
 8005158:	4013      	ands	r3, r2
 800515a:	2280      	movs	r2, #128	@ 0x80
 800515c:	0252      	lsls	r2, r2, #9
 800515e:	4293      	cmp	r3, r2
 8005160:	d106      	bne.n	8005170 <HAL_RCC_OscConfig+0xb0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005162:	682b      	ldr	r3, [r5, #0]
 8005164:	039b      	lsls	r3, r3, #14
 8005166:	d5b6      	bpl.n	80050d6 <HAL_RCC_OscConfig+0x16>
 8005168:	6863      	ldr	r3, [r4, #4]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1b3      	bne.n	80050d6 <HAL_RCC_OscConfig+0x16>
 800516e:	e7ac      	b.n	80050ca <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005170:	6863      	ldr	r3, [r4, #4]
 8005172:	2b01      	cmp	r3, #1
 8005174:	d113      	bne.n	800519e <HAL_RCC_OscConfig+0xde>
 8005176:	2380      	movs	r3, #128	@ 0x80
 8005178:	682a      	ldr	r2, [r5, #0]
 800517a:	025b      	lsls	r3, r3, #9
 800517c:	4313      	orrs	r3, r2
 800517e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005180:	f7fe f912 	bl	80033a8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005184:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8005186:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005188:	02bf      	lsls	r7, r7, #10
 800518a:	682b      	ldr	r3, [r5, #0]
 800518c:	423b      	tst	r3, r7
 800518e:	d1a2      	bne.n	80050d6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005190:	f7fe f90a 	bl	80033a8 <HAL_GetTick>
 8005194:	1b80      	subs	r0, r0, r6
 8005196:	2864      	cmp	r0, #100	@ 0x64
 8005198:	d9f7      	bls.n	800518a <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 800519a:	2003      	movs	r0, #3
 800519c:	e796      	b.n	80050cc <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d115      	bne.n	80051ce <HAL_RCC_OscConfig+0x10e>
 80051a2:	682b      	ldr	r3, [r5, #0]
 80051a4:	4a8f      	ldr	r2, [pc, #572]	@ (80053e4 <HAL_RCC_OscConfig+0x324>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051a6:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051a8:	4013      	ands	r3, r2
 80051aa:	602b      	str	r3, [r5, #0]
 80051ac:	682b      	ldr	r3, [r5, #0]
 80051ae:	4a8e      	ldr	r2, [pc, #568]	@ (80053e8 <HAL_RCC_OscConfig+0x328>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051b0:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051b2:	4013      	ands	r3, r2
 80051b4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80051b6:	f7fe f8f7 	bl	80033a8 <HAL_GetTick>
 80051ba:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051bc:	682b      	ldr	r3, [r5, #0]
 80051be:	423b      	tst	r3, r7
 80051c0:	d089      	beq.n	80050d6 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051c2:	f7fe f8f1 	bl	80033a8 <HAL_GetTick>
 80051c6:	1b80      	subs	r0, r0, r6
 80051c8:	2864      	cmp	r0, #100	@ 0x64
 80051ca:	d9f7      	bls.n	80051bc <HAL_RCC_OscConfig+0xfc>
 80051cc:	e7e5      	b.n	800519a <HAL_RCC_OscConfig+0xda>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051ce:	2b05      	cmp	r3, #5
 80051d0:	d105      	bne.n	80051de <HAL_RCC_OscConfig+0x11e>
 80051d2:	2380      	movs	r3, #128	@ 0x80
 80051d4:	682a      	ldr	r2, [r5, #0]
 80051d6:	02db      	lsls	r3, r3, #11
 80051d8:	4313      	orrs	r3, r2
 80051da:	602b      	str	r3, [r5, #0]
 80051dc:	e7cb      	b.n	8005176 <HAL_RCC_OscConfig+0xb6>
 80051de:	682b      	ldr	r3, [r5, #0]
 80051e0:	4a80      	ldr	r2, [pc, #512]	@ (80053e4 <HAL_RCC_OscConfig+0x324>)
 80051e2:	4013      	ands	r3, r2
 80051e4:	602b      	str	r3, [r5, #0]
 80051e6:	682b      	ldr	r3, [r5, #0]
 80051e8:	4a7f      	ldr	r2, [pc, #508]	@ (80053e8 <HAL_RCC_OscConfig+0x328>)
 80051ea:	4013      	ands	r3, r2
 80051ec:	e7c7      	b.n	800517e <HAL_RCC_OscConfig+0xbe>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80051ee:	220c      	movs	r2, #12
 80051f0:	4d7b      	ldr	r5, [pc, #492]	@ (80053e0 <HAL_RCC_OscConfig+0x320>)
 80051f2:	686b      	ldr	r3, [r5, #4]
 80051f4:	4213      	tst	r3, r2
 80051f6:	d00b      	beq.n	8005210 <HAL_RCC_OscConfig+0x150>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80051f8:	686b      	ldr	r3, [r5, #4]
 80051fa:	4013      	ands	r3, r2
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	d116      	bne.n	800522e <HAL_RCC_OscConfig+0x16e>
 8005200:	22c0      	movs	r2, #192	@ 0xc0
 8005202:	686b      	ldr	r3, [r5, #4]
 8005204:	0252      	lsls	r2, r2, #9
 8005206:	4013      	ands	r3, r2
 8005208:	2280      	movs	r2, #128	@ 0x80
 800520a:	0212      	lsls	r2, r2, #8
 800520c:	4293      	cmp	r3, r2
 800520e:	d10e      	bne.n	800522e <HAL_RCC_OscConfig+0x16e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005210:	682b      	ldr	r3, [r5, #0]
 8005212:	079b      	lsls	r3, r3, #30
 8005214:	d503      	bpl.n	800521e <HAL_RCC_OscConfig+0x15e>
 8005216:	68e3      	ldr	r3, [r4, #12]
 8005218:	2b01      	cmp	r3, #1
 800521a:	d000      	beq.n	800521e <HAL_RCC_OscConfig+0x15e>
 800521c:	e755      	b.n	80050ca <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800521e:	21f8      	movs	r1, #248	@ 0xf8
 8005220:	682a      	ldr	r2, [r5, #0]
 8005222:	6923      	ldr	r3, [r4, #16]
 8005224:	438a      	bics	r2, r1
 8005226:	00db      	lsls	r3, r3, #3
 8005228:	4313      	orrs	r3, r2
 800522a:	602b      	str	r3, [r5, #0]
 800522c:	e757      	b.n	80050de <HAL_RCC_OscConfig+0x1e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800522e:	68e2      	ldr	r2, [r4, #12]
 8005230:	2301      	movs	r3, #1
 8005232:	2a00      	cmp	r2, #0
 8005234:	d00f      	beq.n	8005256 <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_HSI_ENABLE();
 8005236:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005238:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 800523a:	4313      	orrs	r3, r2
 800523c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800523e:	f7fe f8b3 	bl	80033a8 <HAL_GetTick>
 8005242:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005244:	682b      	ldr	r3, [r5, #0]
 8005246:	423b      	tst	r3, r7
 8005248:	d1e9      	bne.n	800521e <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800524a:	f7fe f8ad 	bl	80033a8 <HAL_GetTick>
 800524e:	1b80      	subs	r0, r0, r6
 8005250:	2802      	cmp	r0, #2
 8005252:	d9f7      	bls.n	8005244 <HAL_RCC_OscConfig+0x184>
 8005254:	e7a1      	b.n	800519a <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_HSI_DISABLE();
 8005256:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005258:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 800525a:	439a      	bics	r2, r3
 800525c:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 800525e:	f7fe f8a3 	bl	80033a8 <HAL_GetTick>
 8005262:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005264:	682b      	ldr	r3, [r5, #0]
 8005266:	423b      	tst	r3, r7
 8005268:	d100      	bne.n	800526c <HAL_RCC_OscConfig+0x1ac>
 800526a:	e738      	b.n	80050de <HAL_RCC_OscConfig+0x1e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800526c:	f7fe f89c 	bl	80033a8 <HAL_GetTick>
 8005270:	1b80      	subs	r0, r0, r6
 8005272:	2802      	cmp	r0, #2
 8005274:	d9f6      	bls.n	8005264 <HAL_RCC_OscConfig+0x1a4>
 8005276:	e790      	b.n	800519a <HAL_RCC_OscConfig+0xda>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005278:	69e2      	ldr	r2, [r4, #28]
 800527a:	2301      	movs	r3, #1
 800527c:	4d58      	ldr	r5, [pc, #352]	@ (80053e0 <HAL_RCC_OscConfig+0x320>)
 800527e:	2a00      	cmp	r2, #0
 8005280:	d010      	beq.n	80052a4 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_LSI_ENABLE();
 8005282:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005284:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8005286:	4313      	orrs	r3, r2
 8005288:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 800528a:	f7fe f88d 	bl	80033a8 <HAL_GetTick>
 800528e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005290:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8005292:	423b      	tst	r3, r7
 8005294:	d000      	beq.n	8005298 <HAL_RCC_OscConfig+0x1d8>
 8005296:	e726      	b.n	80050e6 <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005298:	f7fe f886 	bl	80033a8 <HAL_GetTick>
 800529c:	1b80      	subs	r0, r0, r6
 800529e:	2802      	cmp	r0, #2
 80052a0:	d9f6      	bls.n	8005290 <HAL_RCC_OscConfig+0x1d0>
 80052a2:	e77a      	b.n	800519a <HAL_RCC_OscConfig+0xda>
      __HAL_RCC_LSI_DISABLE();
 80052a4:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052a6:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80052a8:	439a      	bics	r2, r3
 80052aa:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 80052ac:	f7fe f87c 	bl	80033a8 <HAL_GetTick>
 80052b0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052b2:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80052b4:	423b      	tst	r3, r7
 80052b6:	d100      	bne.n	80052ba <HAL_RCC_OscConfig+0x1fa>
 80052b8:	e715      	b.n	80050e6 <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052ba:	f7fe f875 	bl	80033a8 <HAL_GetTick>
 80052be:	1b80      	subs	r0, r0, r6
 80052c0:	2802      	cmp	r0, #2
 80052c2:	d9f6      	bls.n	80052b2 <HAL_RCC_OscConfig+0x1f2>
 80052c4:	e769      	b.n	800519a <HAL_RCC_OscConfig+0xda>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052c6:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80052c8:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052ca:	4d45      	ldr	r5, [pc, #276]	@ (80053e0 <HAL_RCC_OscConfig+0x320>)
 80052cc:	0552      	lsls	r2, r2, #21
 80052ce:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 80052d0:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052d2:	4213      	tst	r3, r2
 80052d4:	d108      	bne.n	80052e8 <HAL_RCC_OscConfig+0x228>
      __HAL_RCC_PWR_CLK_ENABLE();
 80052d6:	69eb      	ldr	r3, [r5, #28]
 80052d8:	4313      	orrs	r3, r2
 80052da:	61eb      	str	r3, [r5, #28]
 80052dc:	69eb      	ldr	r3, [r5, #28]
 80052de:	4013      	ands	r3, r2
 80052e0:	9303      	str	r3, [sp, #12]
 80052e2:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80052e4:	2301      	movs	r3, #1
 80052e6:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e8:	2780      	movs	r7, #128	@ 0x80
 80052ea:	4e40      	ldr	r6, [pc, #256]	@ (80053ec <HAL_RCC_OscConfig+0x32c>)
 80052ec:	007f      	lsls	r7, r7, #1
 80052ee:	6833      	ldr	r3, [r6, #0]
 80052f0:	423b      	tst	r3, r7
 80052f2:	d015      	beq.n	8005320 <HAL_RCC_OscConfig+0x260>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052f4:	68a3      	ldr	r3, [r4, #8]
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d122      	bne.n	8005340 <HAL_RCC_OscConfig+0x280>
 80052fa:	6a2a      	ldr	r2, [r5, #32]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8005300:	f7fe f852 	bl	80033a8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005304:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8005306:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005308:	6a2b      	ldr	r3, [r5, #32]
 800530a:	423b      	tst	r3, r7
 800530c:	d03f      	beq.n	800538e <HAL_RCC_OscConfig+0x2ce>
    if(pwrclkchanged == SET)
 800530e:	9b00      	ldr	r3, [sp, #0]
 8005310:	2b01      	cmp	r3, #1
 8005312:	d000      	beq.n	8005316 <HAL_RCC_OscConfig+0x256>
 8005314:	e6eb      	b.n	80050ee <HAL_RCC_OscConfig+0x2e>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005316:	69eb      	ldr	r3, [r5, #28]
 8005318:	4a35      	ldr	r2, [pc, #212]	@ (80053f0 <HAL_RCC_OscConfig+0x330>)
 800531a:	4013      	ands	r3, r2
 800531c:	61eb      	str	r3, [r5, #28]
 800531e:	e6e6      	b.n	80050ee <HAL_RCC_OscConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005320:	6833      	ldr	r3, [r6, #0]
 8005322:	433b      	orrs	r3, r7
 8005324:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005326:	f7fe f83f 	bl	80033a8 <HAL_GetTick>
 800532a:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800532c:	6833      	ldr	r3, [r6, #0]
 800532e:	423b      	tst	r3, r7
 8005330:	d1e0      	bne.n	80052f4 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005332:	f7fe f839 	bl	80033a8 <HAL_GetTick>
 8005336:	9b01      	ldr	r3, [sp, #4]
 8005338:	1ac0      	subs	r0, r0, r3
 800533a:	2864      	cmp	r0, #100	@ 0x64
 800533c:	d9f6      	bls.n	800532c <HAL_RCC_OscConfig+0x26c>
 800533e:	e72c      	b.n	800519a <HAL_RCC_OscConfig+0xda>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005340:	2201      	movs	r2, #1
 8005342:	2b00      	cmp	r3, #0
 8005344:	d114      	bne.n	8005370 <HAL_RCC_OscConfig+0x2b0>
 8005346:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005348:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800534a:	4393      	bics	r3, r2
 800534c:	622b      	str	r3, [r5, #32]
 800534e:	6a2b      	ldr	r3, [r5, #32]
 8005350:	3203      	adds	r2, #3
 8005352:	4393      	bics	r3, r2
 8005354:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8005356:	f7fe f827 	bl	80033a8 <HAL_GetTick>
 800535a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800535c:	6a2b      	ldr	r3, [r5, #32]
 800535e:	423b      	tst	r3, r7
 8005360:	d0d5      	beq.n	800530e <HAL_RCC_OscConfig+0x24e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005362:	f7fe f821 	bl	80033a8 <HAL_GetTick>
 8005366:	4b23      	ldr	r3, [pc, #140]	@ (80053f4 <HAL_RCC_OscConfig+0x334>)
 8005368:	1b80      	subs	r0, r0, r6
 800536a:	4298      	cmp	r0, r3
 800536c:	d9f6      	bls.n	800535c <HAL_RCC_OscConfig+0x29c>
 800536e:	e714      	b.n	800519a <HAL_RCC_OscConfig+0xda>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005370:	2b05      	cmp	r3, #5
 8005372:	d105      	bne.n	8005380 <HAL_RCC_OscConfig+0x2c0>
 8005374:	6a29      	ldr	r1, [r5, #32]
 8005376:	3b01      	subs	r3, #1
 8005378:	430b      	orrs	r3, r1
 800537a:	622b      	str	r3, [r5, #32]
 800537c:	6a2b      	ldr	r3, [r5, #32]
 800537e:	e7bd      	b.n	80052fc <HAL_RCC_OscConfig+0x23c>
 8005380:	6a2b      	ldr	r3, [r5, #32]
 8005382:	4393      	bics	r3, r2
 8005384:	2204      	movs	r2, #4
 8005386:	622b      	str	r3, [r5, #32]
 8005388:	6a2b      	ldr	r3, [r5, #32]
 800538a:	4393      	bics	r3, r2
 800538c:	e7b7      	b.n	80052fe <HAL_RCC_OscConfig+0x23e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800538e:	f7fe f80b 	bl	80033a8 <HAL_GetTick>
 8005392:	4b18      	ldr	r3, [pc, #96]	@ (80053f4 <HAL_RCC_OscConfig+0x334>)
 8005394:	1b80      	subs	r0, r0, r6
 8005396:	4298      	cmp	r0, r3
 8005398:	d9b6      	bls.n	8005308 <HAL_RCC_OscConfig+0x248>
 800539a:	e6fe      	b.n	800519a <HAL_RCC_OscConfig+0xda>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800539c:	f7fe f804 	bl	80033a8 <HAL_GetTick>
 80053a0:	1b80      	subs	r0, r0, r6
 80053a2:	2802      	cmp	r0, #2
 80053a4:	d800      	bhi.n	80053a8 <HAL_RCC_OscConfig+0x2e8>
 80053a6:	e6b5      	b.n	8005114 <HAL_RCC_OscConfig+0x54>
 80053a8:	e6f7      	b.n	800519a <HAL_RCC_OscConfig+0xda>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80053aa:	3205      	adds	r2, #5
 80053ac:	d103      	bne.n	80053b6 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI14ADC_ENABLE();
 80053ae:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80053b0:	439a      	bics	r2, r3
 80053b2:	636a      	str	r2, [r5, #52]	@ 0x34
 80053b4:	e6b2      	b.n	800511c <HAL_RCC_OscConfig+0x5c>
      __HAL_RCC_HSI14ADC_DISABLE();
 80053b6:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80053b8:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80053ba:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80053bc:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80053be:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 80053c0:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80053c2:	4393      	bics	r3, r2
 80053c4:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 80053c6:	f7fd ffef 	bl	80033a8 <HAL_GetTick>
 80053ca:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80053cc:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80053ce:	423b      	tst	r3, r7
 80053d0:	d100      	bne.n	80053d4 <HAL_RCC_OscConfig+0x314>
 80053d2:	e6aa      	b.n	800512a <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80053d4:	f7fd ffe8 	bl	80033a8 <HAL_GetTick>
 80053d8:	1b80      	subs	r0, r0, r6
 80053da:	2802      	cmp	r0, #2
 80053dc:	d9f6      	bls.n	80053cc <HAL_RCC_OscConfig+0x30c>
 80053de:	e6dc      	b.n	800519a <HAL_RCC_OscConfig+0xda>
 80053e0:	40021000 	.word	0x40021000
 80053e4:	fffeffff 	.word	0xfffeffff
 80053e8:	fffbffff 	.word	0xfffbffff
 80053ec:	40007000 	.word	0x40007000
 80053f0:	efffffff 	.word	0xefffffff
 80053f4:	00001388 	.word	0x00001388
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80053f8:	220c      	movs	r2, #12
 80053fa:	4d55      	ldr	r5, [pc, #340]	@ (8005550 <HAL_RCC_OscConfig+0x490>)
 80053fc:	686b      	ldr	r3, [r5, #4]
 80053fe:	4013      	ands	r3, r2
 8005400:	4293      	cmp	r3, r2
 8005402:	d009      	beq.n	8005418 <HAL_RCC_OscConfig+0x358>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8005404:	686b      	ldr	r3, [r5, #4]
 8005406:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8005408:	2b08      	cmp	r3, #8
 800540a:	d10e      	bne.n	800542a <HAL_RCC_OscConfig+0x36a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800540c:	22c0      	movs	r2, #192	@ 0xc0
 800540e:	686b      	ldr	r3, [r5, #4]
 8005410:	0252      	lsls	r2, r2, #9
 8005412:	4013      	ands	r3, r2
 8005414:	4293      	cmp	r3, r2
 8005416:	d108      	bne.n	800542a <HAL_RCC_OscConfig+0x36a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8005418:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800541a:	039b      	lsls	r3, r3, #14
 800541c:	d400      	bmi.n	8005420 <HAL_RCC_OscConfig+0x360>
 800541e:	e688      	b.n	8005132 <HAL_RCC_OscConfig+0x72>
 8005420:	6a23      	ldr	r3, [r4, #32]
 8005422:	2b01      	cmp	r3, #1
 8005424:	d000      	beq.n	8005428 <HAL_RCC_OscConfig+0x368>
 8005426:	e650      	b.n	80050ca <HAL_RCC_OscConfig+0xa>
 8005428:	e683      	b.n	8005132 <HAL_RCC_OscConfig+0x72>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800542a:	6a23      	ldr	r3, [r4, #32]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d013      	beq.n	8005458 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI48_ENABLE();
 8005430:	2380      	movs	r3, #128	@ 0x80
 8005432:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8005434:	025b      	lsls	r3, r3, #9
 8005436:	4313      	orrs	r3, r2
 8005438:	636b      	str	r3, [r5, #52]	@ 0x34
        tickstart = HAL_GetTick();
 800543a:	f7fd ffb5 	bl	80033a8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800543e:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8005440:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005442:	02bf      	lsls	r7, r7, #10
 8005444:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8005446:	423b      	tst	r3, r7
 8005448:	d000      	beq.n	800544c <HAL_RCC_OscConfig+0x38c>
 800544a:	e672      	b.n	8005132 <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800544c:	f7fd ffac 	bl	80033a8 <HAL_GetTick>
 8005450:	1b80      	subs	r0, r0, r6
 8005452:	2802      	cmp	r0, #2
 8005454:	d9f6      	bls.n	8005444 <HAL_RCC_OscConfig+0x384>
 8005456:	e6a0      	b.n	800519a <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_HSI48_DISABLE();
 8005458:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800545a:	4a3e      	ldr	r2, [pc, #248]	@ (8005554 <HAL_RCC_OscConfig+0x494>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800545c:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI48_DISABLE();
 800545e:	4013      	ands	r3, r2
 8005460:	636b      	str	r3, [r5, #52]	@ 0x34
        tickstart = HAL_GetTick();
 8005462:	f7fd ffa1 	bl	80033a8 <HAL_GetTick>
 8005466:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8005468:	02bf      	lsls	r7, r7, #10
 800546a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800546c:	423b      	tst	r3, r7
 800546e:	d100      	bne.n	8005472 <HAL_RCC_OscConfig+0x3b2>
 8005470:	e65f      	b.n	8005132 <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005472:	f7fd ff99 	bl	80033a8 <HAL_GetTick>
 8005476:	1b80      	subs	r0, r0, r6
 8005478:	2802      	cmp	r0, #2
 800547a:	d9f6      	bls.n	800546a <HAL_RCC_OscConfig+0x3aa>
 800547c:	e68d      	b.n	800519a <HAL_RCC_OscConfig+0xda>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800547e:	210c      	movs	r1, #12
 8005480:	4d33      	ldr	r5, [pc, #204]	@ (8005550 <HAL_RCC_OscConfig+0x490>)
 8005482:	686a      	ldr	r2, [r5, #4]
 8005484:	400a      	ands	r2, r1
 8005486:	2a08      	cmp	r2, #8
 8005488:	d047      	beq.n	800551a <HAL_RCC_OscConfig+0x45a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800548a:	4a33      	ldr	r2, [pc, #204]	@ (8005558 <HAL_RCC_OscConfig+0x498>)
 800548c:	2b02      	cmp	r3, #2
 800548e:	d132      	bne.n	80054f6 <HAL_RCC_OscConfig+0x436>
        __HAL_RCC_PLL_DISABLE();
 8005490:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005492:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8005494:	4013      	ands	r3, r2
 8005496:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005498:	f7fd ff86 	bl	80033a8 <HAL_GetTick>
 800549c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800549e:	04bf      	lsls	r7, r7, #18
 80054a0:	682b      	ldr	r3, [r5, #0]
 80054a2:	423b      	tst	r3, r7
 80054a4:	d121      	bne.n	80054ea <HAL_RCC_OscConfig+0x42a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054a6:	220f      	movs	r2, #15
 80054a8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054aa:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054ac:	4393      	bics	r3, r2
 80054ae:	6b22      	ldr	r2, [r4, #48]	@ 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054b0:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054b2:	4313      	orrs	r3, r2
 80054b4:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80054b6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80054b8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80054ba:	686a      	ldr	r2, [r5, #4]
 80054bc:	430b      	orrs	r3, r1
 80054be:	4927      	ldr	r1, [pc, #156]	@ (800555c <HAL_RCC_OscConfig+0x49c>)
 80054c0:	400a      	ands	r2, r1
 80054c2:	4313      	orrs	r3, r2
 80054c4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80054c6:	2380      	movs	r3, #128	@ 0x80
 80054c8:	682a      	ldr	r2, [r5, #0]
 80054ca:	045b      	lsls	r3, r3, #17
 80054cc:	4313      	orrs	r3, r2
 80054ce:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80054d0:	f7fd ff6a 	bl	80033a8 <HAL_GetTick>
 80054d4:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054d6:	682b      	ldr	r3, [r5, #0]
 80054d8:	4233      	tst	r3, r6
 80054da:	d000      	beq.n	80054de <HAL_RCC_OscConfig+0x41e>
 80054dc:	e62d      	b.n	800513a <HAL_RCC_OscConfig+0x7a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054de:	f7fd ff63 	bl	80033a8 <HAL_GetTick>
 80054e2:	1b00      	subs	r0, r0, r4
 80054e4:	2802      	cmp	r0, #2
 80054e6:	d9f6      	bls.n	80054d6 <HAL_RCC_OscConfig+0x416>
 80054e8:	e657      	b.n	800519a <HAL_RCC_OscConfig+0xda>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054ea:	f7fd ff5d 	bl	80033a8 <HAL_GetTick>
 80054ee:	1b80      	subs	r0, r0, r6
 80054f0:	2802      	cmp	r0, #2
 80054f2:	d9d5      	bls.n	80054a0 <HAL_RCC_OscConfig+0x3e0>
 80054f4:	e651      	b.n	800519a <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_PLL_DISABLE();
 80054f6:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054f8:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80054fa:	4013      	ands	r3, r2
 80054fc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80054fe:	f7fd ff53 	bl	80033a8 <HAL_GetTick>
 8005502:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005504:	04b6      	lsls	r6, r6, #18
 8005506:	682b      	ldr	r3, [r5, #0]
 8005508:	4233      	tst	r3, r6
 800550a:	d100      	bne.n	800550e <HAL_RCC_OscConfig+0x44e>
 800550c:	e615      	b.n	800513a <HAL_RCC_OscConfig+0x7a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800550e:	f7fd ff4b 	bl	80033a8 <HAL_GetTick>
 8005512:	1b00      	subs	r0, r0, r4
 8005514:	2802      	cmp	r0, #2
 8005516:	d9f6      	bls.n	8005506 <HAL_RCC_OscConfig+0x446>
 8005518:	e63f      	b.n	800519a <HAL_RCC_OscConfig+0xda>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800551a:	2b01      	cmp	r3, #1
 800551c:	d100      	bne.n	8005520 <HAL_RCC_OscConfig+0x460>
 800551e:	e5d4      	b.n	80050ca <HAL_RCC_OscConfig+0xa>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005520:	22c0      	movs	r2, #192	@ 0xc0
        pll_config  = RCC->CFGR;
 8005522:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005524:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005526:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 8005528:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800552a:	4002      	ands	r2, r0
 800552c:	428a      	cmp	r2, r1
 800552e:	d000      	beq.n	8005532 <HAL_RCC_OscConfig+0x472>
 8005530:	e5cb      	b.n	80050ca <HAL_RCC_OscConfig+0xa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005532:	220f      	movs	r2, #15
 8005534:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005536:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005538:	4293      	cmp	r3, r2
 800553a:	d000      	beq.n	800553e <HAL_RCC_OscConfig+0x47e>
 800553c:	e5c5      	b.n	80050ca <HAL_RCC_OscConfig+0xa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800553e:	23f0      	movs	r3, #240	@ 0xf0
 8005540:	039b      	lsls	r3, r3, #14
 8005542:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005544:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005546:	1ac0      	subs	r0, r0, r3
 8005548:	1e43      	subs	r3, r0, #1
 800554a:	4198      	sbcs	r0, r3
 800554c:	b2c0      	uxtb	r0, r0
 800554e:	e5bd      	b.n	80050cc <HAL_RCC_OscConfig+0xc>
 8005550:	40021000 	.word	0x40021000
 8005554:	fffeffff 	.word	0xfffeffff
 8005558:	feffffff 	.word	0xfeffffff
 800555c:	ffc27fff 	.word	0xffc27fff

08005560 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005560:	200c      	movs	r0, #12
{
 8005562:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8005564:	4d13      	ldr	r5, [pc, #76]	@ (80055b4 <HAL_RCC_GetSysClockFreq+0x54>)
 8005566:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8005568:	4018      	ands	r0, r3
 800556a:	2808      	cmp	r0, #8
 800556c:	d008      	beq.n	8005580 <HAL_RCC_GetSysClockFreq+0x20>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800556e:	380c      	subs	r0, #12
 8005570:	4243      	negs	r3, r0
 8005572:	4158      	adcs	r0, r3
 8005574:	4b10      	ldr	r3, [pc, #64]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x58>)
 8005576:	4240      	negs	r0, r0
 8005578:	4018      	ands	r0, r3
 800557a:	4b10      	ldr	r3, [pc, #64]	@ (80055bc <HAL_RCC_GetSysClockFreq+0x5c>)
 800557c:	18c0      	adds	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800557e:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005580:	200f      	movs	r0, #15
 8005582:	490f      	ldr	r1, [pc, #60]	@ (80055c0 <HAL_RCC_GetSysClockFreq+0x60>)
 8005584:	0c9a      	lsrs	r2, r3, #18
 8005586:	4002      	ands	r2, r0
 8005588:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800558a:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 800558c:	490d      	ldr	r1, [pc, #52]	@ (80055c4 <HAL_RCC_GetSysClockFreq+0x64>)
 800558e:	4002      	ands	r2, r0
 8005590:	5c89      	ldrb	r1, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005592:	22c0      	movs	r2, #192	@ 0xc0
 8005594:	2080      	movs	r0, #128	@ 0x80
 8005596:	0252      	lsls	r2, r2, #9
 8005598:	4013      	ands	r3, r2
 800559a:	0240      	lsls	r0, r0, #9
 800559c:	4283      	cmp	r3, r0
 800559e:	d101      	bne.n	80055a4 <HAL_RCC_GetSysClockFreq+0x44>
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80055a0:	4806      	ldr	r0, [pc, #24]	@ (80055bc <HAL_RCC_GetSysClockFreq+0x5c>)
 80055a2:	e002      	b.n	80055aa <HAL_RCC_GetSysClockFreq+0x4a>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d1fb      	bne.n	80055a0 <HAL_RCC_GetSysClockFreq+0x40>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80055a8:	4807      	ldr	r0, [pc, #28]	@ (80055c8 <HAL_RCC_GetSysClockFreq+0x68>)
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80055aa:	f7fa fdd3 	bl	8000154 <__udivsi3>
 80055ae:	4360      	muls	r0, r4
 80055b0:	e7e5      	b.n	800557e <HAL_RCC_GetSysClockFreq+0x1e>
 80055b2:	46c0      	nop			@ (mov r8, r8)
 80055b4:	40021000 	.word	0x40021000
 80055b8:	02625a00 	.word	0x02625a00
 80055bc:	007a1200 	.word	0x007a1200
 80055c0:	08007de8 	.word	0x08007de8
 80055c4:	08007dd8 	.word	0x08007dd8
 80055c8:	02dc6c00 	.word	0x02dc6c00

080055cc <HAL_RCC_ClockConfig>:
{
 80055cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055ce:	0004      	movs	r4, r0
 80055d0:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 80055d2:	2800      	cmp	r0, #0
 80055d4:	d101      	bne.n	80055da <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80055d6:	2001      	movs	r0, #1
}
 80055d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80055da:	2201      	movs	r2, #1
 80055dc:	4d3a      	ldr	r5, [pc, #232]	@ (80056c8 <HAL_RCC_ClockConfig+0xfc>)
 80055de:	682b      	ldr	r3, [r5, #0]
 80055e0:	4013      	ands	r3, r2
 80055e2:	428b      	cmp	r3, r1
 80055e4:	d31c      	bcc.n	8005620 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055e6:	6822      	ldr	r2, [r4, #0]
 80055e8:	0793      	lsls	r3, r2, #30
 80055ea:	d422      	bmi.n	8005632 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055ec:	07d2      	lsls	r2, r2, #31
 80055ee:	d42f      	bmi.n	8005650 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80055f0:	2301      	movs	r3, #1
 80055f2:	682a      	ldr	r2, [r5, #0]
 80055f4:	401a      	ands	r2, r3
 80055f6:	42ba      	cmp	r2, r7
 80055f8:	d857      	bhi.n	80056aa <HAL_RCC_ClockConfig+0xde>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055fa:	6823      	ldr	r3, [r4, #0]
 80055fc:	4d33      	ldr	r5, [pc, #204]	@ (80056cc <HAL_RCC_ClockConfig+0x100>)
 80055fe:	075b      	lsls	r3, r3, #29
 8005600:	d45a      	bmi.n	80056b8 <HAL_RCC_ClockConfig+0xec>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005602:	f7ff ffad 	bl	8005560 <HAL_RCC_GetSysClockFreq>
 8005606:	686b      	ldr	r3, [r5, #4]
 8005608:	4a31      	ldr	r2, [pc, #196]	@ (80056d0 <HAL_RCC_ClockConfig+0x104>)
 800560a:	061b      	lsls	r3, r3, #24
 800560c:	0f1b      	lsrs	r3, r3, #28
 800560e:	5cd3      	ldrb	r3, [r2, r3]
 8005610:	4930      	ldr	r1, [pc, #192]	@ (80056d4 <HAL_RCC_ClockConfig+0x108>)
 8005612:	40d8      	lsrs	r0, r3
 8005614:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8005616:	2003      	movs	r0, #3
 8005618:	f7fd fe96 	bl	8003348 <HAL_InitTick>
  return HAL_OK;
 800561c:	2000      	movs	r0, #0
 800561e:	e7db      	b.n	80055d8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005620:	682b      	ldr	r3, [r5, #0]
 8005622:	4393      	bics	r3, r2
 8005624:	430b      	orrs	r3, r1
 8005626:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005628:	682b      	ldr	r3, [r5, #0]
 800562a:	4013      	ands	r3, r2
 800562c:	428b      	cmp	r3, r1
 800562e:	d1d2      	bne.n	80055d6 <HAL_RCC_ClockConfig+0xa>
 8005630:	e7d9      	b.n	80055e6 <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005632:	4926      	ldr	r1, [pc, #152]	@ (80056cc <HAL_RCC_ClockConfig+0x100>)
 8005634:	0753      	lsls	r3, r2, #29
 8005636:	d504      	bpl.n	8005642 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005638:	23e0      	movs	r3, #224	@ 0xe0
 800563a:	6848      	ldr	r0, [r1, #4]
 800563c:	00db      	lsls	r3, r3, #3
 800563e:	4303      	orrs	r3, r0
 8005640:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005642:	20f0      	movs	r0, #240	@ 0xf0
 8005644:	684b      	ldr	r3, [r1, #4]
 8005646:	4383      	bics	r3, r0
 8005648:	68a0      	ldr	r0, [r4, #8]
 800564a:	4303      	orrs	r3, r0
 800564c:	604b      	str	r3, [r1, #4]
 800564e:	e7cd      	b.n	80055ec <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005650:	6862      	ldr	r2, [r4, #4]
 8005652:	4e1e      	ldr	r6, [pc, #120]	@ (80056cc <HAL_RCC_ClockConfig+0x100>)
 8005654:	2a01      	cmp	r2, #1
 8005656:	d103      	bne.n	8005660 <HAL_RCC_ClockConfig+0x94>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005658:	6833      	ldr	r3, [r6, #0]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800565a:	039b      	lsls	r3, r3, #14
 800565c:	d405      	bmi.n	800566a <HAL_RCC_ClockConfig+0x9e>
 800565e:	e7ba      	b.n	80055d6 <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005660:	2a02      	cmp	r2, #2
 8005662:	d11a      	bne.n	800569a <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005664:	6833      	ldr	r3, [r6, #0]
 8005666:	019b      	lsls	r3, r3, #6
 8005668:	d5b5      	bpl.n	80055d6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800566a:	2103      	movs	r1, #3
 800566c:	6873      	ldr	r3, [r6, #4]
 800566e:	438b      	bics	r3, r1
 8005670:	4313      	orrs	r3, r2
 8005672:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8005674:	f7fd fe98 	bl	80033a8 <HAL_GetTick>
 8005678:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800567a:	230c      	movs	r3, #12
 800567c:	6872      	ldr	r2, [r6, #4]
 800567e:	401a      	ands	r2, r3
 8005680:	6863      	ldr	r3, [r4, #4]
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	429a      	cmp	r2, r3
 8005686:	d0b3      	beq.n	80055f0 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005688:	f7fd fe8e 	bl	80033a8 <HAL_GetTick>
 800568c:	9b01      	ldr	r3, [sp, #4]
 800568e:	1ac0      	subs	r0, r0, r3
 8005690:	4b11      	ldr	r3, [pc, #68]	@ (80056d8 <HAL_RCC_ClockConfig+0x10c>)
 8005692:	4298      	cmp	r0, r3
 8005694:	d9f1      	bls.n	800567a <HAL_RCC_ClockConfig+0xae>
        return HAL_TIMEOUT;
 8005696:	2003      	movs	r0, #3
 8005698:	e79e      	b.n	80055d8 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800569a:	2a03      	cmp	r2, #3
 800569c:	d101      	bne.n	80056a2 <HAL_RCC_ClockConfig+0xd6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800569e:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 80056a0:	e7db      	b.n	800565a <HAL_RCC_ClockConfig+0x8e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056a2:	6833      	ldr	r3, [r6, #0]
 80056a4:	079b      	lsls	r3, r3, #30
 80056a6:	d4e0      	bmi.n	800566a <HAL_RCC_ClockConfig+0x9e>
 80056a8:	e795      	b.n	80055d6 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056aa:	682a      	ldr	r2, [r5, #0]
 80056ac:	439a      	bics	r2, r3
 80056ae:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056b0:	682a      	ldr	r2, [r5, #0]
 80056b2:	421a      	tst	r2, r3
 80056b4:	d0a1      	beq.n	80055fa <HAL_RCC_ClockConfig+0x2e>
 80056b6:	e78e      	b.n	80055d6 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80056b8:	686b      	ldr	r3, [r5, #4]
 80056ba:	4a08      	ldr	r2, [pc, #32]	@ (80056dc <HAL_RCC_ClockConfig+0x110>)
 80056bc:	4013      	ands	r3, r2
 80056be:	68e2      	ldr	r2, [r4, #12]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	606b      	str	r3, [r5, #4]
 80056c4:	e79d      	b.n	8005602 <HAL_RCC_ClockConfig+0x36>
 80056c6:	46c0      	nop			@ (mov r8, r8)
 80056c8:	40022000 	.word	0x40022000
 80056cc:	40021000 	.word	0x40021000
 80056d0:	08007dc8 	.word	0x08007dc8
 80056d4:	200001f8 	.word	0x200001f8
 80056d8:	00001388 	.word	0x00001388
 80056dc:	fffff8ff 	.word	0xfffff8ff

080056e0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80056e0:	4b04      	ldr	r3, [pc, #16]	@ (80056f4 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80056e2:	4a05      	ldr	r2, [pc, #20]	@ (80056f8 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	4905      	ldr	r1, [pc, #20]	@ (80056fc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80056e8:	055b      	lsls	r3, r3, #21
 80056ea:	0f5b      	lsrs	r3, r3, #29
 80056ec:	5ccb      	ldrb	r3, [r1, r3]
 80056ee:	6810      	ldr	r0, [r2, #0]
 80056f0:	40d8      	lsrs	r0, r3
}    
 80056f2:	4770      	bx	lr
 80056f4:	40021000 	.word	0x40021000
 80056f8:	200001f8 	.word	0x200001f8
 80056fc:	08007dc0 	.word	0x08007dc0

08005700 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005700:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005702:	6803      	ldr	r3, [r0, #0]
{
 8005704:	0005      	movs	r5, r0
 8005706:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005708:	03db      	lsls	r3, r3, #15
 800570a:	d52b      	bpl.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800570c:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 800570e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005710:	4c46      	ldr	r4, [pc, #280]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8005712:	0552      	lsls	r2, r2, #21
 8005714:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8005716:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005718:	4213      	tst	r3, r2
 800571a:	d108      	bne.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800571c:	69e3      	ldr	r3, [r4, #28]
 800571e:	4313      	orrs	r3, r2
 8005720:	61e3      	str	r3, [r4, #28]
 8005722:	69e3      	ldr	r3, [r4, #28]
 8005724:	4013      	ands	r3, r2
 8005726:	9303      	str	r3, [sp, #12]
 8005728:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800572a:	2301      	movs	r3, #1
 800572c:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800572e:	2780      	movs	r7, #128	@ 0x80
 8005730:	4e3f      	ldr	r6, [pc, #252]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005732:	007f      	lsls	r7, r7, #1
 8005734:	6833      	ldr	r3, [r6, #0]
 8005736:	423b      	tst	r3, r7
 8005738:	d03d      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800573a:	6a21      	ldr	r1, [r4, #32]
 800573c:	22c0      	movs	r2, #192	@ 0xc0
 800573e:	0008      	movs	r0, r1
 8005740:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005742:	686b      	ldr	r3, [r5, #4]
 8005744:	4e3b      	ldr	r6, [pc, #236]	@ (8005834 <HAL_RCCEx_PeriphCLKConfig+0x134>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005746:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005748:	4211      	tst	r1, r2
 800574a:	d146      	bne.n	80057da <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800574c:	6a23      	ldr	r3, [r4, #32]
 800574e:	686a      	ldr	r2, [r5, #4]
 8005750:	4033      	ands	r3, r6
 8005752:	4313      	orrs	r3, r2
 8005754:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005756:	9b00      	ldr	r3, [sp, #0]
 8005758:	2b01      	cmp	r3, #1
 800575a:	d103      	bne.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800575c:	69e3      	ldr	r3, [r4, #28]
 800575e:	4a36      	ldr	r2, [pc, #216]	@ (8005838 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8005760:	4013      	ands	r3, r2
 8005762:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005764:	682b      	ldr	r3, [r5, #0]
 8005766:	07da      	lsls	r2, r3, #31
 8005768:	d506      	bpl.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800576a:	2003      	movs	r0, #3
 800576c:	492f      	ldr	r1, [pc, #188]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800576e:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005770:	4382      	bics	r2, r0
 8005772:	68a8      	ldr	r0, [r5, #8]
 8005774:	4302      	orrs	r2, r0
 8005776:	630a      	str	r2, [r1, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005778:	079a      	lsls	r2, r3, #30
 800577a:	d506      	bpl.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800577c:	492b      	ldr	r1, [pc, #172]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800577e:	482f      	ldr	r0, [pc, #188]	@ (800583c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005780:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005782:	4002      	ands	r2, r0
 8005784:	68e8      	ldr	r0, [r5, #12]
 8005786:	4302      	orrs	r2, r0
 8005788:	630a      	str	r2, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800578a:	069a      	lsls	r2, r3, #26
 800578c:	d506      	bpl.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800578e:	2010      	movs	r0, #16
 8005790:	4926      	ldr	r1, [pc, #152]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8005792:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8005794:	4382      	bics	r2, r0
 8005796:	6928      	ldr	r0, [r5, #16]
 8005798:	4302      	orrs	r2, r0
 800579a:	630a      	str	r2, [r1, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800579c:	039a      	lsls	r2, r3, #14
 800579e:	d506      	bpl.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80057a0:	2080      	movs	r0, #128	@ 0x80
 80057a2:	4922      	ldr	r1, [pc, #136]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80057a4:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80057a6:	4382      	bics	r2, r0
 80057a8:	69a8      	ldr	r0, [r5, #24]
 80057aa:	4302      	orrs	r2, r0
 80057ac:	630a      	str	r2, [r1, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80057ae:	055b      	lsls	r3, r3, #21
 80057b0:	d433      	bmi.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x11a>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80057b2:	2000      	movs	r0, #0
 80057b4:	e00f      	b.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057b6:	6833      	ldr	r3, [r6, #0]
 80057b8:	433b      	orrs	r3, r7
 80057ba:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80057bc:	f7fd fdf4 	bl	80033a8 <HAL_GetTick>
 80057c0:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057c2:	6833      	ldr	r3, [r6, #0]
 80057c4:	423b      	tst	r3, r7
 80057c6:	d1b8      	bne.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057c8:	f7fd fdee 	bl	80033a8 <HAL_GetTick>
 80057cc:	9b01      	ldr	r3, [sp, #4]
 80057ce:	1ac0      	subs	r0, r0, r3
 80057d0:	2864      	cmp	r0, #100	@ 0x64
 80057d2:	d9f6      	bls.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
          return HAL_TIMEOUT;
 80057d4:	2003      	movs	r0, #3
}
 80057d6:	b005      	add	sp, #20
 80057d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80057da:	4013      	ands	r3, r2
 80057dc:	4283      	cmp	r3, r0
 80057de:	d0b5      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 80057e0:	2280      	movs	r2, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057e2:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80057e4:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057e6:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 80057e8:	0252      	lsls	r2, r2, #9
 80057ea:	4302      	orrs	r2, r0
 80057ec:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057ee:	6a22      	ldr	r2, [r4, #32]
 80057f0:	4813      	ldr	r0, [pc, #76]	@ (8005840 <HAL_RCCEx_PeriphCLKConfig+0x140>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057f2:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057f4:	4002      	ands	r2, r0
 80057f6:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 80057f8:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80057fa:	07db      	lsls	r3, r3, #31
 80057fc:	d5a6      	bpl.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 80057fe:	f7fd fdd3 	bl	80033a8 <HAL_GetTick>
 8005802:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005804:	2202      	movs	r2, #2
 8005806:	6a23      	ldr	r3, [r4, #32]
 8005808:	4213      	tst	r3, r2
 800580a:	d19f      	bne.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800580c:	f7fd fdcc 	bl	80033a8 <HAL_GetTick>
 8005810:	4b0c      	ldr	r3, [pc, #48]	@ (8005844 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8005812:	1bc0      	subs	r0, r0, r7
 8005814:	4298      	cmp	r0, r3
 8005816:	d9f5      	bls.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8005818:	e7dc      	b.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800581a:	2140      	movs	r1, #64	@ 0x40
 800581c:	4a03      	ldr	r2, [pc, #12]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800581e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005820:	438b      	bics	r3, r1
 8005822:	6969      	ldr	r1, [r5, #20]
 8005824:	430b      	orrs	r3, r1
 8005826:	6313      	str	r3, [r2, #48]	@ 0x30
 8005828:	e7c3      	b.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 800582a:	46c0      	nop			@ (mov r8, r8)
 800582c:	40021000 	.word	0x40021000
 8005830:	40007000 	.word	0x40007000
 8005834:	fffffcff 	.word	0xfffffcff
 8005838:	efffffff 	.word	0xefffffff
 800583c:	fffcffff 	.word	0xfffcffff
 8005840:	fffeffff 	.word	0xfffeffff
 8005844:	00001388 	.word	0x00001388

08005848 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800584a:	0004      	movs	r4, r0
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
  {
    return HAL_ERROR;
 800584c:	2001      	movs	r0, #1
  if (hspi == NULL)
 800584e:	2c00      	cmp	r4, #0
 8005850:	d067      	beq.n	8005922 <HAL_SPI_Init+0xda>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005852:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005854:	2b00      	cmp	r3, #0
 8005856:	d165      	bne.n	8005924 <HAL_SPI_Init+0xdc>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005858:	2282      	movs	r2, #130	@ 0x82
 800585a:	6861      	ldr	r1, [r4, #4]
 800585c:	0052      	lsls	r2, r2, #1
 800585e:	4291      	cmp	r1, r2
 8005860:	d000      	beq.n	8005864 <HAL_SPI_Init+0x1c>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005862:	61e3      	str	r3, [r4, #28]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005864:	2300      	movs	r3, #0
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005866:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005868:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800586a:	355d      	adds	r5, #93	@ 0x5d
 800586c:	782b      	ldrb	r3, [r5, #0]
 800586e:	b2da      	uxtb	r2, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d105      	bne.n	8005880 <HAL_SPI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005874:	0023      	movs	r3, r4
 8005876:	335c      	adds	r3, #92	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005878:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800587a:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 800587c:	f7fd fb28 	bl	8002ed0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005880:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005882:	2240      	movs	r2, #64	@ 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8005884:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8005886:	6821      	ldr	r1, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005888:	68e6      	ldr	r6, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 800588a:	680b      	ldr	r3, [r1, #0]
 800588c:	4393      	bics	r3, r2
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800588e:	22e0      	movs	r2, #224	@ 0xe0
  __HAL_SPI_DISABLE(hspi);
 8005890:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005892:	00d2      	lsls	r2, r2, #3
 8005894:	2300      	movs	r3, #0
 8005896:	4296      	cmp	r6, r2
 8005898:	d948      	bls.n	800592c <HAL_SPI_Init+0xe4>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800589a:	22f0      	movs	r2, #240	@ 0xf0
 800589c:	0018      	movs	r0, r3
 800589e:	0112      	lsls	r2, r2, #4
 80058a0:	4296      	cmp	r6, r2
 80058a2:	d000      	beq.n	80058a6 <HAL_SPI_Init+0x5e>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058a4:	62a3      	str	r3, [r4, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058a6:	2282      	movs	r2, #130	@ 0x82
 80058a8:	2784      	movs	r7, #132	@ 0x84
 80058aa:	6863      	ldr	r3, [r4, #4]
 80058ac:	0052      	lsls	r2, r2, #1
 80058ae:	4013      	ands	r3, r2
 80058b0:	68a2      	ldr	r2, [r4, #8]
 80058b2:	023f      	lsls	r7, r7, #8
 80058b4:	403a      	ands	r2, r7
 80058b6:	2702      	movs	r7, #2
 80058b8:	4313      	orrs	r3, r2
 80058ba:	6922      	ldr	r2, [r4, #16]
 80058bc:	69a5      	ldr	r5, [r4, #24]
 80058be:	403a      	ands	r2, r7
 80058c0:	4313      	orrs	r3, r2
 80058c2:	2201      	movs	r2, #1
 80058c4:	6967      	ldr	r7, [r4, #20]
 80058c6:	4017      	ands	r7, r2
 80058c8:	433b      	orrs	r3, r7
 80058ca:	2780      	movs	r7, #128	@ 0x80
 80058cc:	00bf      	lsls	r7, r7, #2
 80058ce:	402f      	ands	r7, r5
 80058d0:	433b      	orrs	r3, r7
 80058d2:	69e7      	ldr	r7, [r4, #28]
 80058d4:	3237      	adds	r2, #55	@ 0x37
 80058d6:	4017      	ands	r7, r2
 80058d8:	433b      	orrs	r3, r7
 80058da:	6a27      	ldr	r7, [r4, #32]
 80058dc:	3248      	adds	r2, #72	@ 0x48
 80058de:	4017      	ands	r7, r2
 80058e0:	2280      	movs	r2, #128	@ 0x80
 80058e2:	433b      	orrs	r3, r7
 80058e4:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
 80058e6:	0192      	lsls	r2, r2, #6
 80058e8:	4017      	ands	r7, r2
 80058ea:	433b      	orrs	r3, r7
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80058ec:	2710      	movs	r7, #16
 80058ee:	2208      	movs	r2, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058f0:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80058f2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80058f4:	0c2d      	lsrs	r5, r5, #16
 80058f6:	403b      	ands	r3, r7
 80058f8:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 80058fa:	4017      	ands	r7, r2
 80058fc:	433b      	orrs	r3, r7
 80058fe:	27f0      	movs	r7, #240	@ 0xf0
 8005900:	013f      	lsls	r7, r7, #4
 8005902:	403e      	ands	r6, r7
 8005904:	4333      	orrs	r3, r6
 8005906:	2604      	movs	r6, #4
 8005908:	4035      	ands	r5, r6
 800590a:	432b      	orrs	r3, r5
 800590c:	4303      	orrs	r3, r0
 800590e:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005910:	69cb      	ldr	r3, [r1, #28]
 8005912:	4808      	ldr	r0, [pc, #32]	@ (8005934 <HAL_SPI_Init+0xec>)
 8005914:	4003      	ands	r3, r0
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005916:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005918:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 800591a:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800591c:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800591e:	345d      	adds	r4, #93	@ 0x5d
 8005920:	7023      	strb	r3, [r4, #0]

  return HAL_OK;
}
 8005922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005924:	2300      	movs	r3, #0
 8005926:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005928:	6163      	str	r3, [r4, #20]
 800592a:	e79b      	b.n	8005864 <HAL_SPI_Init+0x1c>
 800592c:	2080      	movs	r0, #128	@ 0x80
 800592e:	0140      	lsls	r0, r0, #5
 8005930:	e7b6      	b.n	80058a0 <HAL_SPI_Init+0x58>
 8005932:	46c0      	nop			@ (mov r8, r8)
 8005934:	fffff7ff 	.word	0xfffff7ff

08005938 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005938:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800593a:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 800593c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800593e:	6a02      	ldr	r2, [r0, #32]
 8005940:	43a2      	bics	r2, r4
 8005942:	6202      	str	r2, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005944:	2273      	movs	r2, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 8005946:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005948:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800594a:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800594c:	680a      	ldr	r2, [r1, #0]
 800594e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005950:	2202      	movs	r2, #2
 8005952:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005954:	688a      	ldr	r2, [r1, #8]
 8005956:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005958:	4a0e      	ldr	r2, [pc, #56]	@ (8005994 <TIM_OC1_SetConfig+0x5c>)
 800595a:	4290      	cmp	r0, r2
 800595c:	d008      	beq.n	8005970 <TIM_OC1_SetConfig+0x38>
 800595e:	4a0e      	ldr	r2, [pc, #56]	@ (8005998 <TIM_OC1_SetConfig+0x60>)
 8005960:	4290      	cmp	r0, r2
 8005962:	d005      	beq.n	8005970 <TIM_OC1_SetConfig+0x38>
 8005964:	4a0d      	ldr	r2, [pc, #52]	@ (800599c <TIM_OC1_SetConfig+0x64>)
 8005966:	4290      	cmp	r0, r2
 8005968:	d002      	beq.n	8005970 <TIM_OC1_SetConfig+0x38>
 800596a:	4a0d      	ldr	r2, [pc, #52]	@ (80059a0 <TIM_OC1_SetConfig+0x68>)
 800596c:	4290      	cmp	r0, r2
 800596e:	d10b      	bne.n	8005988 <TIM_OC1_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005970:	2208      	movs	r2, #8
 8005972:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005974:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005976:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8005978:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 800597a:	2204      	movs	r2, #4
 800597c:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800597e:	4a09      	ldr	r2, [pc, #36]	@ (80059a4 <TIM_OC1_SetConfig+0x6c>)
 8005980:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005982:	694c      	ldr	r4, [r1, #20]
 8005984:	4334      	orrs	r4, r6
 8005986:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005988:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800598a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800598c:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800598e:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005990:	6203      	str	r3, [r0, #32]
}
 8005992:	bd70      	pop	{r4, r5, r6, pc}
 8005994:	40012c00 	.word	0x40012c00
 8005998:	40014000 	.word	0x40014000
 800599c:	40014400 	.word	0x40014400
 80059a0:	40014800 	.word	0x40014800
 80059a4:	fffffcff 	.word	0xfffffcff

080059a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059a8:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059aa:	4a18      	ldr	r2, [pc, #96]	@ (8005a0c <TIM_OC3_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 80059ac:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059ae:	6a03      	ldr	r3, [r0, #32]
 80059b0:	4013      	ands	r3, r2
 80059b2:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059b4:	2373      	movs	r3, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 80059b6:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80059b8:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059ba:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059bc:	680b      	ldr	r3, [r1, #0]
 80059be:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059c0:	4b13      	ldr	r3, [pc, #76]	@ (8005a10 <TIM_OC3_SetConfig+0x68>)
 80059c2:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059c4:	688b      	ldr	r3, [r1, #8]
 80059c6:	021b      	lsls	r3, r3, #8
 80059c8:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059ca:	4d12      	ldr	r5, [pc, #72]	@ (8005a14 <TIM_OC3_SetConfig+0x6c>)
 80059cc:	42a8      	cmp	r0, r5
 80059ce:	d10e      	bne.n	80059ee <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059d0:	4d11      	ldr	r5, [pc, #68]	@ (8005a18 <TIM_OC3_SetConfig+0x70>)
 80059d2:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059d4:	68cb      	ldr	r3, [r1, #12]
 80059d6:	021b      	lsls	r3, r3, #8
 80059d8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059da:	4d10      	ldr	r5, [pc, #64]	@ (8005a1c <TIM_OC3_SetConfig+0x74>)
 80059dc:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059de:	4d10      	ldr	r5, [pc, #64]	@ (8005a20 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059e0:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059e2:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059e4:	694a      	ldr	r2, [r1, #20]
 80059e6:	4332      	orrs	r2, r6
 80059e8:	0112      	lsls	r2, r2, #4
 80059ea:	432a      	orrs	r2, r5
 80059ec:	e008      	b.n	8005a00 <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ee:	4d0d      	ldr	r5, [pc, #52]	@ (8005a24 <TIM_OC3_SetConfig+0x7c>)
 80059f0:	42a8      	cmp	r0, r5
 80059f2:	d0f4      	beq.n	80059de <TIM_OC3_SetConfig+0x36>
 80059f4:	4d0c      	ldr	r5, [pc, #48]	@ (8005a28 <TIM_OC3_SetConfig+0x80>)
 80059f6:	42a8      	cmp	r0, r5
 80059f8:	d0f1      	beq.n	80059de <TIM_OC3_SetConfig+0x36>
 80059fa:	4d0c      	ldr	r5, [pc, #48]	@ (8005a2c <TIM_OC3_SetConfig+0x84>)
 80059fc:	42a8      	cmp	r0, r5
 80059fe:	d0ee      	beq.n	80059de <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a00:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a02:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005a04:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005a06:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a08:	6203      	str	r3, [r0, #32]
}
 8005a0a:	bd70      	pop	{r4, r5, r6, pc}
 8005a0c:	fffffeff 	.word	0xfffffeff
 8005a10:	fffffdff 	.word	0xfffffdff
 8005a14:	40012c00 	.word	0x40012c00
 8005a18:	fffff7ff 	.word	0xfffff7ff
 8005a1c:	fffffbff 	.word	0xfffffbff
 8005a20:	ffffcfff 	.word	0xffffcfff
 8005a24:	40014000 	.word	0x40014000
 8005a28:	40014400 	.word	0x40014400
 8005a2c:	40014800 	.word	0x40014800

08005a30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a30:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a32:	4a14      	ldr	r2, [pc, #80]	@ (8005a84 <TIM_OC4_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 8005a34:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a36:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a38:	4d13      	ldr	r5, [pc, #76]	@ (8005a88 <TIM_OC4_SetConfig+0x58>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005a3e:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8005a40:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a42:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a44:	680d      	ldr	r5, [r1, #0]
 8005a46:	022d      	lsls	r5, r5, #8
 8005a48:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a4a:	4a10      	ldr	r2, [pc, #64]	@ (8005a8c <TIM_OC4_SetConfig+0x5c>)
 8005a4c:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a4e:	688a      	ldr	r2, [r1, #8]
 8005a50:	0312      	lsls	r2, r2, #12
 8005a52:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a54:	4c0e      	ldr	r4, [pc, #56]	@ (8005a90 <TIM_OC4_SetConfig+0x60>)
 8005a56:	42a0      	cmp	r0, r4
 8005a58:	d008      	beq.n	8005a6c <TIM_OC4_SetConfig+0x3c>
 8005a5a:	4c0e      	ldr	r4, [pc, #56]	@ (8005a94 <TIM_OC4_SetConfig+0x64>)
 8005a5c:	42a0      	cmp	r0, r4
 8005a5e:	d005      	beq.n	8005a6c <TIM_OC4_SetConfig+0x3c>
 8005a60:	4c0d      	ldr	r4, [pc, #52]	@ (8005a98 <TIM_OC4_SetConfig+0x68>)
 8005a62:	42a0      	cmp	r0, r4
 8005a64:	d002      	beq.n	8005a6c <TIM_OC4_SetConfig+0x3c>
 8005a66:	4c0d      	ldr	r4, [pc, #52]	@ (8005a9c <TIM_OC4_SetConfig+0x6c>)
 8005a68:	42a0      	cmp	r0, r4
 8005a6a:	d104      	bne.n	8005a76 <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a6c:	4c0c      	ldr	r4, [pc, #48]	@ (8005aa0 <TIM_OC4_SetConfig+0x70>)
 8005a6e:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a70:	694b      	ldr	r3, [r1, #20]
 8005a72:	019b      	lsls	r3, r3, #6
 8005a74:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a76:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a78:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005a7a:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8005a7c:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a7e:	6202      	str	r2, [r0, #32]
}
 8005a80:	bd30      	pop	{r4, r5, pc}
 8005a82:	46c0      	nop			@ (mov r8, r8)
 8005a84:	ffffefff 	.word	0xffffefff
 8005a88:	ffff8cff 	.word	0xffff8cff
 8005a8c:	ffffdfff 	.word	0xffffdfff
 8005a90:	40012c00 	.word	0x40012c00
 8005a94:	40014000 	.word	0x40014000
 8005a98:	40014400 	.word	0x40014400
 8005a9c:	40014800 	.word	0x40014800
 8005aa0:	ffffbfff 	.word	0xffffbfff

08005aa4 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005aa4:	0001      	movs	r1, r0
{
 8005aa6:	0003      	movs	r3, r0
    return HAL_ERROR;
 8005aa8:	2001      	movs	r0, #1
{
 8005aaa:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8005aac:	313d      	adds	r1, #61	@ 0x3d
 8005aae:	780c      	ldrb	r4, [r1, #0]
 8005ab0:	b2e2      	uxtb	r2, r4
 8005ab2:	4284      	cmp	r4, r0
 8005ab4:	d119      	bne.n	8005aea <HAL_TIM_Base_Start+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8005ab6:	1800      	adds	r0, r0, r0
 8005ab8:	7008      	strb	r0, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	490c      	ldr	r1, [pc, #48]	@ (8005af0 <HAL_TIM_Base_Start+0x4c>)
 8005abe:	428b      	cmp	r3, r1
 8005ac0:	d009      	beq.n	8005ad6 <HAL_TIM_Base_Start+0x32>
 8005ac2:	2180      	movs	r1, #128	@ 0x80
 8005ac4:	05c9      	lsls	r1, r1, #23
 8005ac6:	428b      	cmp	r3, r1
 8005ac8:	d005      	beq.n	8005ad6 <HAL_TIM_Base_Start+0x32>
 8005aca:	490a      	ldr	r1, [pc, #40]	@ (8005af4 <HAL_TIM_Base_Start+0x50>)
 8005acc:	428b      	cmp	r3, r1
 8005ace:	d002      	beq.n	8005ad6 <HAL_TIM_Base_Start+0x32>
 8005ad0:	4909      	ldr	r1, [pc, #36]	@ (8005af8 <HAL_TIM_Base_Start+0x54>)
 8005ad2:	428b      	cmp	r3, r1
 8005ad4:	d10a      	bne.n	8005aec <HAL_TIM_Base_Start+0x48>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ad6:	2107      	movs	r1, #7
 8005ad8:	689a      	ldr	r2, [r3, #8]
 8005ada:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005adc:	2a06      	cmp	r2, #6
 8005ade:	d003      	beq.n	8005ae8 <HAL_TIM_Base_Start+0x44>
      __HAL_TIM_ENABLE(htim);
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	6819      	ldr	r1, [r3, #0]
 8005ae4:	430a      	orrs	r2, r1
 8005ae6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005ae8:	2000      	movs	r0, #0
}
 8005aea:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 8005aec:	6819      	ldr	r1, [r3, #0]
 8005aee:	e7f9      	b.n	8005ae4 <HAL_TIM_Base_Start+0x40>
 8005af0:	40012c00 	.word	0x40012c00
 8005af4:	40000400 	.word	0x40000400
 8005af8:	40014000 	.word	0x40014000

08005afc <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8005afc:	4770      	bx	lr
	...

08005b00 <TIM_Base_SetConfig>:
{
 8005b00:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b02:	4c1f      	ldr	r4, [pc, #124]	@ (8005b80 <TIM_Base_SetConfig+0x80>)
  tmpcr1 = TIMx->CR1;
 8005b04:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b06:	42a0      	cmp	r0, r4
 8005b08:	d006      	beq.n	8005b18 <TIM_Base_SetConfig+0x18>
 8005b0a:	2280      	movs	r2, #128	@ 0x80
 8005b0c:	05d2      	lsls	r2, r2, #23
 8005b0e:	4290      	cmp	r0, r2
 8005b10:	d002      	beq.n	8005b18 <TIM_Base_SetConfig+0x18>
 8005b12:	4a1c      	ldr	r2, [pc, #112]	@ (8005b84 <TIM_Base_SetConfig+0x84>)
 8005b14:	4290      	cmp	r0, r2
 8005b16:	d108      	bne.n	8005b2a <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b18:	2270      	movs	r2, #112	@ 0x70
 8005b1a:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8005b1c:	684a      	ldr	r2, [r1, #4]
 8005b1e:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b20:	4a19      	ldr	r2, [pc, #100]	@ (8005b88 <TIM_Base_SetConfig+0x88>)
 8005b22:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b24:	68cb      	ldr	r3, [r1, #12]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	e00b      	b.n	8005b42 <TIM_Base_SetConfig+0x42>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b2a:	4a18      	ldr	r2, [pc, #96]	@ (8005b8c <TIM_Base_SetConfig+0x8c>)
 8005b2c:	4290      	cmp	r0, r2
 8005b2e:	d0f7      	beq.n	8005b20 <TIM_Base_SetConfig+0x20>
 8005b30:	4a17      	ldr	r2, [pc, #92]	@ (8005b90 <TIM_Base_SetConfig+0x90>)
 8005b32:	4290      	cmp	r0, r2
 8005b34:	d0f4      	beq.n	8005b20 <TIM_Base_SetConfig+0x20>
 8005b36:	4a17      	ldr	r2, [pc, #92]	@ (8005b94 <TIM_Base_SetConfig+0x94>)
 8005b38:	4290      	cmp	r0, r2
 8005b3a:	d0f1      	beq.n	8005b20 <TIM_Base_SetConfig+0x20>
 8005b3c:	4a16      	ldr	r2, [pc, #88]	@ (8005b98 <TIM_Base_SetConfig+0x98>)
 8005b3e:	4290      	cmp	r0, r2
 8005b40:	d0ee      	beq.n	8005b20 <TIM_Base_SetConfig+0x20>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b42:	2280      	movs	r2, #128	@ 0x80
 8005b44:	4393      	bics	r3, r2
 8005b46:	694a      	ldr	r2, [r1, #20]
 8005b48:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005b4a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b4c:	688b      	ldr	r3, [r1, #8]
 8005b4e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005b50:	680b      	ldr	r3, [r1, #0]
 8005b52:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b54:	42a0      	cmp	r0, r4
 8005b56:	d008      	beq.n	8005b6a <TIM_Base_SetConfig+0x6a>
 8005b58:	4b0d      	ldr	r3, [pc, #52]	@ (8005b90 <TIM_Base_SetConfig+0x90>)
 8005b5a:	4298      	cmp	r0, r3
 8005b5c:	d005      	beq.n	8005b6a <TIM_Base_SetConfig+0x6a>
 8005b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b94 <TIM_Base_SetConfig+0x94>)
 8005b60:	4298      	cmp	r0, r3
 8005b62:	d002      	beq.n	8005b6a <TIM_Base_SetConfig+0x6a>
 8005b64:	4b0c      	ldr	r3, [pc, #48]	@ (8005b98 <TIM_Base_SetConfig+0x98>)
 8005b66:	4298      	cmp	r0, r3
 8005b68:	d101      	bne.n	8005b6e <TIM_Base_SetConfig+0x6e>
    TIMx->RCR = Structure->RepetitionCounter;
 8005b6a:	690b      	ldr	r3, [r1, #16]
 8005b6c:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005b6e:	2201      	movs	r2, #1
 8005b70:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b72:	6903      	ldr	r3, [r0, #16]
 8005b74:	4213      	tst	r3, r2
 8005b76:	d002      	beq.n	8005b7e <TIM_Base_SetConfig+0x7e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b78:	6903      	ldr	r3, [r0, #16]
 8005b7a:	4393      	bics	r3, r2
 8005b7c:	6103      	str	r3, [r0, #16]
}
 8005b7e:	bd10      	pop	{r4, pc}
 8005b80:	40012c00 	.word	0x40012c00
 8005b84:	40000400 	.word	0x40000400
 8005b88:	fffffcff 	.word	0xfffffcff
 8005b8c:	40002000 	.word	0x40002000
 8005b90:	40014000 	.word	0x40014000
 8005b94:	40014400 	.word	0x40014400
 8005b98:	40014800 	.word	0x40014800

08005b9c <HAL_TIM_Base_Init>:
{
 8005b9c:	b570      	push	{r4, r5, r6, lr}
 8005b9e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8005ba0:	2001      	movs	r0, #1
  if (htim == NULL)
 8005ba2:	2c00      	cmp	r4, #0
 8005ba4:	d021      	beq.n	8005bea <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005ba6:	0025      	movs	r5, r4
 8005ba8:	353d      	adds	r5, #61	@ 0x3d
 8005baa:	782b      	ldrb	r3, [r5, #0]
 8005bac:	b2da      	uxtb	r2, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d105      	bne.n	8005bbe <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8005bb2:	0023      	movs	r3, r4
 8005bb4:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005bb6:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8005bb8:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8005bba:	f7fd fa67 	bl	800308c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bc2:	6820      	ldr	r0, [r4, #0]
 8005bc4:	1d21      	adds	r1, r4, #4
 8005bc6:	f7ff ff9b 	bl	8005b00 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bca:	0022      	movs	r2, r4
 8005bcc:	2301      	movs	r3, #1
  return HAL_OK;
 8005bce:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bd0:	3246      	adds	r2, #70	@ 0x46
 8005bd2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd4:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd6:	3a08      	subs	r2, #8
 8005bd8:	7013      	strb	r3, [r2, #0]
 8005bda:	7053      	strb	r3, [r2, #1]
 8005bdc:	7093      	strb	r3, [r2, #2]
 8005bde:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005be0:	7113      	strb	r3, [r2, #4]
 8005be2:	7153      	strb	r3, [r2, #5]
 8005be4:	7193      	strb	r3, [r2, #6]
 8005be6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005be8:	702b      	strb	r3, [r5, #0]
}
 8005bea:	bd70      	pop	{r4, r5, r6, pc}

08005bec <HAL_TIM_PWM_Init>:
{
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	0004      	movs	r4, r0
    return HAL_ERROR;
 8005bf0:	2001      	movs	r0, #1
  if (htim == NULL)
 8005bf2:	2c00      	cmp	r4, #0
 8005bf4:	d021      	beq.n	8005c3a <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005bf6:	0025      	movs	r5, r4
 8005bf8:	353d      	adds	r5, #61	@ 0x3d
 8005bfa:	782b      	ldrb	r3, [r5, #0]
 8005bfc:	b2da      	uxtb	r2, r3
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d105      	bne.n	8005c0e <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8005c02:	0023      	movs	r3, r4
 8005c04:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005c06:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8005c08:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8005c0a:	f7ff ff77 	bl	8005afc <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005c0e:	2302      	movs	r3, #2
 8005c10:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c12:	6820      	ldr	r0, [r4, #0]
 8005c14:	1d21      	adds	r1, r4, #4
 8005c16:	f7ff ff73 	bl	8005b00 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c1a:	0022      	movs	r2, r4
 8005c1c:	2301      	movs	r3, #1
  return HAL_OK;
 8005c1e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c20:	3246      	adds	r2, #70	@ 0x46
 8005c22:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c24:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c26:	3a08      	subs	r2, #8
 8005c28:	7013      	strb	r3, [r2, #0]
 8005c2a:	7053      	strb	r3, [r2, #1]
 8005c2c:	7093      	strb	r3, [r2, #2]
 8005c2e:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c30:	7113      	strb	r3, [r2, #4]
 8005c32:	7153      	strb	r3, [r2, #5]
 8005c34:	7193      	strb	r3, [r2, #6]
 8005c36:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005c38:	702b      	strb	r3, [r5, #0]
}
 8005c3a:	bd70      	pop	{r4, r5, r6, pc}

08005c3c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c3c:	2210      	movs	r2, #16
{
 8005c3e:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8005c40:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c42:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c44:	4c17      	ldr	r4, [pc, #92]	@ (8005ca4 <TIM_OC2_SetConfig+0x68>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c46:	4393      	bics	r3, r2
 8005c48:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005c4a:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005c4c:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c4e:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c50:	680c      	ldr	r4, [r1, #0]
 8005c52:	0224      	lsls	r4, r4, #8
 8005c54:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8005c56:	2320      	movs	r3, #32
 8005c58:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c5a:	688b      	ldr	r3, [r1, #8]
 8005c5c:	011b      	lsls	r3, r3, #4
 8005c5e:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c60:	4d11      	ldr	r5, [pc, #68]	@ (8005ca8 <TIM_OC2_SetConfig+0x6c>)
 8005c62:	42a8      	cmp	r0, r5
 8005c64:	d10f      	bne.n	8005c86 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c66:	2580      	movs	r5, #128	@ 0x80
 8005c68:	43ab      	bics	r3, r5
 8005c6a:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c6c:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c6e:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c70:	011b      	lsls	r3, r3, #4
 8005c72:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c74:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c76:	4d0d      	ldr	r5, [pc, #52]	@ (8005cac <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c78:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c7a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c7c:	694a      	ldr	r2, [r1, #20]
 8005c7e:	4332      	orrs	r2, r6
 8005c80:	0092      	lsls	r2, r2, #2
 8005c82:	432a      	orrs	r2, r5
 8005c84:	e008      	b.n	8005c98 <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c86:	4d0a      	ldr	r5, [pc, #40]	@ (8005cb0 <TIM_OC2_SetConfig+0x74>)
 8005c88:	42a8      	cmp	r0, r5
 8005c8a:	d0f4      	beq.n	8005c76 <TIM_OC2_SetConfig+0x3a>
 8005c8c:	4d09      	ldr	r5, [pc, #36]	@ (8005cb4 <TIM_OC2_SetConfig+0x78>)
 8005c8e:	42a8      	cmp	r0, r5
 8005c90:	d0f1      	beq.n	8005c76 <TIM_OC2_SetConfig+0x3a>
 8005c92:	4d09      	ldr	r5, [pc, #36]	@ (8005cb8 <TIM_OC2_SetConfig+0x7c>)
 8005c94:	42a8      	cmp	r0, r5
 8005c96:	d0ee      	beq.n	8005c76 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8005c98:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8005c9a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005c9c:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005c9e:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8005ca0:	6203      	str	r3, [r0, #32]
}
 8005ca2:	bd70      	pop	{r4, r5, r6, pc}
 8005ca4:	ffff8cff 	.word	0xffff8cff
 8005ca8:	40012c00 	.word	0x40012c00
 8005cac:	fffff3ff 	.word	0xfffff3ff
 8005cb0:	40014000 	.word	0x40014000
 8005cb4:	40014400 	.word	0x40014400
 8005cb8:	40014800 	.word	0x40014800

08005cbc <HAL_TIM_PWM_ConfigChannel>:
{
 8005cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8005cbe:	0006      	movs	r6, r0
 8005cc0:	363c      	adds	r6, #60	@ 0x3c
{
 8005cc2:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8005cc4:	7832      	ldrb	r2, [r6, #0]
{
 8005cc6:	0003      	movs	r3, r0
 8005cc8:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8005cca:	2002      	movs	r0, #2
 8005ccc:	2a01      	cmp	r2, #1
 8005cce:	d00a      	beq.n	8005ce6 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8005cd0:	3801      	subs	r0, #1
 8005cd2:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 8005cd4:	2d08      	cmp	r5, #8
 8005cd6:	d03f      	beq.n	8005d58 <HAL_TIM_PWM_ConfigChannel+0x9c>
 8005cd8:	d806      	bhi.n	8005ce8 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8005cda:	2d00      	cmp	r5, #0
 8005cdc:	d019      	beq.n	8005d12 <HAL_TIM_PWM_ConfigChannel+0x56>
 8005cde:	2d04      	cmp	r5, #4
 8005ce0:	d029      	beq.n	8005d36 <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	7033      	strb	r3, [r6, #0]
}
 8005ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8005ce8:	2d0c      	cmp	r5, #12
 8005cea:	d1fa      	bne.n	8005ce2 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005cec:	681d      	ldr	r5, [r3, #0]
 8005cee:	0028      	movs	r0, r5
 8005cf0:	f7ff fe9e 	bl	8005a30 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005cf4:	2380      	movs	r3, #128	@ 0x80
 8005cf6:	69ea      	ldr	r2, [r5, #28]
 8005cf8:	011b      	lsls	r3, r3, #4
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005cfe:	69eb      	ldr	r3, [r5, #28]
 8005d00:	4a1d      	ldr	r2, [pc, #116]	@ (8005d78 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8005d02:	4013      	ands	r3, r2
 8005d04:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d06:	6923      	ldr	r3, [r4, #16]
 8005d08:	69ea      	ldr	r2, [r5, #28]
 8005d0a:	021b      	lsls	r3, r3, #8
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	61eb      	str	r3, [r5, #28]
      break;
 8005d10:	e00f      	b.n	8005d32 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d12:	681d      	ldr	r5, [r3, #0]
 8005d14:	0028      	movs	r0, r5
 8005d16:	f7ff fe0f 	bl	8005938 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d1a:	2308      	movs	r3, #8
 8005d1c:	69aa      	ldr	r2, [r5, #24]
 8005d1e:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d20:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d22:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d24:	69ab      	ldr	r3, [r5, #24]
 8005d26:	4393      	bics	r3, r2
 8005d28:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d2a:	69ab      	ldr	r3, [r5, #24]
 8005d2c:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005d32:	2000      	movs	r0, #0
 8005d34:	e7d5      	b.n	8005ce2 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d36:	681d      	ldr	r5, [r3, #0]
 8005d38:	0028      	movs	r0, r5
 8005d3a:	f7ff ff7f 	bl	8005c3c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d3e:	2380      	movs	r3, #128	@ 0x80
 8005d40:	69aa      	ldr	r2, [r5, #24]
 8005d42:	011b      	lsls	r3, r3, #4
 8005d44:	4313      	orrs	r3, r2
 8005d46:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d48:	69ab      	ldr	r3, [r5, #24]
 8005d4a:	4a0b      	ldr	r2, [pc, #44]	@ (8005d78 <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d50:	6923      	ldr	r3, [r4, #16]
 8005d52:	69aa      	ldr	r2, [r5, #24]
 8005d54:	021b      	lsls	r3, r3, #8
 8005d56:	e7ea      	b.n	8005d2e <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d58:	681f      	ldr	r7, [r3, #0]
 8005d5a:	0038      	movs	r0, r7
 8005d5c:	f7ff fe24 	bl	80059a8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d60:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	431d      	orrs	r5, r3
 8005d66:	61fd      	str	r5, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	4393      	bics	r3, r2
 8005d6c:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	6922      	ldr	r2, [r4, #16]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	61fb      	str	r3, [r7, #28]
      break;
 8005d76:	e7dc      	b.n	8005d32 <HAL_TIM_PWM_ConfigChannel+0x76>
 8005d78:	fffffbff 	.word	0xfffffbff

08005d7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d7c:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d7e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d80:	4d03      	ldr	r5, [pc, #12]	@ (8005d90 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d82:	430a      	orrs	r2, r1
 8005d84:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d86:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d8c:	6083      	str	r3, [r0, #8]
}
 8005d8e:	bd30      	pop	{r4, r5, pc}
 8005d90:	ffff00ff 	.word	0xffff00ff

08005d94 <HAL_TIM_ConfigClockSource>:
{
 8005d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8005d96:	0005      	movs	r5, r0
 8005d98:	2202      	movs	r2, #2
 8005d9a:	353c      	adds	r5, #60	@ 0x3c
 8005d9c:	782c      	ldrb	r4, [r5, #0]
{
 8005d9e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8005da0:	0010      	movs	r0, r2
 8005da2:	2c01      	cmp	r4, #1
 8005da4:	d01b      	beq.n	8005dde <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005da6:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8005da8:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8005daa:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8005dac:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005dae:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005db0:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005db2:	4a41      	ldr	r2, [pc, #260]	@ (8005eb8 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8005db4:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005db6:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8005db8:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8005dba:	680b      	ldr	r3, [r1, #0]
 8005dbc:	2b60      	cmp	r3, #96	@ 0x60
 8005dbe:	d04e      	beq.n	8005e5e <HAL_TIM_ConfigClockSource+0xca>
 8005dc0:	d82d      	bhi.n	8005e1e <HAL_TIM_ConfigClockSource+0x8a>
 8005dc2:	2b40      	cmp	r3, #64	@ 0x40
 8005dc4:	d062      	beq.n	8005e8c <HAL_TIM_ConfigClockSource+0xf8>
 8005dc6:	d813      	bhi.n	8005df0 <HAL_TIM_ConfigClockSource+0x5c>
 8005dc8:	2b20      	cmp	r3, #32
 8005dca:	d00b      	beq.n	8005de4 <HAL_TIM_ConfigClockSource+0x50>
 8005dcc:	d808      	bhi.n	8005de0 <HAL_TIM_ConfigClockSource+0x4c>
 8005dce:	2210      	movs	r2, #16
 8005dd0:	0019      	movs	r1, r3
 8005dd2:	4391      	bics	r1, r2
 8005dd4:	d006      	beq.n	8005de4 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8005dda:	2300      	movs	r3, #0
 8005ddc:	702b      	strb	r3, [r5, #0]
}
 8005dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8005de0:	2b30      	cmp	r3, #48	@ 0x30
 8005de2:	d1f8      	bne.n	8005dd6 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr &= ~TIM_SMCR_TS;
 8005de4:	2170      	movs	r1, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8005de6:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005de8:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dea:	4313      	orrs	r3, r2
 8005dec:	2207      	movs	r2, #7
 8005dee:	e028      	b.n	8005e42 <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8005df0:	2b50      	cmp	r3, #80	@ 0x50
 8005df2:	d1f0      	bne.n	8005dd6 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8005df4:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005df6:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8005df8:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dfa:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dfc:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dfe:	4387      	bics	r7, r0
 8005e00:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e02:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8005e04:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e06:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e08:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e0a:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8005e0c:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e0e:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e10:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8005e12:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 8005e14:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005e16:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e18:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e1a:	3b19      	subs	r3, #25
 8005e1c:	e011      	b.n	8005e42 <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 8005e1e:	2280      	movs	r2, #128	@ 0x80
 8005e20:	0152      	lsls	r2, r2, #5
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d00f      	beq.n	8005e46 <HAL_TIM_ConfigClockSource+0xb2>
 8005e26:	2280      	movs	r2, #128	@ 0x80
 8005e28:	0192      	lsls	r2, r2, #6
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d00d      	beq.n	8005e4a <HAL_TIM_ConfigClockSource+0xb6>
 8005e2e:	2b70      	cmp	r3, #112	@ 0x70
 8005e30:	d1d1      	bne.n	8005dd6 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8005e32:	68cb      	ldr	r3, [r1, #12]
 8005e34:	684a      	ldr	r2, [r1, #4]
 8005e36:	0020      	movs	r0, r4
 8005e38:	6889      	ldr	r1, [r1, #8]
 8005e3a:	f7ff ff9f 	bl	8005d7c <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e3e:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 8005e40:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e42:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8005e44:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005e46:	2000      	movs	r0, #0
 8005e48:	e7c5      	b.n	8005dd6 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8005e4a:	68cb      	ldr	r3, [r1, #12]
 8005e4c:	684a      	ldr	r2, [r1, #4]
 8005e4e:	0020      	movs	r0, r4
 8005e50:	6889      	ldr	r1, [r1, #8]
 8005e52:	f7ff ff93 	bl	8005d7c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e56:	2380      	movs	r3, #128	@ 0x80
 8005e58:	68a2      	ldr	r2, [r4, #8]
 8005e5a:	01db      	lsls	r3, r3, #7
 8005e5c:	e7f1      	b.n	8005e42 <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e5e:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 8005e60:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005e62:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8005e64:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e66:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e68:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e6a:	43b8      	bics	r0, r7
 8005e6c:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e6e:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e70:	4f12      	ldr	r7, [pc, #72]	@ (8005ebc <HAL_TIM_ConfigClockSource+0x128>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e72:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e74:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e76:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e78:	20a0      	movs	r0, #160	@ 0xa0
 8005e7a:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e7c:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8005e7e:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8005e80:	6223      	str	r3, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e82:	2370      	movs	r3, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8005e84:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e86:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e88:	3b09      	subs	r3, #9
 8005e8a:	e7da      	b.n	8005e42 <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8005e8c:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005e8e:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8005e90:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e92:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e94:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e96:	4387      	bics	r7, r0
 8005e98:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e9a:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8005e9c:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e9e:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ea0:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ea2:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8005ea4:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ea6:	2370      	movs	r3, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ea8:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8005eaa:	430a      	orrs	r2, r1
  TIMx->CCER = tmpccer;
 8005eac:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005eae:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005eb0:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005eb2:	3b29      	subs	r3, #41	@ 0x29
 8005eb4:	e7c5      	b.n	8005e42 <HAL_TIM_ConfigClockSource+0xae>
 8005eb6:	46c0      	nop			@ (mov r8, r8)
 8005eb8:	ffff0088 	.word	0xffff0088
 8005ebc:	ffff0fff 	.word	0xffff0fff

08005ec0 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ec0:	231f      	movs	r3, #31
{
 8005ec2:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ec4:	2401      	movs	r4, #1
 8005ec6:	4019      	ands	r1, r3
 8005ec8:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005eca:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8005ecc:	6a03      	ldr	r3, [r0, #32]
 8005ece:	43a3      	bics	r3, r4
 8005ed0:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ed2:	6a03      	ldr	r3, [r0, #32]
 8005ed4:	431a      	orrs	r2, r3
 8005ed6:	6202      	str	r2, [r0, #32]
}
 8005ed8:	bd10      	pop	{r4, pc}
	...

08005edc <HAL_TIM_OC_Start>:
{
 8005edc:	0002      	movs	r2, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ede:	0003      	movs	r3, r0
{
 8005ee0:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ee2:	2900      	cmp	r1, #0
 8005ee4:	d109      	bne.n	8005efa <HAL_TIM_OC_Start+0x1e>
 8005ee6:	333e      	adds	r3, #62	@ 0x3e
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	3b01      	subs	r3, #1
 8005eec:	1e58      	subs	r0, r3, #1
 8005eee:	4183      	sbcs	r3, r0
 8005ef0:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 8005ef2:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00a      	beq.n	8005f0e <HAL_TIM_OC_Start+0x32>
}
 8005ef8:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005efa:	2904      	cmp	r1, #4
 8005efc:	d101      	bne.n	8005f02 <HAL_TIM_OC_Start+0x26>
 8005efe:	333f      	adds	r3, #63	@ 0x3f
 8005f00:	e7f2      	b.n	8005ee8 <HAL_TIM_OC_Start+0xc>
 8005f02:	2908      	cmp	r1, #8
 8005f04:	d101      	bne.n	8005f0a <HAL_TIM_OC_Start+0x2e>
 8005f06:	3340      	adds	r3, #64	@ 0x40
 8005f08:	e7ee      	b.n	8005ee8 <HAL_TIM_OC_Start+0xc>
 8005f0a:	3341      	adds	r3, #65	@ 0x41
 8005f0c:	e7ec      	b.n	8005ee8 <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f0e:	2302      	movs	r3, #2
 8005f10:	0010      	movs	r0, r2
 8005f12:	2900      	cmp	r1, #0
 8005f14:	d123      	bne.n	8005f5e <HAL_TIM_OC_Start+0x82>
 8005f16:	303e      	adds	r0, #62	@ 0x3e
 8005f18:	7003      	strb	r3, [r0, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f1a:	6814      	ldr	r4, [r2, #0]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	0020      	movs	r0, r4
 8005f20:	f7ff ffce 	bl	8005ec0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f24:	4a18      	ldr	r2, [pc, #96]	@ (8005f88 <HAL_TIM_OC_Start+0xac>)
 8005f26:	4294      	cmp	r4, r2
 8005f28:	d008      	beq.n	8005f3c <HAL_TIM_OC_Start+0x60>
 8005f2a:	4b18      	ldr	r3, [pc, #96]	@ (8005f8c <HAL_TIM_OC_Start+0xb0>)
 8005f2c:	429c      	cmp	r4, r3
 8005f2e:	d005      	beq.n	8005f3c <HAL_TIM_OC_Start+0x60>
 8005f30:	4b17      	ldr	r3, [pc, #92]	@ (8005f90 <HAL_TIM_OC_Start+0xb4>)
 8005f32:	429c      	cmp	r4, r3
 8005f34:	d002      	beq.n	8005f3c <HAL_TIM_OC_Start+0x60>
 8005f36:	4b17      	ldr	r3, [pc, #92]	@ (8005f94 <HAL_TIM_OC_Start+0xb8>)
 8005f38:	429c      	cmp	r4, r3
 8005f3a:	d11a      	bne.n	8005f72 <HAL_TIM_OC_Start+0x96>
    __HAL_TIM_MOE_ENABLE(htim);
 8005f3c:	2380      	movs	r3, #128	@ 0x80
 8005f3e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005f40:	021b      	lsls	r3, r3, #8
 8005f42:	430b      	orrs	r3, r1
 8005f44:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f46:	4294      	cmp	r4, r2
 8005f48:	d002      	beq.n	8005f50 <HAL_TIM_OC_Start+0x74>
 8005f4a:	4b10      	ldr	r3, [pc, #64]	@ (8005f8c <HAL_TIM_OC_Start+0xb0>)
 8005f4c:	429c      	cmp	r4, r3
 8005f4e:	d116      	bne.n	8005f7e <HAL_TIM_OC_Start+0xa2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f50:	2207      	movs	r2, #7
 8005f52:	68a3      	ldr	r3, [r4, #8]
 8005f54:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f56:	2b06      	cmp	r3, #6
 8005f58:	d111      	bne.n	8005f7e <HAL_TIM_OC_Start+0xa2>
  return HAL_OK;
 8005f5a:	2000      	movs	r0, #0
 8005f5c:	e7cc      	b.n	8005ef8 <HAL_TIM_OC_Start+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f5e:	2904      	cmp	r1, #4
 8005f60:	d101      	bne.n	8005f66 <HAL_TIM_OC_Start+0x8a>
 8005f62:	303f      	adds	r0, #63	@ 0x3f
 8005f64:	e7d8      	b.n	8005f18 <HAL_TIM_OC_Start+0x3c>
 8005f66:	2908      	cmp	r1, #8
 8005f68:	d101      	bne.n	8005f6e <HAL_TIM_OC_Start+0x92>
 8005f6a:	3040      	adds	r0, #64	@ 0x40
 8005f6c:	e7d4      	b.n	8005f18 <HAL_TIM_OC_Start+0x3c>
 8005f6e:	3041      	adds	r0, #65	@ 0x41
 8005f70:	e7d2      	b.n	8005f18 <HAL_TIM_OC_Start+0x3c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f72:	2380      	movs	r3, #128	@ 0x80
 8005f74:	05db      	lsls	r3, r3, #23
 8005f76:	429c      	cmp	r4, r3
 8005f78:	d0ea      	beq.n	8005f50 <HAL_TIM_OC_Start+0x74>
 8005f7a:	4b07      	ldr	r3, [pc, #28]	@ (8005f98 <HAL_TIM_OC_Start+0xbc>)
 8005f7c:	e7e6      	b.n	8005f4c <HAL_TIM_OC_Start+0x70>
      __HAL_TIM_ENABLE(htim);
 8005f7e:	2301      	movs	r3, #1
 8005f80:	6822      	ldr	r2, [r4, #0]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	6023      	str	r3, [r4, #0]
 8005f86:	e7e8      	b.n	8005f5a <HAL_TIM_OC_Start+0x7e>
 8005f88:	40012c00 	.word	0x40012c00
 8005f8c:	40014000 	.word	0x40014000
 8005f90:	40014400 	.word	0x40014400
 8005f94:	40014800 	.word	0x40014800
 8005f98:	40000400 	.word	0x40000400

08005f9c <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8005f9c:	b510      	push	{r4, lr}
 8005f9e:	f7ff ff9d 	bl	8005edc <HAL_TIM_OC_Start>
 8005fa2:	bd10      	pop	{r4, pc}

08005fa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fa4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fa6:	0004      	movs	r4, r0
 8005fa8:	2202      	movs	r2, #2
 8005faa:	343c      	adds	r4, #60	@ 0x3c
 8005fac:	7825      	ldrb	r5, [r4, #0]
{
 8005fae:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8005fb0:	0010      	movs	r0, r2
 8005fb2:	2d01      	cmp	r5, #1
 8005fb4:	d020      	beq.n	8005ff8 <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fb6:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fb8:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8005fba:	353d      	adds	r5, #61	@ 0x3d
 8005fbc:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8005fc2:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fc4:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fc6:	680e      	ldr	r6, [r1, #0]
 8005fc8:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fca:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fcc:	480b      	ldr	r0, [pc, #44]	@ (8005ffc <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8005fce:	4283      	cmp	r3, r0
 8005fd0:	d009      	beq.n	8005fe6 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8005fd2:	2080      	movs	r0, #128	@ 0x80
 8005fd4:	05c0      	lsls	r0, r0, #23
 8005fd6:	4283      	cmp	r3, r0
 8005fd8:	d005      	beq.n	8005fe6 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8005fda:	4809      	ldr	r0, [pc, #36]	@ (8006000 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8005fdc:	4283      	cmp	r3, r0
 8005fde:	d002      	beq.n	8005fe6 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8005fe0:	4808      	ldr	r0, [pc, #32]	@ (8006004 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8005fe2:	4283      	cmp	r3, r0
 8005fe4:	d104      	bne.n	8005ff0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fe6:	2080      	movs	r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fe8:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fea:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fec:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ff0:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8005ff2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005ff4:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8005ff6:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8005ff8:	bd70      	pop	{r4, r5, r6, pc}
 8005ffa:	46c0      	nop			@ (mov r8, r8)
 8005ffc:	40012c00 	.word	0x40012c00
 8006000:	40000400 	.word	0x40000400
 8006004:	40014000 	.word	0x40014000

08006008 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006008:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800600a:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800600e:	2201      	movs	r2, #1
 8006010:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006014:	6801      	ldr	r1, [r0, #0]
 8006016:	4d12      	ldr	r5, [pc, #72]	@ (8006060 <UART_EndRxTransfer+0x58>)
 8006018:	680b      	ldr	r3, [r1, #0]
 800601a:	402b      	ands	r3, r5
 800601c:	600b      	str	r3, [r1, #0]
 800601e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006022:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006026:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800602a:	6801      	ldr	r1, [r0, #0]
 800602c:	688b      	ldr	r3, [r1, #8]
 800602e:	4393      	bics	r3, r2
 8006030:	608b      	str	r3, [r1, #8]
 8006032:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006036:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8006038:	4293      	cmp	r3, r2
 800603a:	d10a      	bne.n	8006052 <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800603c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006040:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006044:	2410      	movs	r4, #16
 8006046:	6802      	ldr	r2, [r0, #0]
 8006048:	6813      	ldr	r3, [r2, #0]
 800604a:	43a3      	bics	r3, r4
 800604c:	6013      	str	r3, [r2, #0]
 800604e:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006052:	2220      	movs	r2, #32
 8006054:	1d03      	adds	r3, r0, #4
 8006056:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006058:	2300      	movs	r3, #0
 800605a:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800605c:	6683      	str	r3, [r0, #104]	@ 0x68
}
 800605e:	bd30      	pop	{r4, r5, pc}
 8006060:	fffffedf 	.word	0xfffffedf

08006064 <UART_SetConfig>:
{
 8006064:	b570      	push	{r4, r5, r6, lr}
 8006066:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006068:	6925      	ldr	r5, [r4, #16]
 800606a:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800606c:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800606e:	4329      	orrs	r1, r5
 8006070:	6965      	ldr	r5, [r4, #20]
 8006072:	69c3      	ldr	r3, [r0, #28]
 8006074:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006076:	6810      	ldr	r0, [r2, #0]
 8006078:	4d51      	ldr	r5, [pc, #324]	@ (80061c0 <UART_SetConfig+0x15c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800607a:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800607c:	4028      	ands	r0, r5
 800607e:	4301      	orrs	r1, r0
 8006080:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006082:	6851      	ldr	r1, [r2, #4]
 8006084:	484f      	ldr	r0, [pc, #316]	@ (80061c4 <UART_SetConfig+0x160>)
  tmpreg |= huart->Init.OneBitSampling;
 8006086:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006088:	4001      	ands	r1, r0
 800608a:	68e0      	ldr	r0, [r4, #12]
 800608c:	4301      	orrs	r1, r0
 800608e:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006090:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006092:	6890      	ldr	r0, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8006094:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006096:	4d4c      	ldr	r5, [pc, #304]	@ (80061c8 <UART_SetConfig+0x164>)
 8006098:	4028      	ands	r0, r5
 800609a:	4301      	orrs	r1, r0
 800609c:	6091      	str	r1, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800609e:	494b      	ldr	r1, [pc, #300]	@ (80061cc <UART_SetConfig+0x168>)
 80060a0:	428a      	cmp	r2, r1
 80060a2:	d116      	bne.n	80060d2 <UART_SetConfig+0x6e>
 80060a4:	2103      	movs	r1, #3
 80060a6:	4a4a      	ldr	r2, [pc, #296]	@ (80061d0 <UART_SetConfig+0x16c>)
 80060a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80060aa:	400a      	ands	r2, r1
 80060ac:	2a02      	cmp	r2, #2
 80060ae:	d100      	bne.n	80060b2 <UART_SetConfig+0x4e>
 80060b0:	e081      	b.n	80061b6 <UART_SetConfig+0x152>
 80060b2:	428a      	cmp	r2, r1
 80060b4:	d100      	bne.n	80060b8 <UART_SetConfig+0x54>
 80060b6:	e078      	b.n	80061aa <UART_SetConfig+0x146>
 80060b8:	2a01      	cmp	r2, #1
 80060ba:	d019      	beq.n	80060f0 <UART_SetConfig+0x8c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060bc:	2280      	movs	r2, #128	@ 0x80
 80060be:	0212      	lsls	r2, r2, #8
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d100      	bne.n	80060c6 <UART_SetConfig+0x62>
 80060c4:	e06b      	b.n	800619e <UART_SetConfig+0x13a>
        pclk = HAL_RCC_GetPCLK1Freq();
 80060c6:	f7ff fb0b 	bl	80056e0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80060ca:	2800      	cmp	r0, #0
 80060cc:	d100      	bne.n	80060d0 <UART_SetConfig+0x6c>
 80060ce:	e06a      	b.n	80061a6 <UART_SetConfig+0x142>
 80060d0:	e052      	b.n	8006178 <UART_SetConfig+0x114>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060d2:	4940      	ldr	r1, [pc, #256]	@ (80061d4 <UART_SetConfig+0x170>)
 80060d4:	428a      	cmp	r2, r1
 80060d6:	d119      	bne.n	800610c <UART_SetConfig+0xa8>
 80060d8:	21c0      	movs	r1, #192	@ 0xc0
 80060da:	2080      	movs	r0, #128	@ 0x80
 80060dc:	4a3c      	ldr	r2, [pc, #240]	@ (80061d0 <UART_SetConfig+0x16c>)
 80060de:	0289      	lsls	r1, r1, #10
 80060e0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80060e2:	0280      	lsls	r0, r0, #10
 80060e4:	400a      	ands	r2, r1
 80060e6:	4282      	cmp	r2, r0
 80060e8:	d065      	beq.n	80061b6 <UART_SetConfig+0x152>
 80060ea:	d808      	bhi.n	80060fe <UART_SetConfig+0x9a>
 80060ec:	2a00      	cmp	r2, #0
 80060ee:	d0e5      	beq.n	80060bc <UART_SetConfig+0x58>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060f0:	2280      	movs	r2, #128	@ 0x80
 80060f2:	0212      	lsls	r2, r2, #8
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d14c      	bne.n	8006192 <UART_SetConfig+0x12e>
        pclk = HAL_RCC_GetSysClockFreq();
 80060f8:	f7ff fa32 	bl	8005560 <HAL_RCC_GetSysClockFreq>
 80060fc:	e051      	b.n	80061a2 <UART_SetConfig+0x13e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060fe:	428a      	cmp	r2, r1
 8006100:	d053      	beq.n	80061aa <UART_SetConfig+0x146>
        ret = HAL_ERROR;
 8006102:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8006104:	2300      	movs	r3, #0
 8006106:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8006108:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 800610a:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800610c:	2180      	movs	r1, #128	@ 0x80
 800610e:	4832      	ldr	r0, [pc, #200]	@ (80061d8 <UART_SetConfig+0x174>)
 8006110:	0209      	lsls	r1, r1, #8
 8006112:	4282      	cmp	r2, r0
 8006114:	d040      	beq.n	8006198 <UART_SetConfig+0x134>
 8006116:	4831      	ldr	r0, [pc, #196]	@ (80061dc <UART_SetConfig+0x178>)
 8006118:	1812      	adds	r2, r2, r0
 800611a:	1e50      	subs	r0, r2, #1
 800611c:	4182      	sbcs	r2, r0
 800611e:	0110      	lsls	r0, r2, #4
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006120:	428b      	cmp	r3, r1
 8006122:	d11e      	bne.n	8006162 <UART_SetConfig+0xfe>
    switch (clocksource)
 8006124:	2808      	cmp	r0, #8
 8006126:	d8ec      	bhi.n	8006102 <UART_SetConfig+0x9e>
 8006128:	f7f9 fff6 	bl	8000118 <__gnu_thumb1_case_sqi>
 800612c:	eb05eb39 	.word	0xeb05eb39
 8006130:	ebebebe6 	.word	0xebebebe6
 8006134:	06          	.byte	0x06
 8006135:	00          	.byte	0x00
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006136:	4b2a      	ldr	r3, [pc, #168]	@ (80061e0 <UART_SetConfig+0x17c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006138:	6861      	ldr	r1, [r4, #4]
 800613a:	005b      	lsls	r3, r3, #1
 800613c:	0848      	lsrs	r0, r1, #1
 800613e:	1818      	adds	r0, r3, r0
 8006140:	f7fa f808 	bl	8000154 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006144:	0002      	movs	r2, r0
 8006146:	4b27      	ldr	r3, [pc, #156]	@ (80061e4 <UART_SetConfig+0x180>)
 8006148:	3a10      	subs	r2, #16
 800614a:	429a      	cmp	r2, r3
 800614c:	d8d9      	bhi.n	8006102 <UART_SetConfig+0x9e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800614e:	230f      	movs	r3, #15
 8006150:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006152:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006154:	439a      	bics	r2, r3
 8006156:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006158:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 800615a:	6822      	ldr	r2, [r4, #0]
 800615c:	4303      	orrs	r3, r0
 800615e:	60d3      	str	r3, [r2, #12]
 8006160:	e021      	b.n	80061a6 <UART_SetConfig+0x142>
    switch (clocksource)
 8006162:	2808      	cmp	r0, #8
 8006164:	d8cd      	bhi.n	8006102 <UART_SetConfig+0x9e>
 8006166:	f7f9 ffd7 	bl	8000118 <__gnu_thumb1_case_sqi>
 800616a:	ccae      	.short	0xccae
 800616c:	cc14cc24 	.word	0xcc14cc24
 8006170:	cccc      	.short	0xcccc
 8006172:	05          	.byte	0x05
 8006173:	00          	.byte	0x00
 8006174:	2080      	movs	r0, #128	@ 0x80
 8006176:	0200      	lsls	r0, r0, #8
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006178:	6861      	ldr	r1, [r4, #4]
 800617a:	084b      	lsrs	r3, r1, #1
 800617c:	1818      	adds	r0, r3, r0
 800617e:	f7f9 ffe9 	bl	8000154 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006182:	0002      	movs	r2, r0
 8006184:	4b17      	ldr	r3, [pc, #92]	@ (80061e4 <UART_SetConfig+0x180>)
 8006186:	3a10      	subs	r2, #16
 8006188:	429a      	cmp	r2, r3
 800618a:	d8ba      	bhi.n	8006102 <UART_SetConfig+0x9e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	60d8      	str	r0, [r3, #12]
 8006190:	e009      	b.n	80061a6 <UART_SetConfig+0x142>
        pclk = HAL_RCC_GetSysClockFreq();
 8006192:	f7ff f9e5 	bl	8005560 <HAL_RCC_GetSysClockFreq>
        break;
 8006196:	e798      	b.n	80060ca <UART_SetConfig+0x66>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006198:	428b      	cmp	r3, r1
 800619a:	d000      	beq.n	800619e <UART_SetConfig+0x13a>
 800619c:	e793      	b.n	80060c6 <UART_SetConfig+0x62>
        pclk = HAL_RCC_GetPCLK1Freq();
 800619e:	f7ff fa9f 	bl	80056e0 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 80061a2:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 80061a4:	d1c8      	bne.n	8006138 <UART_SetConfig+0xd4>
        pclk = (uint32_t) HSI_VALUE;
 80061a6:	2000      	movs	r0, #0
 80061a8:	e7ac      	b.n	8006104 <UART_SetConfig+0xa0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061aa:	2280      	movs	r2, #128	@ 0x80
 80061ac:	0212      	lsls	r2, r2, #8
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d0c1      	beq.n	8006136 <UART_SetConfig+0xd2>
        pclk = (uint32_t) HSI_VALUE;
 80061b2:	480b      	ldr	r0, [pc, #44]	@ (80061e0 <UART_SetConfig+0x17c>)
 80061b4:	e7e0      	b.n	8006178 <UART_SetConfig+0x114>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061b6:	2080      	movs	r0, #128	@ 0x80
 80061b8:	0200      	lsls	r0, r0, #8
 80061ba:	4283      	cmp	r3, r0
 80061bc:	d1dc      	bne.n	8006178 <UART_SetConfig+0x114>
 80061be:	e7bb      	b.n	8006138 <UART_SetConfig+0xd4>
 80061c0:	efff69f3 	.word	0xefff69f3
 80061c4:	ffffcfff 	.word	0xffffcfff
 80061c8:	fffff4ff 	.word	0xfffff4ff
 80061cc:	40013800 	.word	0x40013800
 80061d0:	40021000 	.word	0x40021000
 80061d4:	40004400 	.word	0x40004400
 80061d8:	40004800 	.word	0x40004800
 80061dc:	bfffb400 	.word	0xbfffb400
 80061e0:	007a1200 	.word	0x007a1200
 80061e4:	0000ffef 	.word	0x0000ffef

080061e8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061e8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 80061ea:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061ec:	071a      	lsls	r2, r3, #28
 80061ee:	d506      	bpl.n	80061fe <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061f0:	6801      	ldr	r1, [r0, #0]
 80061f2:	4c28      	ldr	r4, [pc, #160]	@ (8006294 <UART_AdvFeatureConfig+0xac>)
 80061f4:	684a      	ldr	r2, [r1, #4]
 80061f6:	4022      	ands	r2, r4
 80061f8:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80061fa:	4322      	orrs	r2, r4
 80061fc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061fe:	07da      	lsls	r2, r3, #31
 8006200:	d506      	bpl.n	8006210 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006202:	6801      	ldr	r1, [r0, #0]
 8006204:	4c24      	ldr	r4, [pc, #144]	@ (8006298 <UART_AdvFeatureConfig+0xb0>)
 8006206:	684a      	ldr	r2, [r1, #4]
 8006208:	4022      	ands	r2, r4
 800620a:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 800620c:	4322      	orrs	r2, r4
 800620e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006210:	079a      	lsls	r2, r3, #30
 8006212:	d506      	bpl.n	8006222 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006214:	6801      	ldr	r1, [r0, #0]
 8006216:	4c21      	ldr	r4, [pc, #132]	@ (800629c <UART_AdvFeatureConfig+0xb4>)
 8006218:	684a      	ldr	r2, [r1, #4]
 800621a:	4022      	ands	r2, r4
 800621c:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800621e:	4322      	orrs	r2, r4
 8006220:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006222:	075a      	lsls	r2, r3, #29
 8006224:	d506      	bpl.n	8006234 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006226:	6801      	ldr	r1, [r0, #0]
 8006228:	4c1d      	ldr	r4, [pc, #116]	@ (80062a0 <UART_AdvFeatureConfig+0xb8>)
 800622a:	684a      	ldr	r2, [r1, #4]
 800622c:	4022      	ands	r2, r4
 800622e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8006230:	4322      	orrs	r2, r4
 8006232:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006234:	06da      	lsls	r2, r3, #27
 8006236:	d506      	bpl.n	8006246 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006238:	6801      	ldr	r1, [r0, #0]
 800623a:	4c1a      	ldr	r4, [pc, #104]	@ (80062a4 <UART_AdvFeatureConfig+0xbc>)
 800623c:	688a      	ldr	r2, [r1, #8]
 800623e:	4022      	ands	r2, r4
 8006240:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8006242:	4322      	orrs	r2, r4
 8006244:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006246:	069a      	lsls	r2, r3, #26
 8006248:	d506      	bpl.n	8006258 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800624a:	6801      	ldr	r1, [r0, #0]
 800624c:	4c16      	ldr	r4, [pc, #88]	@ (80062a8 <UART_AdvFeatureConfig+0xc0>)
 800624e:	688a      	ldr	r2, [r1, #8]
 8006250:	4022      	ands	r2, r4
 8006252:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8006254:	4322      	orrs	r2, r4
 8006256:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006258:	065a      	lsls	r2, r3, #25
 800625a:	d510      	bpl.n	800627e <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800625c:	6801      	ldr	r1, [r0, #0]
 800625e:	4d13      	ldr	r5, [pc, #76]	@ (80062ac <UART_AdvFeatureConfig+0xc4>)
 8006260:	684a      	ldr	r2, [r1, #4]
 8006262:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8006264:	402a      	ands	r2, r5
 8006266:	4322      	orrs	r2, r4
 8006268:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800626a:	2280      	movs	r2, #128	@ 0x80
 800626c:	0352      	lsls	r2, r2, #13
 800626e:	4294      	cmp	r4, r2
 8006270:	d105      	bne.n	800627e <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006272:	684a      	ldr	r2, [r1, #4]
 8006274:	4c0e      	ldr	r4, [pc, #56]	@ (80062b0 <UART_AdvFeatureConfig+0xc8>)
 8006276:	4022      	ands	r2, r4
 8006278:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800627a:	4322      	orrs	r2, r4
 800627c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800627e:	061b      	lsls	r3, r3, #24
 8006280:	d506      	bpl.n	8006290 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006282:	6802      	ldr	r2, [r0, #0]
 8006284:	490b      	ldr	r1, [pc, #44]	@ (80062b4 <UART_AdvFeatureConfig+0xcc>)
 8006286:	6853      	ldr	r3, [r2, #4]
 8006288:	400b      	ands	r3, r1
 800628a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800628c:	430b      	orrs	r3, r1
 800628e:	6053      	str	r3, [r2, #4]
}
 8006290:	bd30      	pop	{r4, r5, pc}
 8006292:	46c0      	nop			@ (mov r8, r8)
 8006294:	ffff7fff 	.word	0xffff7fff
 8006298:	fffdffff 	.word	0xfffdffff
 800629c:	fffeffff 	.word	0xfffeffff
 80062a0:	fffbffff 	.word	0xfffbffff
 80062a4:	ffffefff 	.word	0xffffefff
 80062a8:	ffffdfff 	.word	0xffffdfff
 80062ac:	ffefffff 	.word	0xffefffff
 80062b0:	ff9fffff 	.word	0xff9fffff
 80062b4:	fff7ffff 	.word	0xfff7ffff

080062b8 <UART_WaitOnFlagUntilTimeout>:
{
 80062b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062ba:	0004      	movs	r4, r0
 80062bc:	000d      	movs	r5, r1
 80062be:	0017      	movs	r7, r2
 80062c0:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062c2:	6822      	ldr	r2, [r4, #0]
 80062c4:	69d3      	ldr	r3, [r2, #28]
 80062c6:	402b      	ands	r3, r5
 80062c8:	1b5b      	subs	r3, r3, r5
 80062ca:	4259      	negs	r1, r3
 80062cc:	414b      	adcs	r3, r1
 80062ce:	42bb      	cmp	r3, r7
 80062d0:	d001      	beq.n	80062d6 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80062d2:	2000      	movs	r0, #0
 80062d4:	e025      	b.n	8006322 <UART_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 80062d6:	9b08      	ldr	r3, [sp, #32]
 80062d8:	3301      	adds	r3, #1
 80062da:	d0f3      	beq.n	80062c4 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062dc:	f7fd f864 	bl	80033a8 <HAL_GetTick>
 80062e0:	9b00      	ldr	r3, [sp, #0]
 80062e2:	1ac0      	subs	r0, r0, r3
 80062e4:	9b08      	ldr	r3, [sp, #32]
 80062e6:	4298      	cmp	r0, r3
 80062e8:	d82c      	bhi.n	8006344 <UART_WaitOnFlagUntilTimeout+0x8c>
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d02a      	beq.n	8006344 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80062ee:	6823      	ldr	r3, [r4, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	0752      	lsls	r2, r2, #29
 80062f4:	d5e5      	bpl.n	80062c2 <UART_WaitOnFlagUntilTimeout+0xa>
 80062f6:	002a      	movs	r2, r5
 80062f8:	2140      	movs	r1, #64	@ 0x40
 80062fa:	3a40      	subs	r2, #64	@ 0x40
 80062fc:	438a      	bics	r2, r1
 80062fe:	d0e0      	beq.n	80062c2 <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006300:	69da      	ldr	r2, [r3, #28]
 8006302:	2608      	movs	r6, #8
 8006304:	0011      	movs	r1, r2
 8006306:	4031      	ands	r1, r6
 8006308:	9101      	str	r1, [sp, #4]
 800630a:	4232      	tst	r2, r6
 800630c:	d00a      	beq.n	8006324 <UART_WaitOnFlagUntilTimeout+0x6c>
          UART_EndRxTransfer(huart);
 800630e:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006310:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 8006312:	f7ff fe79 	bl	8006008 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006316:	19a3      	adds	r3, r4, r6
 8006318:	67de      	str	r6, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 800631a:	2300      	movs	r3, #0
          return HAL_ERROR;
 800631c:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 800631e:	3478      	adds	r4, #120	@ 0x78
 8006320:	7023      	strb	r3, [r4, #0]
}
 8006322:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006324:	2280      	movs	r2, #128	@ 0x80
 8006326:	69d9      	ldr	r1, [r3, #28]
 8006328:	0112      	lsls	r2, r2, #4
 800632a:	4211      	tst	r1, r2
 800632c:	d0c9      	beq.n	80062c2 <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800632e:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8006330:	0020      	movs	r0, r4
 8006332:	f7ff fe69 	bl	8006008 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006336:	0023      	movs	r3, r4
 8006338:	2220      	movs	r2, #32
 800633a:	3308      	adds	r3, #8
 800633c:	67da      	str	r2, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 800633e:	9b01      	ldr	r3, [sp, #4]
 8006340:	3478      	adds	r4, #120	@ 0x78
 8006342:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8006344:	2003      	movs	r0, #3
 8006346:	e7ec      	b.n	8006322 <UART_WaitOnFlagUntilTimeout+0x6a>

08006348 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006348:	0003      	movs	r3, r0
{
 800634a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800634c:	2500      	movs	r5, #0
{
 800634e:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006350:	3308      	adds	r3, #8
 8006352:	67dd      	str	r5, [r3, #124]	@ 0x7c
  tickstart = HAL_GetTick();
 8006354:	f7fd f828 	bl	80033a8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006358:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800635a:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	071b      	lsls	r3, r3, #28
 8006360:	d51d      	bpl.n	800639e <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006362:	2180      	movs	r1, #128	@ 0x80
 8006364:	4b26      	ldr	r3, [pc, #152]	@ (8006400 <UART_CheckIdleState+0xb8>)
 8006366:	002a      	movs	r2, r5
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	0389      	lsls	r1, r1, #14
 800636c:	0003      	movs	r3, r0
 800636e:	0020      	movs	r0, r4
 8006370:	f7ff ffa2 	bl	80062b8 <UART_WaitOnFlagUntilTimeout>
 8006374:	42a8      	cmp	r0, r5
 8006376:	d012      	beq.n	800639e <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006378:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800637c:	2301      	movs	r3, #1
 800637e:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006382:	2080      	movs	r0, #128	@ 0x80
 8006384:	6822      	ldr	r2, [r4, #0]
 8006386:	6813      	ldr	r3, [r2, #0]
 8006388:	4383      	bics	r3, r0
 800638a:	6013      	str	r3, [r2, #0]
 800638c:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8006390:	2320      	movs	r3, #32
 8006392:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8006394:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8006396:	2300      	movs	r3, #0
 8006398:	3478      	adds	r4, #120	@ 0x78
 800639a:	7023      	strb	r3, [r4, #0]
}
 800639c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800639e:	0025      	movs	r5, r4
 80063a0:	cd08      	ldmia	r5!, {r3}
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	075b      	lsls	r3, r3, #29
 80063a6:	d523      	bpl.n	80063f0 <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063a8:	2180      	movs	r1, #128	@ 0x80
 80063aa:	4b15      	ldr	r3, [pc, #84]	@ (8006400 <UART_CheckIdleState+0xb8>)
 80063ac:	2200      	movs	r2, #0
 80063ae:	9300      	str	r3, [sp, #0]
 80063b0:	0020      	movs	r0, r4
 80063b2:	0033      	movs	r3, r6
 80063b4:	03c9      	lsls	r1, r1, #15
 80063b6:	f7ff ff7f 	bl	80062b8 <UART_WaitOnFlagUntilTimeout>
 80063ba:	2800      	cmp	r0, #0
 80063bc:	d018      	beq.n	80063f0 <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063be:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063c2:	2201      	movs	r2, #1
 80063c4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063c8:	6821      	ldr	r1, [r4, #0]
 80063ca:	4e0e      	ldr	r6, [pc, #56]	@ (8006404 <UART_CheckIdleState+0xbc>)
 80063cc:	680b      	ldr	r3, [r1, #0]
 80063ce:	4033      	ands	r3, r6
 80063d0:	600b      	str	r3, [r1, #0]
 80063d2:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063d6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063da:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063de:	6821      	ldr	r1, [r4, #0]
 80063e0:	688b      	ldr	r3, [r1, #8]
 80063e2:	4393      	bics	r3, r2
 80063e4:	608b      	str	r3, [r1, #8]
 80063e6:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 80063ea:	2320      	movs	r3, #32
 80063ec:	67eb      	str	r3, [r5, #124]	@ 0x7c
      return HAL_TIMEOUT;
 80063ee:	e7d1      	b.n	8006394 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 80063f0:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063f2:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80063f4:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80063f6:	67eb      	str	r3, [r5, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063f8:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063fa:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 80063fc:	e7cb      	b.n	8006396 <UART_CheckIdleState+0x4e>
 80063fe:	46c0      	nop			@ (mov r8, r8)
 8006400:	01ffffff 	.word	0x01ffffff
 8006404:	fffffedf 	.word	0xfffffedf

08006408 <HAL_UART_Init>:
{
 8006408:	b510      	push	{r4, lr}
 800640a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800640c:	d101      	bne.n	8006412 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800640e:	2001      	movs	r0, #1
}
 8006410:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8006412:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8006414:	2b00      	cmp	r3, #0
 8006416:	d104      	bne.n	8006422 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 8006418:	0002      	movs	r2, r0
 800641a:	3278      	adds	r2, #120	@ 0x78
 800641c:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800641e:	f7fc ff37 	bl	8003290 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8006422:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8006424:	2101      	movs	r1, #1
 8006426:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006428:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800642a:	6813      	ldr	r3, [r2, #0]
 800642c:	438b      	bics	r3, r1
 800642e:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006430:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006432:	2b00      	cmp	r3, #0
 8006434:	d002      	beq.n	800643c <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8006436:	0020      	movs	r0, r4
 8006438:	f7ff fed6 	bl	80061e8 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800643c:	0020      	movs	r0, r4
 800643e:	f7ff fe11 	bl	8006064 <UART_SetConfig>
 8006442:	2801      	cmp	r0, #1
 8006444:	d0e3      	beq.n	800640e <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	4907      	ldr	r1, [pc, #28]	@ (8006468 <HAL_UART_Init+0x60>)
 800644a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800644c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800644e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006450:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006452:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006454:	689a      	ldr	r2, [r3, #8]
 8006456:	438a      	bics	r2, r1
 8006458:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800645a:	2201      	movs	r2, #1
 800645c:	6819      	ldr	r1, [r3, #0]
 800645e:	430a      	orrs	r2, r1
 8006460:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8006462:	f7ff ff71 	bl	8006348 <UART_CheckIdleState>
 8006466:	e7d3      	b.n	8006410 <HAL_UART_Init+0x8>
 8006468:	ffffb7ff 	.word	0xffffb7ff

0800646c <USB_EnableGlobalInt>:
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800646c:	1d82      	adds	r2, r0, #6
{
 800646e:	0003      	movs	r3, r0
  USBx->ISTR = 0U;
 8006470:	2000      	movs	r0, #0
 8006472:	87d0      	strh	r0, [r2, #62]	@ 0x3e
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006474:	4a01      	ldr	r2, [pc, #4]	@ (800647c <USB_EnableGlobalInt+0x10>)
 8006476:	3302      	adds	r3, #2
 8006478:	87da      	strh	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
}
 800647a:	4770      	bx	lr
 800647c:	ffffbf80 	.word	0xffffbf80

08006480 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006480:	3002      	adds	r0, #2
 8006482:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8006484:	4a02      	ldr	r2, [pc, #8]	@ (8006490 <USB_DisableGlobalInt+0x10>)
 8006486:	4013      	ands	r3, r2
 8006488:	87c3      	strh	r3, [r0, #62]	@ 0x3e

  return HAL_OK;
}
 800648a:	2000      	movs	r0, #0
 800648c:	4770      	bx	lr
 800648e:	46c0      	nop			@ (mov r8, r8)
 8006490:	0000407f 	.word	0x0000407f

08006494 <USB_DevInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006494:	1c82      	adds	r2, r0, #2
{
 8006496:	0003      	movs	r3, r0
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006498:	2101      	movs	r1, #1

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800649a:	2000      	movs	r0, #0
{
 800649c:	b082      	sub	sp, #8
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800649e:	87d1      	strh	r1, [r2, #62]	@ 0x3e
  USBx->CNTR = 0U;
 80064a0:	87d0      	strh	r0, [r2, #62]	@ 0x3e

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80064a2:	1d9a      	adds	r2, r3, #6

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80064a4:	3350      	adds	r3, #80	@ 0x50
  USBx->ISTR = 0U;
 80064a6:	87d0      	strh	r0, [r2, #62]	@ 0x3e
  USBx->BTABLE = BTABLE_ADDRESS;
 80064a8:	8018      	strh	r0, [r3, #0]

  return HAL_OK;
}
 80064aa:	b002      	add	sp, #8
 80064ac:	4770      	bx	lr
	...

080064b0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80064b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80064b2:	780e      	ldrb	r6, [r1, #0]
 80064b4:	4a7a      	ldr	r2, [pc, #488]	@ (80066a0 <USB_ActivateEndpoint+0x1f0>)
 80064b6:	00b3      	lsls	r3, r6, #2
 80064b8:	18c3      	adds	r3, r0, r3
 80064ba:	881c      	ldrh	r4, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 80064bc:	78cf      	ldrb	r7, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80064be:	4014      	ands	r4, r2
    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
      break;

    default:
      ret = HAL_ERROR;
 80064c0:	2201      	movs	r2, #1
{
 80064c2:	0005      	movs	r5, r0
      ret = HAL_ERROR;
 80064c4:	9200      	str	r2, [sp, #0]
  switch (ep->type)
 80064c6:	2f03      	cmp	r7, #3
 80064c8:	d808      	bhi.n	80064dc <USB_ActivateEndpoint+0x2c>
 80064ca:	0038      	movs	r0, r7
 80064cc:	f7f9 fe2e 	bl	800012c <__gnu_thumb1_case_uqi>
 80064d0:	3c3f4202 	.word	0x3c3f4202
      wEpRegVal |= USB_EP_CONTROL;
 80064d4:	2280      	movs	r2, #128	@ 0x80
 80064d6:	0092      	lsls	r2, r2, #2
 80064d8:	4314      	orrs	r4, r2
  HAL_StatusTypeDef ret = HAL_OK;
 80064da:	9700      	str	r7, [sp, #0]
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80064dc:	4a71      	ldr	r2, [pc, #452]	@ (80066a4 <USB_ActivateEndpoint+0x1f4>)
 80064de:	4314      	orrs	r4, r2
 80064e0:	b2a4      	uxth	r4, r4
 80064e2:	801c      	strh	r4, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80064e4:	8818      	ldrh	r0, [r3, #0]
 80064e6:	4c70      	ldr	r4, [pc, #448]	@ (80066a8 <USB_ActivateEndpoint+0x1f8>)
 80064e8:	4020      	ands	r0, r4
 80064ea:	4330      	orrs	r0, r6
 80064ec:	4310      	orrs	r0, r2
 80064ee:	b280      	uxth	r0, r0
 80064f0:	8018      	strh	r0, [r3, #0]
  if (ep->doublebuffer == 0U)
  {
    if (ep->is_in != 0U)
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80064f2:	00f0      	lsls	r0, r6, #3
 80064f4:	4684      	mov	ip, r0
  if (ep->doublebuffer == 0U)
 80064f6:	7b08      	ldrb	r0, [r1, #12]
 80064f8:	44ac      	add	ip, r5
 80064fa:	3550      	adds	r5, #80	@ 0x50
 80064fc:	9501      	str	r5, [sp, #4]
 80064fe:	2800      	cmp	r0, #0
 8006500:	d000      	beq.n	8006504 <USB_ActivateEndpoint+0x54>
 8006502:	e06b      	b.n	80065dc <USB_ActivateEndpoint+0x12c>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006504:	88cd      	ldrh	r5, [r1, #6]
    if (ep->is_in != 0U)
 8006506:	7848      	ldrb	r0, [r1, #1]
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006508:	086d      	lsrs	r5, r5, #1
 800650a:	006d      	lsls	r5, r5, #1
    if (ep->is_in != 0U)
 800650c:	2800      	cmp	r0, #0
 800650e:	d023      	beq.n	8006558 <USB_ActivateEndpoint+0xa8>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006510:	2080      	movs	r0, #128	@ 0x80
 8006512:	9901      	ldr	r1, [sp, #4]
 8006514:	00c0      	lsls	r0, r0, #3
 8006516:	8809      	ldrh	r1, [r1, #0]
 8006518:	4461      	add	r1, ip
 800651a:	1809      	adds	r1, r1, r0
 800651c:	800d      	strh	r5, [r1, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800651e:	8819      	ldrh	r1, [r3, #0]
 8006520:	0649      	lsls	r1, r1, #25
 8006522:	d504      	bpl.n	800652e <USB_ActivateEndpoint+0x7e>
 8006524:	8819      	ldrh	r1, [r3, #0]
 8006526:	4021      	ands	r1, r4
 8006528:	4c60      	ldr	r4, [pc, #384]	@ (80066ac <USB_ActivateEndpoint+0x1fc>)
 800652a:	4321      	orrs	r1, r4
 800652c:	8019      	strh	r1, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800652e:	4d60      	ldr	r5, [pc, #384]	@ (80066b0 <USB_ActivateEndpoint+0x200>)
 8006530:	2f01      	cmp	r7, #1
 8006532:	d100      	bne.n	8006536 <USB_ActivateEndpoint+0x86>
 8006534:	e0ae      	b.n	8006694 <USB_ActivateEndpoint+0x1e4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006536:	2120      	movs	r1, #32
 8006538:	881c      	ldrh	r4, [r3, #0]
 800653a:	402c      	ands	r4, r5
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800653c:	4061      	eors	r1, r4
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800653e:	430a      	orrs	r2, r1
 8006540:	b292      	uxth	r2, r2
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8006542:	9800      	ldr	r0, [sp, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006544:	801a      	strh	r2, [r3, #0]
}
 8006546:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      wEpRegVal |= USB_EP_INTERRUPT;
 8006548:	22c0      	movs	r2, #192	@ 0xc0
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800654a:	00d2      	lsls	r2, r2, #3
 800654c:	4314      	orrs	r4, r2
  switch (ep->type)
 800654e:	2200      	movs	r2, #0
 8006550:	9200      	str	r2, [sp, #0]
 8006552:	e7c3      	b.n	80064dc <USB_ActivateEndpoint+0x2c>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006554:	2280      	movs	r2, #128	@ 0x80
 8006556:	e7f8      	b.n	800654a <USB_ActivateEndpoint+0x9a>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006558:	9801      	ldr	r0, [sp, #4]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800655a:	6909      	ldr	r1, [r1, #16]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800655c:	8807      	ldrh	r7, [r0, #0]
 800655e:	4855      	ldr	r0, [pc, #340]	@ (80066b4 <USB_ActivateEndpoint+0x204>)
 8006560:	4467      	add	r7, ip
 8006562:	183f      	adds	r7, r7, r0
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006564:	9801      	ldr	r0, [sp, #4]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006566:	803d      	strh	r5, [r7, #0]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006568:	8805      	ldrh	r5, [r0, #0]
 800656a:	4853      	ldr	r0, [pc, #332]	@ (80066b8 <USB_ActivateEndpoint+0x208>)
 800656c:	4465      	add	r5, ip
 800656e:	182d      	adds	r5, r5, r0
 8006570:	882f      	ldrh	r7, [r5, #0]
 8006572:	05bf      	lsls	r7, r7, #22
 8006574:	0dbf      	lsrs	r7, r7, #22
 8006576:	802f      	strh	r7, [r5, #0]
 8006578:	2900      	cmp	r1, #0
 800657a:	d115      	bne.n	80065a8 <USB_ActivateEndpoint+0xf8>
 800657c:	2780      	movs	r7, #128	@ 0x80
 800657e:	8829      	ldrh	r1, [r5, #0]
 8006580:	023f      	lsls	r7, r7, #8
 8006582:	4339      	orrs	r1, r7
 8006584:	8029      	strh	r1, [r5, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006586:	8819      	ldrh	r1, [r3, #0]
 8006588:	0449      	lsls	r1, r1, #17
 800658a:	d504      	bpl.n	8006596 <USB_ActivateEndpoint+0xe6>
 800658c:	8819      	ldrh	r1, [r3, #0]
 800658e:	4021      	ands	r1, r4
 8006590:	4c4a      	ldr	r4, [pc, #296]	@ (80066bc <USB_ActivateEndpoint+0x20c>)
 8006592:	4321      	orrs	r1, r4
 8006594:	8019      	strh	r1, [r3, #0]
      if (ep->num == 0U)
 8006596:	494a      	ldr	r1, [pc, #296]	@ (80066c0 <USB_ActivateEndpoint+0x210>)
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006598:	881c      	ldrh	r4, [r3, #0]
 800659a:	400c      	ands	r4, r1
 800659c:	21c0      	movs	r1, #192	@ 0xc0
      if (ep->num == 0U)
 800659e:	2e00      	cmp	r6, #0
 80065a0:	d000      	beq.n	80065a4 <USB_ActivateEndpoint+0xf4>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80065a2:	2180      	movs	r1, #128	@ 0x80
 80065a4:	0189      	lsls	r1, r1, #6
 80065a6:	e7c9      	b.n	800653c <USB_ActivateEndpoint+0x8c>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80065a8:	293e      	cmp	r1, #62	@ 0x3e
 80065aa:	d808      	bhi.n	80065be <USB_ActivateEndpoint+0x10e>
 80065ac:	2001      	movs	r0, #1
 80065ae:	084f      	lsrs	r7, r1, #1
 80065b0:	4001      	ands	r1, r0
 80065b2:	187f      	adds	r7, r7, r1
 80065b4:	8829      	ldrh	r1, [r5, #0]
 80065b6:	02bf      	lsls	r7, r7, #10
 80065b8:	4339      	orrs	r1, r7
 80065ba:	b289      	uxth	r1, r1
 80065bc:	e7e2      	b.n	8006584 <USB_ActivateEndpoint+0xd4>
 80065be:	201f      	movs	r0, #31
 80065c0:	094f      	lsrs	r7, r1, #5
 80065c2:	4001      	ands	r1, r0
 80065c4:	0008      	movs	r0, r1
 80065c6:	4241      	negs	r1, r0
 80065c8:	4141      	adcs	r1, r0
 80065ca:	1a7f      	subs	r7, r7, r1
 80065cc:	8829      	ldrh	r1, [r5, #0]
 80065ce:	02bf      	lsls	r7, r7, #10
 80065d0:	4339      	orrs	r1, r7
 80065d2:	4f3c      	ldr	r7, [pc, #240]	@ (80066c4 <USB_ActivateEndpoint+0x214>)
 80065d4:	430f      	orrs	r7, r1
 80065d6:	b2bf      	uxth	r7, r7
 80065d8:	802f      	strh	r7, [r5, #0]
 80065da:	e7d4      	b.n	8006586 <USB_ActivateEndpoint+0xd6>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80065dc:	881d      	ldrh	r5, [r3, #0]
    if (ep->type == EP_TYPE_BULK)
 80065de:	2f02      	cmp	r7, #2
 80065e0:	d13a      	bne.n	8006658 <USB_ActivateEndpoint+0x1a8>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80065e2:	4e39      	ldr	r6, [pc, #228]	@ (80066c8 <USB_ActivateEndpoint+0x218>)
 80065e4:	4025      	ands	r5, r4
 80065e6:	4335      	orrs	r5, r6
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80065e8:	9801      	ldr	r0, [sp, #4]
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80065ea:	801d      	strh	r5, [r3, #0]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80065ec:	8805      	ldrh	r5, [r0, #0]
 80065ee:	2080      	movs	r0, #128	@ 0x80
 80065f0:	890e      	ldrh	r6, [r1, #8]
 80065f2:	4465      	add	r5, ip
 80065f4:	00c0      	lsls	r0, r0, #3
 80065f6:	0876      	lsrs	r6, r6, #1
 80065f8:	182d      	adds	r5, r5, r0
 80065fa:	0076      	lsls	r6, r6, #1
 80065fc:	9801      	ldr	r0, [sp, #4]
 80065fe:	802e      	strh	r6, [r5, #0]
 8006600:	8805      	ldrh	r5, [r0, #0]
 8006602:	894e      	ldrh	r6, [r1, #10]
 8006604:	482b      	ldr	r0, [pc, #172]	@ (80066b4 <USB_ActivateEndpoint+0x204>)
 8006606:	4465      	add	r5, ip
 8006608:	0876      	lsrs	r6, r6, #1
 800660a:	182d      	adds	r5, r5, r0
 800660c:	0076      	lsls	r6, r6, #1
 800660e:	802e      	strh	r6, [r5, #0]
    if (ep->is_in == 0U)
 8006610:	7849      	ldrb	r1, [r1, #1]
 8006612:	4e27      	ldr	r6, [pc, #156]	@ (80066b0 <USB_ActivateEndpoint+0x200>)
 8006614:	468c      	mov	ip, r1
 8006616:	2180      	movs	r1, #128	@ 0x80
 8006618:	4660      	mov	r0, ip
 800661a:	4d29      	ldr	r5, [pc, #164]	@ (80066c0 <USB_ActivateEndpoint+0x210>)
 800661c:	01c9      	lsls	r1, r1, #7
 800661e:	2800      	cmp	r0, #0
 8006620:	d11f      	bne.n	8006662 <USB_ActivateEndpoint+0x1b2>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006622:	881f      	ldrh	r7, [r3, #0]
 8006624:	420f      	tst	r7, r1
 8006626:	d004      	beq.n	8006632 <USB_ActivateEndpoint+0x182>
 8006628:	8819      	ldrh	r1, [r3, #0]
 800662a:	4f24      	ldr	r7, [pc, #144]	@ (80066bc <USB_ActivateEndpoint+0x20c>)
 800662c:	4021      	ands	r1, r4
 800662e:	4339      	orrs	r1, r7
 8006630:	8019      	strh	r1, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006632:	8819      	ldrh	r1, [r3, #0]
 8006634:	0649      	lsls	r1, r1, #25
 8006636:	d504      	bpl.n	8006642 <USB_ActivateEndpoint+0x192>
 8006638:	8819      	ldrh	r1, [r3, #0]
 800663a:	4021      	ands	r1, r4
 800663c:	4c1b      	ldr	r4, [pc, #108]	@ (80066ac <USB_ActivateEndpoint+0x1fc>)
 800663e:	4321      	orrs	r1, r4
 8006640:	8019      	strh	r1, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006642:	21c0      	movs	r1, #192	@ 0xc0
 8006644:	881c      	ldrh	r4, [r3, #0]
 8006646:	0189      	lsls	r1, r1, #6
 8006648:	402c      	ands	r4, r5
 800664a:	4061      	eors	r1, r4
 800664c:	4311      	orrs	r1, r2
 800664e:	b289      	uxth	r1, r1
 8006650:	8019      	strh	r1, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006652:	8819      	ldrh	r1, [r3, #0]
 8006654:	4031      	ands	r1, r6
 8006656:	e772      	b.n	800653e <USB_ActivateEndpoint+0x8e>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006658:	4e1c      	ldr	r6, [pc, #112]	@ (80066cc <USB_ActivateEndpoint+0x21c>)
 800665a:	4035      	ands	r5, r6
 800665c:	4315      	orrs	r5, r2
 800665e:	b2ad      	uxth	r5, r5
 8006660:	e7c2      	b.n	80065e8 <USB_ActivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006662:	8818      	ldrh	r0, [r3, #0]
 8006664:	4208      	tst	r0, r1
 8006666:	d004      	beq.n	8006672 <USB_ActivateEndpoint+0x1c2>
 8006668:	8819      	ldrh	r1, [r3, #0]
 800666a:	4814      	ldr	r0, [pc, #80]	@ (80066bc <USB_ActivateEndpoint+0x20c>)
 800666c:	4021      	ands	r1, r4
 800666e:	4301      	orrs	r1, r0
 8006670:	8019      	strh	r1, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006672:	8819      	ldrh	r1, [r3, #0]
 8006674:	0649      	lsls	r1, r1, #25
 8006676:	d504      	bpl.n	8006682 <USB_ActivateEndpoint+0x1d2>
 8006678:	8819      	ldrh	r1, [r3, #0]
 800667a:	4021      	ands	r1, r4
 800667c:	4c0b      	ldr	r4, [pc, #44]	@ (80066ac <USB_ActivateEndpoint+0x1fc>)
 800667e:	4321      	orrs	r1, r4
 8006680:	8019      	strh	r1, [r3, #0]
      if (ep->type != EP_TYPE_ISOC)
 8006682:	2f01      	cmp	r7, #1
 8006684:	d009      	beq.n	800669a <USB_ActivateEndpoint+0x1ea>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006686:	2120      	movs	r1, #32
 8006688:	881c      	ldrh	r4, [r3, #0]
 800668a:	4034      	ands	r4, r6
 800668c:	4061      	eors	r1, r4
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800668e:	4311      	orrs	r1, r2
 8006690:	b289      	uxth	r1, r1
 8006692:	8019      	strh	r1, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006694:	8819      	ldrh	r1, [r3, #0]
 8006696:	4029      	ands	r1, r5
 8006698:	e751      	b.n	800653e <USB_ActivateEndpoint+0x8e>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800669a:	8819      	ldrh	r1, [r3, #0]
 800669c:	4031      	ands	r1, r6
 800669e:	e7f6      	b.n	800668e <USB_ActivateEndpoint+0x1de>
 80066a0:	ffff898f 	.word	0xffff898f
 80066a4:	ffff8080 	.word	0xffff8080
 80066a8:	ffff8f8f 	.word	0xffff8f8f
 80066ac:	000080c0 	.word	0x000080c0
 80066b0:	ffff8fbf 	.word	0xffff8fbf
 80066b4:	00000404 	.word	0x00000404
 80066b8:	00000406 	.word	0x00000406
 80066bc:	0000c080 	.word	0x0000c080
 80066c0:	ffffbf8f 	.word	0xffffbf8f
 80066c4:	ffff8000 	.word	0xffff8000
 80066c8:	00008180 	.word	0x00008180
 80066cc:	ffff8e8f 	.word	0xffff8e8f

080066d0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80066d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->doublebuffer == 0U)
  {
    if (ep->is_in != 0U)
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80066d2:	780b      	ldrb	r3, [r1, #0]
    if (ep->is_in != 0U)
 80066d4:	784a      	ldrb	r2, [r1, #1]
  if (ep->doublebuffer == 0U)
 80066d6:	7b09      	ldrb	r1, [r1, #12]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	18c0      	adds	r0, r0, r3
 80066dc:	4b31      	ldr	r3, [pc, #196]	@ (80067a4 <USB_DeactivateEndpoint+0xd4>)
  if (ep->doublebuffer == 0U)
 80066de:	2900      	cmp	r1, #0
 80066e0:	d11a      	bne.n	8006718 <USB_DeactivateEndpoint+0x48>
    if (ep->is_in != 0U)
 80066e2:	2a00      	cmp	r2, #0
 80066e4:	d00c      	beq.n	8006700 <USB_DeactivateEndpoint+0x30>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80066e6:	8802      	ldrh	r2, [r0, #0]
 80066e8:	0652      	lsls	r2, r2, #25
 80066ea:	d505      	bpl.n	80066f8 <USB_DeactivateEndpoint+0x28>
 80066ec:	8802      	ldrh	r2, [r0, #0]
 80066ee:	492e      	ldr	r1, [pc, #184]	@ (80067a8 <USB_DeactivateEndpoint+0xd8>)
 80066f0:	400a      	ands	r2, r1
 80066f2:	492e      	ldr	r1, [pc, #184]	@ (80067ac <USB_DeactivateEndpoint+0xdc>)
 80066f4:	430a      	orrs	r2, r1
 80066f6:	8002      	strh	r2, [r0, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80066f8:	8802      	ldrh	r2, [r0, #0]
 80066fa:	492d      	ldr	r1, [pc, #180]	@ (80067b0 <USB_DeactivateEndpoint+0xe0>)
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
      PCD_RX_DTOG(USBx, ep->num);

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80066fc:	400a      	ands	r2, r1
 80066fe:	e02f      	b.n	8006760 <USB_DeactivateEndpoint+0x90>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006700:	8802      	ldrh	r2, [r0, #0]
 8006702:	0452      	lsls	r2, r2, #17
 8006704:	d505      	bpl.n	8006712 <USB_DeactivateEndpoint+0x42>
 8006706:	8802      	ldrh	r2, [r0, #0]
 8006708:	4927      	ldr	r1, [pc, #156]	@ (80067a8 <USB_DeactivateEndpoint+0xd8>)
 800670a:	400a      	ands	r2, r1
 800670c:	4929      	ldr	r1, [pc, #164]	@ (80067b4 <USB_DeactivateEndpoint+0xe4>)
 800670e:	430a      	orrs	r2, r1
 8006710:	8002      	strh	r2, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006712:	8802      	ldrh	r2, [r0, #0]
 8006714:	4928      	ldr	r1, [pc, #160]	@ (80067b8 <USB_DeactivateEndpoint+0xe8>)
 8006716:	e7f1      	b.n	80066fc <USB_DeactivateEndpoint+0x2c>
    if (ep->is_in == 0U)
 8006718:	2780      	movs	r7, #128	@ 0x80
 800671a:	4e23      	ldr	r6, [pc, #140]	@ (80067a8 <USB_DeactivateEndpoint+0xd8>)
 800671c:	4d24      	ldr	r5, [pc, #144]	@ (80067b0 <USB_DeactivateEndpoint+0xe0>)
 800671e:	4926      	ldr	r1, [pc, #152]	@ (80067b8 <USB_DeactivateEndpoint+0xe8>)
 8006720:	01ff      	lsls	r7, r7, #7
 8006722:	2a00      	cmp	r2, #0
 8006724:	d121      	bne.n	800676a <USB_DeactivateEndpoint+0x9a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006726:	8802      	ldrh	r2, [r0, #0]
 8006728:	423a      	tst	r2, r7
 800672a:	d004      	beq.n	8006736 <USB_DeactivateEndpoint+0x66>
 800672c:	8802      	ldrh	r2, [r0, #0]
 800672e:	4c21      	ldr	r4, [pc, #132]	@ (80067b4 <USB_DeactivateEndpoint+0xe4>)
 8006730:	4032      	ands	r2, r6
 8006732:	4322      	orrs	r2, r4
 8006734:	8002      	strh	r2, [r0, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006736:	8802      	ldrh	r2, [r0, #0]
 8006738:	4c20      	ldr	r4, [pc, #128]	@ (80067bc <USB_DeactivateEndpoint+0xec>)
 800673a:	0652      	lsls	r2, r2, #25
 800673c:	d504      	bpl.n	8006748 <USB_DeactivateEndpoint+0x78>
 800673e:	8802      	ldrh	r2, [r0, #0]
 8006740:	4032      	ands	r2, r6
 8006742:	4322      	orrs	r2, r4
 8006744:	b292      	uxth	r2, r2
 8006746:	8002      	strh	r2, [r0, #0]
      PCD_TX_DTOG(USBx, ep->num);
 8006748:	8802      	ldrh	r2, [r0, #0]
 800674a:	4032      	ands	r2, r6
 800674c:	4314      	orrs	r4, r2
 800674e:	b2a4      	uxth	r4, r4
 8006750:	8004      	strh	r4, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006752:	8802      	ldrh	r2, [r0, #0]
 8006754:	400a      	ands	r2, r1
 8006756:	431a      	orrs	r2, r3
 8006758:	b292      	uxth	r2, r2
 800675a:	8002      	strh	r2, [r0, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800675c:	8802      	ldrh	r2, [r0, #0]
 800675e:	402a      	ands	r2, r5
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006760:	4313      	orrs	r3, r2
 8006762:	b29b      	uxth	r3, r3
 8006764:	8003      	strh	r3, [r0, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8006766:	2000      	movs	r0, #0
 8006768:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800676a:	8802      	ldrh	r2, [r0, #0]
 800676c:	4c14      	ldr	r4, [pc, #80]	@ (80067c0 <USB_DeactivateEndpoint+0xf0>)
 800676e:	423a      	tst	r2, r7
 8006770:	d004      	beq.n	800677c <USB_DeactivateEndpoint+0xac>
 8006772:	8802      	ldrh	r2, [r0, #0]
 8006774:	4032      	ands	r2, r6
 8006776:	4322      	orrs	r2, r4
 8006778:	b292      	uxth	r2, r2
 800677a:	8002      	strh	r2, [r0, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800677c:	8802      	ldrh	r2, [r0, #0]
 800677e:	0652      	lsls	r2, r2, #25
 8006780:	d504      	bpl.n	800678c <USB_DeactivateEndpoint+0xbc>
 8006782:	8802      	ldrh	r2, [r0, #0]
 8006784:	4f09      	ldr	r7, [pc, #36]	@ (80067ac <USB_DeactivateEndpoint+0xdc>)
 8006786:	4032      	ands	r2, r6
 8006788:	433a      	orrs	r2, r7
 800678a:	8002      	strh	r2, [r0, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800678c:	8802      	ldrh	r2, [r0, #0]
 800678e:	4032      	ands	r2, r6
 8006790:	4314      	orrs	r4, r2
 8006792:	b2a4      	uxth	r4, r4
 8006794:	8004      	strh	r4, [r0, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006796:	8802      	ldrh	r2, [r0, #0]
 8006798:	402a      	ands	r2, r5
 800679a:	431a      	orrs	r2, r3
 800679c:	b292      	uxth	r2, r2
 800679e:	8002      	strh	r2, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80067a0:	8802      	ldrh	r2, [r0, #0]
 80067a2:	e7ab      	b.n	80066fc <USB_DeactivateEndpoint+0x2c>
 80067a4:	ffff8080 	.word	0xffff8080
 80067a8:	ffff8f8f 	.word	0xffff8f8f
 80067ac:	000080c0 	.word	0x000080c0
 80067b0:	ffff8fbf 	.word	0xffff8fbf
 80067b4:	0000c080 	.word	0x0000c080
 80067b8:	ffffbf8f 	.word	0xffffbf8f
 80067bc:	ffff80c0 	.word	0xffff80c0
 80067c0:	ffffc080 	.word	0xffffc080

080067c4 <USB_EPSetStall>:
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80067c4:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in != 0U)
 80067c6:	7849      	ldrb	r1, [r1, #1]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80067c8:	009b      	lsls	r3, r3, #2
 80067ca:	4a0c      	ldr	r2, [pc, #48]	@ (80067fc <USB_EPSetStall+0x38>)
 80067cc:	18c0      	adds	r0, r0, r3
  if (ep->is_in != 0U)
 80067ce:	2900      	cmp	r1, #0
 80067d0:	d009      	beq.n	80067e6 <USB_EPSetStall+0x22>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80067d2:	8801      	ldrh	r1, [r0, #0]
 80067d4:	4b0a      	ldr	r3, [pc, #40]	@ (8006800 <USB_EPSetStall+0x3c>)
 80067d6:	4019      	ands	r1, r3
 80067d8:	2310      	movs	r3, #16
 80067da:	404b      	eors	r3, r1
 80067dc:	4313      	orrs	r3, r2
 80067de:	b29b      	uxth	r3, r3
 80067e0:	8003      	strh	r3, [r0, #0]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 80067e2:	2000      	movs	r0, #0
 80067e4:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80067e6:	8801      	ldrh	r1, [r0, #0]
 80067e8:	4b06      	ldr	r3, [pc, #24]	@ (8006804 <USB_EPSetStall+0x40>)
 80067ea:	4019      	ands	r1, r3
 80067ec:	2380      	movs	r3, #128	@ 0x80
 80067ee:	015b      	lsls	r3, r3, #5
 80067f0:	404b      	eors	r3, r1
 80067f2:	431a      	orrs	r2, r3
 80067f4:	b292      	uxth	r2, r2
 80067f6:	8002      	strh	r2, [r0, #0]
 80067f8:	e7f3      	b.n	80067e2 <USB_EPSetStall+0x1e>
 80067fa:	46c0      	nop			@ (mov r8, r8)
 80067fc:	ffff8080 	.word	0xffff8080
 8006800:	ffff8fbf 	.word	0xffff8fbf
 8006804:	ffffbf8f 	.word	0xffffbf8f

08006808 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8006808:	7b0b      	ldrb	r3, [r1, #12]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d119      	bne.n	8006842 <USB_EPClearStall+0x3a>
  {
    if (ep->is_in != 0U)
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800680e:	780b      	ldrb	r3, [r1, #0]
    if (ep->is_in != 0U)
 8006810:	784a      	ldrb	r2, [r1, #1]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006812:	009b      	lsls	r3, r3, #2
 8006814:	18c0      	adds	r0, r0, r3
 8006816:	8803      	ldrh	r3, [r0, #0]
    if (ep->is_in != 0U)
 8006818:	2a00      	cmp	r2, #0
 800681a:	d014      	beq.n	8006846 <USB_EPClearStall+0x3e>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800681c:	065b      	lsls	r3, r3, #25
 800681e:	d505      	bpl.n	800682c <USB_EPClearStall+0x24>
 8006820:	8803      	ldrh	r3, [r0, #0]
 8006822:	4a10      	ldr	r2, [pc, #64]	@ (8006864 <USB_EPClearStall+0x5c>)
 8006824:	4013      	ands	r3, r2
 8006826:	4a10      	ldr	r2, [pc, #64]	@ (8006868 <USB_EPClearStall+0x60>)
 8006828:	4313      	orrs	r3, r2
 800682a:	8003      	strh	r3, [r0, #0]

      if (ep->type != EP_TYPE_ISOC)
 800682c:	78cb      	ldrb	r3, [r1, #3]
 800682e:	2b01      	cmp	r3, #1
 8006830:	d007      	beq.n	8006842 <USB_EPClearStall+0x3a>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006832:	4b0e      	ldr	r3, [pc, #56]	@ (800686c <USB_EPClearStall+0x64>)
 8006834:	8802      	ldrh	r2, [r0, #0]
 8006836:	401a      	ands	r2, r3
 8006838:	2320      	movs	r3, #32
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800683a:	4053      	eors	r3, r2
 800683c:	4a0c      	ldr	r2, [pc, #48]	@ (8006870 <USB_EPClearStall+0x68>)
 800683e:	4313      	orrs	r3, r2
 8006840:	8003      	strh	r3, [r0, #0]
    }
  }

  return HAL_OK;
}
 8006842:	2000      	movs	r0, #0
 8006844:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006846:	045b      	lsls	r3, r3, #17
 8006848:	d505      	bpl.n	8006856 <USB_EPClearStall+0x4e>
 800684a:	8803      	ldrh	r3, [r0, #0]
 800684c:	4a05      	ldr	r2, [pc, #20]	@ (8006864 <USB_EPClearStall+0x5c>)
 800684e:	4013      	ands	r3, r2
 8006850:	4a08      	ldr	r2, [pc, #32]	@ (8006874 <USB_EPClearStall+0x6c>)
 8006852:	4313      	orrs	r3, r2
 8006854:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006856:	4b08      	ldr	r3, [pc, #32]	@ (8006878 <USB_EPClearStall+0x70>)
 8006858:	8802      	ldrh	r2, [r0, #0]
 800685a:	401a      	ands	r2, r3
 800685c:	23c0      	movs	r3, #192	@ 0xc0
 800685e:	019b      	lsls	r3, r3, #6
 8006860:	e7eb      	b.n	800683a <USB_EPClearStall+0x32>
 8006862:	46c0      	nop			@ (mov r8, r8)
 8006864:	ffff8f8f 	.word	0xffff8f8f
 8006868:	000080c0 	.word	0x000080c0
 800686c:	ffff8fbf 	.word	0xffff8fbf
 8006870:	00008080 	.word	0x00008080
 8006874:	0000c080 	.word	0x0000c080
 8006878:	ffffbf8f 	.word	0xffffbf8f

0800687c <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 800687c:	2900      	cmp	r1, #0
 800687e:	d102      	bne.n	8006886 <USB_SetDevAddress+0xa>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006880:	2380      	movs	r3, #128	@ 0x80
 8006882:	304c      	adds	r0, #76	@ 0x4c
 8006884:	8003      	strh	r3, [r0, #0]
  }

  return HAL_OK;
}
 8006886:	2000      	movs	r0, #0
 8006888:	4770      	bx	lr

0800688a <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800688a:	2280      	movs	r2, #128	@ 0x80
 800688c:	3058      	adds	r0, #88	@ 0x58
 800688e:	8803      	ldrh	r3, [r0, #0]
 8006890:	0212      	lsls	r2, r2, #8
 8006892:	4313      	orrs	r3, r2
 8006894:	8003      	strh	r3, [r0, #0]

  return HAL_OK;
}
 8006896:	2000      	movs	r0, #0
 8006898:	4770      	bx	lr

0800689a <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800689a:	3006      	adds	r0, #6
 800689c:	8fc0      	ldrh	r0, [r0, #62]	@ 0x3e
 800689e:	b280      	uxth	r0, r0
  return tmpreg;
}
 80068a0:	4770      	bx	lr

080068a2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80068a2:	b530      	push	{r4, r5, lr}
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80068a4:	2480      	movs	r4, #128	@ 0x80
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80068a6:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80068a8:	00e4      	lsls	r4, r4, #3
 80068aa:	1912      	adds	r2, r2, r4
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80068ac:	085b      	lsrs	r3, r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80068ae:	1880      	adds	r0, r0, r2

  for (count = n; count != 0U; count--)
 80068b0:	005b      	lsls	r3, r3, #1
 80068b2:	18cb      	adds	r3, r1, r3
 80068b4:	1a40      	subs	r0, r0, r1
 80068b6:	180c      	adds	r4, r1, r0
 80068b8:	428b      	cmp	r3, r1
 80068ba:	d100      	bne.n	80068be <USB_WritePMA+0x1c>
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
  }
}
 80068bc:	bd30      	pop	{r4, r5, pc}
    WrVal |= (uint16_t)pBuf[1] << 8;
 80068be:	784a      	ldrb	r2, [r1, #1]
 80068c0:	780d      	ldrb	r5, [r1, #0]
 80068c2:	0212      	lsls	r2, r2, #8
 80068c4:	432a      	orrs	r2, r5
    *pdwVal = (WrVal & 0xFFFFU);
 80068c6:	8022      	strh	r2, [r4, #0]
    pBuf++;
 80068c8:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 80068ca:	e7f4      	b.n	80068b6 <USB_WritePMA+0x14>

080068cc <USB_EPStartXfer>:
{
 80068cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068ce:	000c      	movs	r4, r1
  if (ep->is_in == 1U)
 80068d0:	7849      	ldrb	r1, [r1, #1]
{
 80068d2:	0005      	movs	r5, r0
    if (ep->doublebuffer == 0U)
 80068d4:	7b22      	ldrb	r2, [r4, #12]
{
 80068d6:	b087      	sub	sp, #28
  if (ep->is_in == 1U)
 80068d8:	2901      	cmp	r1, #1
 80068da:	d000      	beq.n	80068de <USB_EPStartXfer+0x12>
 80068dc:	e11b      	b.n	8006b16 <USB_EPStartXfer+0x24a>
    if (ep->xfer_len > ep->maxpacket)
 80068de:	6923      	ldr	r3, [r4, #16]
 80068e0:	69a7      	ldr	r7, [r4, #24]
 80068e2:	9302      	str	r3, [sp, #8]
 80068e4:	429f      	cmp	r7, r3
 80068e6:	d900      	bls.n	80068ea <USB_EPStartXfer+0x1e>
 80068e8:	001f      	movs	r7, r3
    if (ep->doublebuffer == 0U)
 80068ea:	002b      	movs	r3, r5
 80068ec:	3350      	adds	r3, #80	@ 0x50
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80068ee:	6961      	ldr	r1, [r4, #20]
 80068f0:	9301      	str	r3, [sp, #4]
    if (ep->doublebuffer == 0U)
 80068f2:	2a00      	cmp	r2, #0
 80068f4:	d11d      	bne.n	8006932 <USB_EPStartXfer+0x66>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80068f6:	b2bf      	uxth	r7, r7
 80068f8:	003b      	movs	r3, r7
 80068fa:	88e2      	ldrh	r2, [r4, #6]
 80068fc:	0028      	movs	r0, r5
 80068fe:	f7ff ffd0 	bl	80068a2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006902:	9b01      	ldr	r3, [sp, #4]
 8006904:	4abe      	ldr	r2, [pc, #760]	@ (8006c00 <USB_EPStartXfer+0x334>)
 8006906:	8819      	ldrh	r1, [r3, #0]
 8006908:	7823      	ldrb	r3, [r4, #0]
 800690a:	18aa      	adds	r2, r5, r2
 800690c:	00db      	lsls	r3, r3, #3
 800690e:	1852      	adds	r2, r2, r1
 8006910:	189b      	adds	r3, r3, r2
 8006912:	801f      	strh	r7, [r3, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006914:	7823      	ldrb	r3, [r4, #0]
 8006916:	4abb      	ldr	r2, [pc, #748]	@ (8006c04 <USB_EPStartXfer+0x338>)
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	18eb      	adds	r3, r5, r3
 800691c:	8819      	ldrh	r1, [r3, #0]
 800691e:	4011      	ands	r1, r2
 8006920:	2230      	movs	r2, #48	@ 0x30
 8006922:	404a      	eors	r2, r1
 8006924:	49b8      	ldr	r1, [pc, #736]	@ (8006c08 <USB_EPStartXfer+0x33c>)
 8006926:	430a      	orrs	r2, r1
 8006928:	b292      	uxth	r2, r2
 800692a:	801a      	strh	r2, [r3, #0]
  return HAL_OK;
 800692c:	2000      	movs	r0, #0
}
 800692e:	b007      	add	sp, #28
 8006930:	bdf0      	pop	{r4, r5, r6, r7, pc}
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006932:	7822      	ldrb	r2, [r4, #0]
        if (ep->xfer_len_db > ep->maxpacket)
 8006934:	6a26      	ldr	r6, [r4, #32]
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006936:	0093      	lsls	r3, r2, #2
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006938:	00d2      	lsls	r2, r2, #3
 800693a:	9203      	str	r2, [sp, #12]
      if (ep->type == EP_TYPE_BULK)
 800693c:	78e0      	ldrb	r0, [r4, #3]
 800693e:	18eb      	adds	r3, r5, r3
 8006940:	2802      	cmp	r0, #2
 8006942:	d000      	beq.n	8006946 <USB_EPStartXfer+0x7a>
 8006944:	e0d1      	b.n	8006aea <USB_EPStartXfer+0x21e>
        if (ep->xfer_len_db > ep->maxpacket)
 8006946:	9a02      	ldr	r2, [sp, #8]
 8006948:	42b2      	cmp	r2, r6
 800694a:	d300      	bcc.n	800694e <USB_EPStartXfer+0x82>
 800694c:	e0bb      	b.n	8006ac6 <USB_EPStartXfer+0x1fa>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800694e:	881a      	ldrh	r2, [r3, #0]
 8006950:	48ae      	ldr	r0, [pc, #696]	@ (8006c0c <USB_EPStartXfer+0x340>)
          ep->xfer_len_db -= len;
 8006952:	1bf6      	subs	r6, r6, r7
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006954:	4010      	ands	r0, r2
 8006956:	4aae      	ldr	r2, [pc, #696]	@ (8006c10 <USB_EPStartXfer+0x344>)
 8006958:	4310      	orrs	r0, r2
 800695a:	8018      	strh	r0, [r3, #0]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800695c:	881b      	ldrh	r3, [r3, #0]
 800695e:	2040      	movs	r0, #64	@ 0x40
 8006960:	469c      	mov	ip, r3
 8006962:	4662      	mov	r2, ip
 8006964:	4002      	ands	r2, r0
 8006966:	9205      	str	r2, [sp, #20]
 8006968:	4662      	mov	r2, ip
            ep->xfer_buff += len;
 800696a:	19cb      	adds	r3, r1, r7
 800696c:	9304      	str	r3, [sp, #16]
          ep->xfer_len_db -= len;
 800696e:	6226      	str	r6, [r4, #32]
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006970:	b2bb      	uxth	r3, r7
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006972:	4202      	tst	r2, r0
 8006974:	d055      	beq.n	8006a22 <USB_EPStartXfer+0x156>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006976:	9a01      	ldr	r2, [sp, #4]
 8006978:	8812      	ldrh	r2, [r2, #0]
 800697a:	4694      	mov	ip, r2
 800697c:	4aa5      	ldr	r2, [pc, #660]	@ (8006c14 <USB_EPStartXfer+0x348>)
 800697e:	18a8      	adds	r0, r5, r2
 8006980:	9a03      	ldr	r2, [sp, #12]
 8006982:	4460      	add	r0, ip
 8006984:	1882      	adds	r2, r0, r2
 8006986:	8013      	strh	r3, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006988:	8962      	ldrh	r2, [r4, #10]
 800698a:	0028      	movs	r0, r5
 800698c:	f7ff ff89 	bl	80068a2 <USB_WritePMA>
            ep->xfer_buff += len;
 8006990:	9b04      	ldr	r3, [sp, #16]
            if (ep->xfer_len_db > ep->maxpacket)
 8006992:	9a02      	ldr	r2, [sp, #8]
            ep->xfer_buff += len;
 8006994:	6163      	str	r3, [r4, #20]
              ep->xfer_len_db = 0U;
 8006996:	2300      	movs	r3, #0
            if (ep->xfer_len_db > ep->maxpacket)
 8006998:	42b2      	cmp	r2, r6
 800699a:	d201      	bcs.n	80069a0 <USB_EPStartXfer+0xd4>
              ep->xfer_len_db -= len;
 800699c:	1bf3      	subs	r3, r6, r7
 800699e:	003e      	movs	r6, r7
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80069a0:	7862      	ldrb	r2, [r4, #1]
 80069a2:	6223      	str	r3, [r4, #32]
 80069a4:	b2b3      	uxth	r3, r6
 80069a6:	2a00      	cmp	r2, #0
 80069a8:	d12e      	bne.n	8006a08 <USB_EPStartXfer+0x13c>
 80069aa:	9a01      	ldr	r2, [sp, #4]
 80069ac:	4994      	ldr	r1, [pc, #592]	@ (8006c00 <USB_EPStartXfer+0x334>)
 80069ae:	8810      	ldrh	r0, [r2, #0]
 80069b0:	7822      	ldrb	r2, [r4, #0]
 80069b2:	1869      	adds	r1, r5, r1
 80069b4:	1809      	adds	r1, r1, r0
 80069b6:	00d2      	lsls	r2, r2, #3
 80069b8:	1852      	adds	r2, r2, r1
 80069ba:	8811      	ldrh	r1, [r2, #0]
 80069bc:	0589      	lsls	r1, r1, #22
 80069be:	0d89      	lsrs	r1, r1, #22
 80069c0:	8011      	strh	r1, [r2, #0]
 80069c2:	2e00      	cmp	r6, #0
 80069c4:	d10a      	bne.n	80069dc <USB_EPStartXfer+0x110>
 80069c6:	2080      	movs	r0, #128	@ 0x80
 80069c8:	8811      	ldrh	r1, [r2, #0]
 80069ca:	0200      	lsls	r0, r0, #8
 80069cc:	4301      	orrs	r1, r0
 80069ce:	8011      	strh	r1, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069d0:	8922      	ldrh	r2, [r4, #8]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069d2:	9904      	ldr	r1, [sp, #16]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069d4:	0028      	movs	r0, r5
 80069d6:	f7ff ff64 	bl	80068a2 <USB_WritePMA>
 80069da:	e79b      	b.n	8006914 <USB_EPStartXfer+0x48>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80069dc:	2e3e      	cmp	r6, #62	@ 0x3e
 80069de:	d808      	bhi.n	80069f2 <USB_EPStartXfer+0x126>
 80069e0:	2101      	movs	r1, #1
 80069e2:	0870      	lsrs	r0, r6, #1
 80069e4:	4031      	ands	r1, r6
 80069e6:	1840      	adds	r0, r0, r1
 80069e8:	8811      	ldrh	r1, [r2, #0]
 80069ea:	0280      	lsls	r0, r0, #10
 80069ec:	4301      	orrs	r1, r0
 80069ee:	b289      	uxth	r1, r1
 80069f0:	e7ed      	b.n	80069ce <USB_EPStartXfer+0x102>
 80069f2:	201f      	movs	r0, #31
 80069f4:	4030      	ands	r0, r6
 80069f6:	0971      	lsrs	r1, r6, #5
 80069f8:	4246      	negs	r6, r0
 80069fa:	4170      	adcs	r0, r6
 80069fc:	1a09      	subs	r1, r1, r0
 80069fe:	8810      	ldrh	r0, [r2, #0]
 8006a00:	0289      	lsls	r1, r1, #10
 8006a02:	4308      	orrs	r0, r1
 8006a04:	4984      	ldr	r1, [pc, #528]	@ (8006c18 <USB_EPStartXfer+0x34c>)
 8006a06:	e7f1      	b.n	80069ec <USB_EPStartXfer+0x120>
 8006a08:	2a01      	cmp	r2, #1
 8006a0a:	d1e1      	bne.n	80069d0 <USB_EPStartXfer+0x104>
 8006a0c:	002a      	movs	r2, r5
 8006a0e:	497c      	ldr	r1, [pc, #496]	@ (8006c00 <USB_EPStartXfer+0x334>)
 8006a10:	3250      	adds	r2, #80	@ 0x50
 8006a12:	8810      	ldrh	r0, [r2, #0]
 8006a14:	7822      	ldrb	r2, [r4, #0]
 8006a16:	1869      	adds	r1, r5, r1
 8006a18:	00d2      	lsls	r2, r2, #3
 8006a1a:	1809      	adds	r1, r1, r0
 8006a1c:	1852      	adds	r2, r2, r1
 8006a1e:	8013      	strh	r3, [r2, #0]
 8006a20:	e7d6      	b.n	80069d0 <USB_EPStartXfer+0x104>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006a22:	9a01      	ldr	r2, [sp, #4]
 8006a24:	8812      	ldrh	r2, [r2, #0]
 8006a26:	4694      	mov	ip, r2
 8006a28:	4a75      	ldr	r2, [pc, #468]	@ (8006c00 <USB_EPStartXfer+0x334>)
 8006a2a:	18a8      	adds	r0, r5, r2
 8006a2c:	9a03      	ldr	r2, [sp, #12]
 8006a2e:	4460      	add	r0, ip
 8006a30:	1882      	adds	r2, r0, r2
 8006a32:	8013      	strh	r3, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a34:	8922      	ldrh	r2, [r4, #8]
 8006a36:	0028      	movs	r0, r5
 8006a38:	f7ff ff33 	bl	80068a2 <USB_WritePMA>
            ep->xfer_buff += len;
 8006a3c:	9b04      	ldr	r3, [sp, #16]
            if (ep->xfer_len_db > ep->maxpacket)
 8006a3e:	9a02      	ldr	r2, [sp, #8]
            ep->xfer_buff += len;
 8006a40:	6163      	str	r3, [r4, #20]
              ep->xfer_len_db = 0U;
 8006a42:	9b05      	ldr	r3, [sp, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8006a44:	42b2      	cmp	r2, r6
 8006a46:	d201      	bcs.n	8006a4c <USB_EPStartXfer+0x180>
              ep->xfer_len_db -= len;
 8006a48:	1bf3      	subs	r3, r6, r7
 8006a4a:	003e      	movs	r6, r7
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a4c:	7862      	ldrb	r2, [r4, #1]
 8006a4e:	6223      	str	r3, [r4, #32]
 8006a50:	b2b3      	uxth	r3, r6
 8006a52:	2a00      	cmp	r2, #0
 8006a54:	d12a      	bne.n	8006aac <USB_EPStartXfer+0x1e0>
 8006a56:	9a01      	ldr	r2, [sp, #4]
 8006a58:	496e      	ldr	r1, [pc, #440]	@ (8006c14 <USB_EPStartXfer+0x348>)
 8006a5a:	8810      	ldrh	r0, [r2, #0]
 8006a5c:	7822      	ldrb	r2, [r4, #0]
 8006a5e:	1869      	adds	r1, r5, r1
 8006a60:	1809      	adds	r1, r1, r0
 8006a62:	00d2      	lsls	r2, r2, #3
 8006a64:	1852      	adds	r2, r2, r1
 8006a66:	8811      	ldrh	r1, [r2, #0]
 8006a68:	0589      	lsls	r1, r1, #22
 8006a6a:	0d89      	lsrs	r1, r1, #22
 8006a6c:	8011      	strh	r1, [r2, #0]
 8006a6e:	2e00      	cmp	r6, #0
 8006a70:	d106      	bne.n	8006a80 <USB_EPStartXfer+0x1b4>
 8006a72:	2080      	movs	r0, #128	@ 0x80
 8006a74:	8811      	ldrh	r1, [r2, #0]
 8006a76:	0200      	lsls	r0, r0, #8
 8006a78:	4301      	orrs	r1, r0
 8006a7a:	8011      	strh	r1, [r2, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a7c:	8962      	ldrh	r2, [r4, #10]
 8006a7e:	e7a8      	b.n	80069d2 <USB_EPStartXfer+0x106>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a80:	2e3e      	cmp	r6, #62	@ 0x3e
 8006a82:	d808      	bhi.n	8006a96 <USB_EPStartXfer+0x1ca>
 8006a84:	2101      	movs	r1, #1
 8006a86:	0870      	lsrs	r0, r6, #1
 8006a88:	4031      	ands	r1, r6
 8006a8a:	1840      	adds	r0, r0, r1
 8006a8c:	8811      	ldrh	r1, [r2, #0]
 8006a8e:	0280      	lsls	r0, r0, #10
 8006a90:	4301      	orrs	r1, r0
 8006a92:	b289      	uxth	r1, r1
 8006a94:	e7f1      	b.n	8006a7a <USB_EPStartXfer+0x1ae>
 8006a96:	201f      	movs	r0, #31
 8006a98:	0971      	lsrs	r1, r6, #5
 8006a9a:	4006      	ands	r6, r0
 8006a9c:	4270      	negs	r0, r6
 8006a9e:	4146      	adcs	r6, r0
 8006aa0:	8810      	ldrh	r0, [r2, #0]
 8006aa2:	1b89      	subs	r1, r1, r6
 8006aa4:	0289      	lsls	r1, r1, #10
 8006aa6:	4308      	orrs	r0, r1
 8006aa8:	495b      	ldr	r1, [pc, #364]	@ (8006c18 <USB_EPStartXfer+0x34c>)
 8006aaa:	e7f1      	b.n	8006a90 <USB_EPStartXfer+0x1c4>
 8006aac:	2a01      	cmp	r2, #1
 8006aae:	d1e5      	bne.n	8006a7c <USB_EPStartXfer+0x1b0>
 8006ab0:	002a      	movs	r2, r5
 8006ab2:	4958      	ldr	r1, [pc, #352]	@ (8006c14 <USB_EPStartXfer+0x348>)
 8006ab4:	3250      	adds	r2, #80	@ 0x50
 8006ab6:	8810      	ldrh	r0, [r2, #0]
 8006ab8:	7822      	ldrb	r2, [r4, #0]
 8006aba:	1869      	adds	r1, r5, r1
 8006abc:	00d2      	lsls	r2, r2, #3
 8006abe:	1809      	adds	r1, r1, r0
 8006ac0:	1852      	adds	r2, r2, r1
 8006ac2:	8013      	strh	r3, [r2, #0]
 8006ac4:	e7da      	b.n	8006a7c <USB_EPStartXfer+0x1b0>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006ac6:	8818      	ldrh	r0, [r3, #0]
 8006ac8:	4f54      	ldr	r7, [pc, #336]	@ (8006c1c <USB_EPStartXfer+0x350>)
 8006aca:	4a4f      	ldr	r2, [pc, #316]	@ (8006c08 <USB_EPStartXfer+0x33c>)
 8006acc:	4038      	ands	r0, r7
 8006ace:	4310      	orrs	r0, r2
 8006ad0:	b280      	uxth	r0, r0
 8006ad2:	8018      	strh	r0, [r3, #0]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006ad4:	9b01      	ldr	r3, [sp, #4]
 8006ad6:	9a03      	ldr	r2, [sp, #12]
 8006ad8:	8818      	ldrh	r0, [r3, #0]
 8006ada:	4b49      	ldr	r3, [pc, #292]	@ (8006c00 <USB_EPStartXfer+0x334>)
 8006adc:	18eb      	adds	r3, r5, r3
 8006ade:	181b      	adds	r3, r3, r0
 8006ae0:	189a      	adds	r2, r3, r2
 8006ae2:	b2b3      	uxth	r3, r6
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006ae4:	8013      	strh	r3, [r2, #0]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006ae6:	8922      	ldrh	r2, [r4, #8]
 8006ae8:	e774      	b.n	80069d4 <USB_EPStartXfer+0x108>
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006aea:	8818      	ldrh	r0, [r3, #0]
        ep->xfer_len_db -= len;
 8006aec:	1bf6      	subs	r6, r6, r7
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006aee:	9a01      	ldr	r2, [sp, #4]
        ep->xfer_len_db -= len;
 8006af0:	6226      	str	r6, [r4, #32]
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006af2:	8816      	ldrh	r6, [r2, #0]
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006af4:	b2bb      	uxth	r3, r7
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006af6:	0640      	lsls	r0, r0, #25
 8006af8:	d507      	bpl.n	8006b0a <USB_EPStartXfer+0x23e>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006afa:	4a46      	ldr	r2, [pc, #280]	@ (8006c14 <USB_EPStartXfer+0x348>)
 8006afc:	18a8      	adds	r0, r5, r2
 8006afe:	9a03      	ldr	r2, [sp, #12]
 8006b00:	1980      	adds	r0, r0, r6
 8006b02:	1882      	adds	r2, r0, r2
 8006b04:	8013      	strh	r3, [r2, #0]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b06:	8962      	ldrh	r2, [r4, #10]
 8006b08:	e764      	b.n	80069d4 <USB_EPStartXfer+0x108>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006b0a:	4a3d      	ldr	r2, [pc, #244]	@ (8006c00 <USB_EPStartXfer+0x334>)
 8006b0c:	18a8      	adds	r0, r5, r2
 8006b0e:	9a03      	ldr	r2, [sp, #12]
 8006b10:	1980      	adds	r0, r0, r6
 8006b12:	1882      	adds	r2, r0, r2
 8006b14:	e7e6      	b.n	8006ae4 <USB_EPStartXfer+0x218>
    if (ep->doublebuffer == 0U)
 8006b16:	2a00      	cmp	r2, #0
 8006b18:	d11c      	bne.n	8006b54 <USB_EPStartXfer+0x288>
      if (ep->xfer_len > ep->maxpacket)
 8006b1a:	69a3      	ldr	r3, [r4, #24]
 8006b1c:	6921      	ldr	r1, [r4, #16]
 8006b1e:	428b      	cmp	r3, r1
 8006b20:	d901      	bls.n	8006b26 <USB_EPStartXfer+0x25a>
        ep->xfer_len -= len;
 8006b22:	1a5a      	subs	r2, r3, r1
        len = ep->maxpacket;
 8006b24:	000b      	movs	r3, r1
 8006b26:	61a2      	str	r2, [r4, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006b28:	002a      	movs	r2, r5
 8006b2a:	493a      	ldr	r1, [pc, #232]	@ (8006c14 <USB_EPStartXfer+0x348>)
 8006b2c:	3250      	adds	r2, #80	@ 0x50
 8006b2e:	8810      	ldrh	r0, [r2, #0]
 8006b30:	7822      	ldrb	r2, [r4, #0]
 8006b32:	1869      	adds	r1, r5, r1
 8006b34:	00d2      	lsls	r2, r2, #3
 8006b36:	1809      	adds	r1, r1, r0
 8006b38:	1852      	adds	r2, r2, r1
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006b3a:	8811      	ldrh	r1, [r2, #0]
 8006b3c:	0589      	lsls	r1, r1, #22
 8006b3e:	0d89      	lsrs	r1, r1, #22
 8006b40:	8011      	strh	r1, [r2, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d000      	beq.n	8006b48 <USB_EPStartXfer+0x27c>
 8006b46:	e0d6      	b.n	8006cf6 <USB_EPStartXfer+0x42a>
 8006b48:	2180      	movs	r1, #128	@ 0x80
 8006b4a:	8813      	ldrh	r3, [r2, #0]
 8006b4c:	0209      	lsls	r1, r1, #8
 8006b4e:	430b      	orrs	r3, r1
 8006b50:	8013      	strh	r3, [r2, #0]
 8006b52:	e03d      	b.n	8006bd0 <USB_EPStartXfer+0x304>
      if (ep->type == EP_TYPE_BULK)
 8006b54:	78e3      	ldrb	r3, [r4, #3]
 8006b56:	2b02      	cmp	r3, #2
 8006b58:	d000      	beq.n	8006b5c <USB_EPStartXfer+0x290>
 8006b5a:	e08c      	b.n	8006c76 <USB_EPStartXfer+0x3aa>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006b5c:	2900      	cmp	r1, #0
 8006b5e:	d124      	bne.n	8006baa <USB_EPStartXfer+0x2de>
 8006b60:	0006      	movs	r6, r0
 8006b62:	4a27      	ldr	r2, [pc, #156]	@ (8006c00 <USB_EPStartXfer+0x334>)
 8006b64:	3650      	adds	r6, #80	@ 0x50
 8006b66:	8833      	ldrh	r3, [r6, #0]
 8006b68:	7820      	ldrb	r0, [r4, #0]
 8006b6a:	18aa      	adds	r2, r5, r2
 8006b6c:	18d2      	adds	r2, r2, r3
 8006b6e:	00c0      	lsls	r0, r0, #3
 8006b70:	1812      	adds	r2, r2, r0
 8006b72:	8813      	ldrh	r3, [r2, #0]
 8006b74:	059b      	lsls	r3, r3, #22
 8006b76:	0d9b      	lsrs	r3, r3, #22
 8006b78:	8013      	strh	r3, [r2, #0]
 8006b7a:	6923      	ldr	r3, [r4, #16]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d134      	bne.n	8006bea <USB_EPStartXfer+0x31e>
 8006b80:	2780      	movs	r7, #128	@ 0x80
 8006b82:	8811      	ldrh	r1, [r2, #0]
 8006b84:	023f      	lsls	r7, r7, #8
 8006b86:	4339      	orrs	r1, r7
 8006b88:	8011      	strh	r1, [r2, #0]
 8006b8a:	4a22      	ldr	r2, [pc, #136]	@ (8006c14 <USB_EPStartXfer+0x348>)
 8006b8c:	8831      	ldrh	r1, [r6, #0]
 8006b8e:	18aa      	adds	r2, r5, r2
 8006b90:	1852      	adds	r2, r2, r1
 8006b92:	1812      	adds	r2, r2, r0
 8006b94:	8811      	ldrh	r1, [r2, #0]
 8006b96:	0589      	lsls	r1, r1, #22
 8006b98:	0d89      	lsrs	r1, r1, #22
 8006b9a:	8011      	strh	r1, [r2, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d154      	bne.n	8006c4a <USB_EPStartXfer+0x37e>
 8006ba0:	2180      	movs	r1, #128	@ 0x80
 8006ba2:	8813      	ldrh	r3, [r2, #0]
 8006ba4:	0209      	lsls	r1, r1, #8
 8006ba6:	430b      	orrs	r3, r1
 8006ba8:	8013      	strh	r3, [r2, #0]
        if (ep->xfer_count != 0U)
 8006baa:	69e3      	ldr	r3, [r4, #28]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d00f      	beq.n	8006bd0 <USB_EPStartXfer+0x304>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006bb0:	7823      	ldrb	r3, [r4, #0]
 8006bb2:	491b      	ldr	r1, [pc, #108]	@ (8006c20 <USB_EPStartXfer+0x354>)
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	18eb      	adds	r3, r5, r3
 8006bb8:	881a      	ldrh	r2, [r3, #0]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006bba:	400a      	ands	r2, r1
 8006bbc:	428a      	cmp	r2, r1
 8006bbe:	d001      	beq.n	8006bc4 <USB_EPStartXfer+0x2f8>
 8006bc0:	2a00      	cmp	r2, #0
 8006bc2:	d105      	bne.n	8006bd0 <USB_EPStartXfer+0x304>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006bc4:	881a      	ldrh	r2, [r3, #0]
 8006bc6:	4911      	ldr	r1, [pc, #68]	@ (8006c0c <USB_EPStartXfer+0x340>)
 8006bc8:	400a      	ands	r2, r1
 8006bca:	4916      	ldr	r1, [pc, #88]	@ (8006c24 <USB_EPStartXfer+0x358>)
 8006bcc:	430a      	orrs	r2, r1
 8006bce:	801a      	strh	r2, [r3, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006bd0:	7823      	ldrb	r3, [r4, #0]
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	18ed      	adds	r5, r5, r3
 8006bd6:	882a      	ldrh	r2, [r5, #0]
 8006bd8:	4b13      	ldr	r3, [pc, #76]	@ (8006c28 <USB_EPStartXfer+0x35c>)
 8006bda:	401a      	ands	r2, r3
 8006bdc:	23c0      	movs	r3, #192	@ 0xc0
 8006bde:	019b      	lsls	r3, r3, #6
 8006be0:	4053      	eors	r3, r2
 8006be2:	4a12      	ldr	r2, [pc, #72]	@ (8006c2c <USB_EPStartXfer+0x360>)
 8006be4:	4313      	orrs	r3, r2
 8006be6:	802b      	strh	r3, [r5, #0]
 8006be8:	e6a0      	b.n	800692c <USB_EPStartXfer+0x60>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006bea:	2b3e      	cmp	r3, #62	@ 0x3e
 8006bec:	d820      	bhi.n	8006c30 <USB_EPStartXfer+0x364>
 8006bee:	2101      	movs	r1, #1
 8006bf0:	085f      	lsrs	r7, r3, #1
 8006bf2:	4019      	ands	r1, r3
 8006bf4:	187f      	adds	r7, r7, r1
 8006bf6:	8811      	ldrh	r1, [r2, #0]
 8006bf8:	02bf      	lsls	r7, r7, #10
 8006bfa:	4339      	orrs	r1, r7
 8006bfc:	b289      	uxth	r1, r1
 8006bfe:	e7c3      	b.n	8006b88 <USB_EPStartXfer+0x2bc>
 8006c00:	00000402 	.word	0x00000402
 8006c04:	ffff8fbf 	.word	0xffff8fbf
 8006c08:	ffff8080 	.word	0xffff8080
 8006c0c:	ffff8f8f 	.word	0xffff8f8f
 8006c10:	00008180 	.word	0x00008180
 8006c14:	00000406 	.word	0x00000406
 8006c18:	ffff8000 	.word	0xffff8000
 8006c1c:	ffff8e8f 	.word	0xffff8e8f
 8006c20:	00004040 	.word	0x00004040
 8006c24:	000080c0 	.word	0x000080c0
 8006c28:	ffffbf8f 	.word	0xffffbf8f
 8006c2c:	00008080 	.word	0x00008080
 8006c30:	271f      	movs	r7, #31
 8006c32:	401f      	ands	r7, r3
 8006c34:	0039      	movs	r1, r7
 8006c36:	424f      	negs	r7, r1
 8006c38:	414f      	adcs	r7, r1
 8006c3a:	0959      	lsrs	r1, r3, #5
 8006c3c:	1bc9      	subs	r1, r1, r7
 8006c3e:	8817      	ldrh	r7, [r2, #0]
 8006c40:	9101      	str	r1, [sp, #4]
 8006c42:	0289      	lsls	r1, r1, #10
 8006c44:	430f      	orrs	r7, r1
 8006c46:	4937      	ldr	r1, [pc, #220]	@ (8006d24 <USB_EPStartXfer+0x458>)
 8006c48:	e7d7      	b.n	8006bfa <USB_EPStartXfer+0x32e>
 8006c4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c4c:	d808      	bhi.n	8006c60 <USB_EPStartXfer+0x394>
 8006c4e:	2001      	movs	r0, #1
 8006c50:	0859      	lsrs	r1, r3, #1
 8006c52:	4003      	ands	r3, r0
 8006c54:	18c9      	adds	r1, r1, r3
 8006c56:	8813      	ldrh	r3, [r2, #0]
 8006c58:	0289      	lsls	r1, r1, #10
 8006c5a:	430b      	orrs	r3, r1
 8006c5c:	b29b      	uxth	r3, r3
 8006c5e:	e7a3      	b.n	8006ba8 <USB_EPStartXfer+0x2dc>
 8006c60:	201f      	movs	r0, #31
 8006c62:	0959      	lsrs	r1, r3, #5
 8006c64:	4003      	ands	r3, r0
 8006c66:	4258      	negs	r0, r3
 8006c68:	4143      	adcs	r3, r0
 8006c6a:	1ac9      	subs	r1, r1, r3
 8006c6c:	8813      	ldrh	r3, [r2, #0]
 8006c6e:	0289      	lsls	r1, r1, #10
 8006c70:	4319      	orrs	r1, r3
 8006c72:	4b2c      	ldr	r3, [pc, #176]	@ (8006d24 <USB_EPStartXfer+0x458>)
 8006c74:	e7f1      	b.n	8006c5a <USB_EPStartXfer+0x38e>
        return HAL_ERROR;
 8006c76:	2001      	movs	r0, #1
      else if (ep->type == EP_TYPE_ISOC)
 8006c78:	4283      	cmp	r3, r0
 8006c7a:	d000      	beq.n	8006c7e <USB_EPStartXfer+0x3b2>
 8006c7c:	e657      	b.n	800692e <USB_EPStartXfer+0x62>
        if (ep->xfer_len > ep->maxpacket)
 8006c7e:	69a3      	ldr	r3, [r4, #24]
 8006c80:	6922      	ldr	r2, [r4, #16]
          ep->xfer_len = 0U;
 8006c82:	2000      	movs	r0, #0
        if (ep->xfer_len > ep->maxpacket)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d901      	bls.n	8006c8c <USB_EPStartXfer+0x3c0>
          ep->xfer_len -= len;
 8006c88:	1a98      	subs	r0, r3, r2
          len = ep->maxpacket;
 8006c8a:	0013      	movs	r3, r2
 8006c8c:	61a0      	str	r0, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006c8e:	2900      	cmp	r1, #0
 8006c90:	d19e      	bne.n	8006bd0 <USB_EPStartXfer+0x304>
 8006c92:	002e      	movs	r6, r5
 8006c94:	4a24      	ldr	r2, [pc, #144]	@ (8006d28 <USB_EPStartXfer+0x45c>)
 8006c96:	3650      	adds	r6, #80	@ 0x50
 8006c98:	8831      	ldrh	r1, [r6, #0]
 8006c9a:	7820      	ldrb	r0, [r4, #0]
 8006c9c:	18aa      	adds	r2, r5, r2
 8006c9e:	1852      	adds	r2, r2, r1
 8006ca0:	00c0      	lsls	r0, r0, #3
 8006ca2:	1812      	adds	r2, r2, r0
 8006ca4:	8811      	ldrh	r1, [r2, #0]
 8006ca6:	0589      	lsls	r1, r1, #22
 8006ca8:	0d89      	lsrs	r1, r1, #22
 8006caa:	8011      	strh	r1, [r2, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d10a      	bne.n	8006cc6 <USB_EPStartXfer+0x3fa>
 8006cb0:	2780      	movs	r7, #128	@ 0x80
 8006cb2:	8811      	ldrh	r1, [r2, #0]
 8006cb4:	023f      	lsls	r7, r7, #8
 8006cb6:	4339      	orrs	r1, r7
 8006cb8:	8011      	strh	r1, [r2, #0]
 8006cba:	4a1c      	ldr	r2, [pc, #112]	@ (8006d2c <USB_EPStartXfer+0x460>)
 8006cbc:	8831      	ldrh	r1, [r6, #0]
 8006cbe:	18aa      	adds	r2, r5, r2
 8006cc0:	1852      	adds	r2, r2, r1
 8006cc2:	1812      	adds	r2, r2, r0
 8006cc4:	e739      	b.n	8006b3a <USB_EPStartXfer+0x26e>
 8006cc6:	2b3e      	cmp	r3, #62	@ 0x3e
 8006cc8:	d808      	bhi.n	8006cdc <USB_EPStartXfer+0x410>
 8006cca:	2101      	movs	r1, #1
 8006ccc:	085f      	lsrs	r7, r3, #1
 8006cce:	4019      	ands	r1, r3
 8006cd0:	187f      	adds	r7, r7, r1
 8006cd2:	8811      	ldrh	r1, [r2, #0]
 8006cd4:	02bf      	lsls	r7, r7, #10
 8006cd6:	4339      	orrs	r1, r7
 8006cd8:	b289      	uxth	r1, r1
 8006cda:	e7ed      	b.n	8006cb8 <USB_EPStartXfer+0x3ec>
 8006cdc:	271f      	movs	r7, #31
 8006cde:	401f      	ands	r7, r3
 8006ce0:	0039      	movs	r1, r7
 8006ce2:	424f      	negs	r7, r1
 8006ce4:	414f      	adcs	r7, r1
 8006ce6:	0959      	lsrs	r1, r3, #5
 8006ce8:	1bc9      	subs	r1, r1, r7
 8006cea:	8817      	ldrh	r7, [r2, #0]
 8006cec:	9101      	str	r1, [sp, #4]
 8006cee:	0289      	lsls	r1, r1, #10
 8006cf0:	430f      	orrs	r7, r1
 8006cf2:	490c      	ldr	r1, [pc, #48]	@ (8006d24 <USB_EPStartXfer+0x458>)
 8006cf4:	e7ef      	b.n	8006cd6 <USB_EPStartXfer+0x40a>
 8006cf6:	2b3e      	cmp	r3, #62	@ 0x3e
 8006cf8:	d808      	bhi.n	8006d0c <USB_EPStartXfer+0x440>
 8006cfa:	2001      	movs	r0, #1
 8006cfc:	0859      	lsrs	r1, r3, #1
 8006cfe:	4003      	ands	r3, r0
 8006d00:	18c9      	adds	r1, r1, r3
 8006d02:	8813      	ldrh	r3, [r2, #0]
 8006d04:	0289      	lsls	r1, r1, #10
 8006d06:	430b      	orrs	r3, r1
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	e721      	b.n	8006b50 <USB_EPStartXfer+0x284>
 8006d0c:	201f      	movs	r0, #31
 8006d0e:	0959      	lsrs	r1, r3, #5
 8006d10:	4003      	ands	r3, r0
 8006d12:	4258      	negs	r0, r3
 8006d14:	4143      	adcs	r3, r0
 8006d16:	1ac9      	subs	r1, r1, r3
 8006d18:	8813      	ldrh	r3, [r2, #0]
 8006d1a:	0289      	lsls	r1, r1, #10
 8006d1c:	4319      	orrs	r1, r3
 8006d1e:	4b01      	ldr	r3, [pc, #4]	@ (8006d24 <USB_EPStartXfer+0x458>)
 8006d20:	e7f1      	b.n	8006d06 <USB_EPStartXfer+0x43a>
 8006d22:	46c0      	nop			@ (mov r8, r8)
 8006d24:	ffff8000 	.word	0xffff8000
 8006d28:	00000402 	.word	0x00000402
 8006d2c:	00000406 	.word	0x00000406

08006d30 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006d30:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006d32:	2580      	movs	r5, #128	@ 0x80
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006d34:	085c      	lsrs	r4, r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006d36:	00ed      	lsls	r5, r5, #3
 8006d38:	1952      	adds	r2, r2, r5

  for (count = n; count != 0U; count--)
 8006d3a:	0026      	movs	r6, r4
  uint8_t *pBuf = pbUsrBuf;
 8006d3c:	000d      	movs	r5, r1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006d3e:	1880      	adds	r0, r0, r2
  for (count = n; count != 0U; count--)
 8006d40:	1a47      	subs	r7, r0, r1
 8006d42:	19ea      	adds	r2, r5, r7
 8006d44:	2e00      	cmp	r6, #0
 8006d46:	d106      	bne.n	8006d56 <USB_ReadPMA+0x26>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006d48:	07db      	lsls	r3, r3, #31
 8006d4a:	d503      	bpl.n	8006d54 <USB_ReadPMA+0x24>
 8006d4c:	0064      	lsls	r4, r4, #1
  {
    RdVal = *pdwVal;
 8006d4e:	1900      	adds	r0, r0, r4
 8006d50:	8803      	ldrh	r3, [r0, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006d52:	550b      	strb	r3, [r1, r4]
  }
}
 8006d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    RdVal = *(__IO uint16_t *)pdwVal;
 8006d56:	8812      	ldrh	r2, [r2, #0]
  for (count = n; count != 0U; count--)
 8006d58:	3e01      	subs	r6, #1
    RdVal = *(__IO uint16_t *)pdwVal;
 8006d5a:	b292      	uxth	r2, r2
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006d5c:	702a      	strb	r2, [r5, #0]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006d5e:	0a12      	lsrs	r2, r2, #8
 8006d60:	706a      	strb	r2, [r5, #1]
    pBuf++;
 8006d62:	3502      	adds	r5, #2
  for (count = n; count != 0U; count--)
 8006d64:	e7ed      	b.n	8006d42 <USB_ReadPMA+0x12>
	...

08006d68 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006d68:	23af      	movs	r3, #175	@ 0xaf
 8006d6a:	009b      	lsls	r3, r3, #2
 8006d6c:	58c3      	ldr	r3, [r0, r3]
{
 8006d6e:	b570      	push	{r4, r5, r6, lr}
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00e      	beq.n	8006d92 <USBD_CDC_EP0_RxReady+0x2a>
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006d74:	22ae      	movs	r2, #174	@ 0xae
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006d76:	2580      	movs	r5, #128	@ 0x80
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006d78:	0092      	lsls	r2, r2, #2
 8006d7a:	5884      	ldr	r4, [r0, r2]
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006d7c:	00ad      	lsls	r5, r5, #2
 8006d7e:	5d60      	ldrb	r0, [r4, r5]
 8006d80:	28ff      	cmp	r0, #255	@ 0xff
 8006d82:	d006      	beq.n	8006d92 <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006d84:	4a04      	ldr	r2, [pc, #16]	@ (8006d98 <USBD_CDC_EP0_RxReady+0x30>)
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	0021      	movs	r1, r4
 8006d8a:	5ca2      	ldrb	r2, [r4, r2]
 8006d8c:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8006d8e:	23ff      	movs	r3, #255	@ 0xff
 8006d90:	5563      	strb	r3, [r4, r5]

  }
  return USBD_OK;
}
 8006d92:	2000      	movs	r0, #0
 8006d94:	bd70      	pop	{r4, r5, r6, pc}
 8006d96:	46c0      	nop			@ (mov r8, r8)
 8006d98:	00000201 	.word	0x00000201

08006d9c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006d9c:	2343      	movs	r3, #67	@ 0x43
 8006d9e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
 8006da0:	4800      	ldr	r0, [pc, #0]	@ (8006da4 <USBD_CDC_GetFSCfgDesc+0x8>)
}
 8006da2:	4770      	bx	lr
 8006da4:	20000248 	.word	0x20000248

08006da8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006da8:	2343      	movs	r3, #67	@ 0x43
 8006daa:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
 8006dac:	4800      	ldr	r0, [pc, #0]	@ (8006db0 <USBD_CDC_GetHSCfgDesc+0x8>)
}
 8006dae:	4770      	bx	lr
 8006db0:	2000028c 	.word	0x2000028c

08006db4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006db4:	2343      	movs	r3, #67	@ 0x43
 8006db6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8006db8:	4800      	ldr	r0, [pc, #0]	@ (8006dbc <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
}
 8006dba:	4770      	bx	lr
 8006dbc:	20000204 	.word	0x20000204

08006dc0 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8006dc0:	230a      	movs	r3, #10
 8006dc2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8006dc4:	4800      	ldr	r0, [pc, #0]	@ (8006dc8 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
}
 8006dc6:	4770      	bx	lr
 8006dc8:	20000308 	.word	0x20000308

08006dcc <USBD_CDC_DataOut>:
{
 8006dcc:	b570      	push	{r4, r5, r6, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006dce:	26ae      	movs	r6, #174	@ 0xae
 8006dd0:	00b6      	lsls	r6, r6, #2
{
 8006dd2:	0004      	movs	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006dd4:	5985      	ldr	r5, [r0, r6]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006dd6:	f000 ff63 	bl	8007ca0 <USBD_LL_GetRxDataSize>
 8006dda:	2383      	movs	r3, #131	@ 0x83
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	50e8      	str	r0, [r5, r3]
  if (pdev->pClassData != NULL)
 8006de0:	59a3      	ldr	r3, [r4, r6]
    return USBD_FAIL;
 8006de2:	2002      	movs	r0, #2
  if (pdev->pClassData != NULL)
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00a      	beq.n	8006dfe <USBD_CDC_DataOut+0x32>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006de8:	2383      	movs	r3, #131	@ 0x83
 8006dea:	2281      	movs	r2, #129	@ 0x81
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	18e9      	adds	r1, r5, r3
 8006df0:	33b0      	adds	r3, #176	@ 0xb0
 8006df2:	58e3      	ldr	r3, [r4, r3]
 8006df4:	0092      	lsls	r2, r2, #2
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	58a8      	ldr	r0, [r5, r2]
 8006dfa:	4798      	blx	r3
    return USBD_OK;
 8006dfc:	2000      	movs	r0, #0
}
 8006dfe:	bd70      	pop	{r4, r5, r6, pc}

08006e00 <USBD_CDC_DataIn>:
{
 8006e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006e02:	23ae      	movs	r3, #174	@ 0xae
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	58c7      	ldr	r7, [r0, r3]
{
 8006e08:	0004      	movs	r4, r0
 8006e0a:	000e      	movs	r6, r1
    return USBD_FAIL;
 8006e0c:	2002      	movs	r0, #2
  if (pdev->pClassData != NULL)
 8006e0e:	2f00      	cmp	r7, #0
 8006e10:	d016      	beq.n	8006e40 <USBD_CDC_DataIn+0x40>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006e12:	2514      	movs	r5, #20
 8006e14:	434d      	muls	r5, r1
 8006e16:	1965      	adds	r5, r4, r5
 8006e18:	69e8      	ldr	r0, [r5, #28]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006e1a:	3308      	adds	r3, #8
 8006e1c:	58e3      	ldr	r3, [r4, r3]
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006e1e:	2800      	cmp	r0, #0
 8006e20:	d00f      	beq.n	8006e42 <USBD_CDC_DataIn+0x42>
 8006e22:	2228      	movs	r2, #40	@ 0x28
 8006e24:	434a      	muls	r2, r1
 8006e26:	189b      	adds	r3, r3, r2
 8006e28:	6a19      	ldr	r1, [r3, #32]
 8006e2a:	f7f9 fa19 	bl	8000260 <__aeabi_uidivmod>
 8006e2e:	1e0a      	subs	r2, r1, #0
 8006e30:	d107      	bne.n	8006e42 <USBD_CDC_DataIn+0x42>
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006e32:	000b      	movs	r3, r1
      pdev->ep_in[epnum].total_length = 0U;
 8006e34:	61e9      	str	r1, [r5, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006e36:	0020      	movs	r0, r4
 8006e38:	0031      	movs	r1, r6
 8006e3a:	f000 ff1f 	bl	8007c7c <USBD_LL_Transmit>
    return USBD_OK;
 8006e3e:	2000      	movs	r0, #0
}
 8006e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hcdc->TxState = 0U;
 8006e42:	2385      	movs	r3, #133	@ 0x85
 8006e44:	2200      	movs	r2, #0
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	50fa      	str	r2, [r7, r3]
 8006e4a:	e7f8      	b.n	8006e3e <USBD_CDC_DataIn+0x3e>

08006e4c <USBD_CDC_Setup>:
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006e4c:	23ae      	movs	r3, #174	@ 0xae
{
 8006e4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	58c6      	ldr	r6, [r0, r3]
  uint8_t ifalt = 0U;
 8006e54:	466b      	mov	r3, sp
  uint16_t status_info = 0U;
 8006e56:	466a      	mov	r2, sp
{
 8006e58:	000d      	movs	r5, r1
  uint8_t ifalt = 0U;
 8006e5a:	1d59      	adds	r1, r3, #5
 8006e5c:	2300      	movs	r3, #0
{
 8006e5e:	0004      	movs	r4, r0
  uint8_t ifalt = 0U;
 8006e60:	700b      	strb	r3, [r1, #0]
  uint16_t status_info = 0U;
 8006e62:	80d3      	strh	r3, [r2, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e64:	782b      	ldrb	r3, [r5, #0]
  uint16_t status_info = 0U;
 8006e66:	1d90      	adds	r0, r2, #6
 8006e68:	001f      	movs	r7, r3
 8006e6a:	2260      	movs	r2, #96	@ 0x60
 8006e6c:	4017      	ands	r7, r2
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e6e:	4213      	tst	r3, r2
 8006e70:	d026      	beq.n	8006ec0 <USBD_CDC_Setup+0x74>
 8006e72:	2f20      	cmp	r7, #32
 8006e74:	d13f      	bne.n	8006ef6 <USBD_CDC_Setup+0xaa>
      if (req->wLength)
 8006e76:	88ea      	ldrh	r2, [r5, #6]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006e78:	7868      	ldrb	r0, [r5, #1]
      if (req->wLength)
 8006e7a:	2a00      	cmp	r2, #0
 8006e7c:	d019      	beq.n	8006eb2 <USBD_CDC_Setup+0x66>
        if (req->bmRequest & 0x80U)
 8006e7e:	b25b      	sxtb	r3, r3
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	da0b      	bge.n	8006e9c <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006e84:	23af      	movs	r3, #175	@ 0xaf
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	58e3      	ldr	r3, [r4, r3]
 8006e8a:	0031      	movs	r1, r6
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	4798      	blx	r3
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006e90:	0031      	movs	r1, r6
 8006e92:	88ea      	ldrh	r2, [r5, #6]
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006e94:	0020      	movs	r0, r4
 8006e96:	f000 fca0 	bl	80077da <USBD_CtlSendData>
 8006e9a:	e008      	b.n	8006eae <USBD_CDC_Setup+0x62>
          hcdc->CmdOpCode = req->bRequest;
 8006e9c:	2380      	movs	r3, #128	@ 0x80
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	54f0      	strb	r0, [r6, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006ea2:	4b18      	ldr	r3, [pc, #96]	@ (8006f04 <USBD_CDC_Setup+0xb8>)
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006ea4:	0031      	movs	r1, r6
 8006ea6:	0020      	movs	r0, r4
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006ea8:	54f2      	strb	r2, [r6, r3]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006eaa:	f000 fcac 	bl	8007806 <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 8006eae:	2000      	movs	r0, #0
}
 8006eb0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006eb2:	23af      	movs	r3, #175	@ 0xaf
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	58e3      	ldr	r3, [r4, r3]
 8006eb8:	0029      	movs	r1, r5
 8006eba:	689b      	ldr	r3, [r3, #8]
 8006ebc:	4798      	blx	r3
 8006ebe:	e7f6      	b.n	8006eae <USBD_CDC_Setup+0x62>
      switch (req->bRequest)
 8006ec0:	786b      	ldrb	r3, [r5, #1]
 8006ec2:	2b0a      	cmp	r3, #10
 8006ec4:	d00b      	beq.n	8006ede <USBD_CDC_Setup+0x92>
 8006ec6:	2b0b      	cmp	r3, #11
 8006ec8:	d010      	beq.n	8006eec <USBD_CDC_Setup+0xa0>
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d113      	bne.n	8006ef6 <USBD_CDC_Setup+0xaa>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ece:	23a7      	movs	r3, #167	@ 0xa7
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	5ce3      	ldrb	r3, [r4, r3]
 8006ed4:	2b03      	cmp	r3, #3
 8006ed6:	d10e      	bne.n	8006ef6 <USBD_CDC_Setup+0xaa>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006ed8:	2202      	movs	r2, #2
 8006eda:	0001      	movs	r1, r0
 8006edc:	e7da      	b.n	8006e94 <USBD_CDC_Setup+0x48>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ede:	23a7      	movs	r3, #167	@ 0xa7
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	5ce3      	ldrb	r3, [r4, r3]
 8006ee4:	2b03      	cmp	r3, #3
 8006ee6:	d106      	bne.n	8006ef6 <USBD_CDC_Setup+0xaa>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006ee8:	2201      	movs	r2, #1
 8006eea:	e7d3      	b.n	8006e94 <USBD_CDC_Setup+0x48>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006eec:	23a7      	movs	r3, #167	@ 0xa7
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	5ce3      	ldrb	r3, [r4, r3]
 8006ef2:	2b03      	cmp	r3, #3
 8006ef4:	d0db      	beq.n	8006eae <USBD_CDC_Setup+0x62>
          USBD_CtlError(pdev, req);
 8006ef6:	0020      	movs	r0, r4
 8006ef8:	0029      	movs	r1, r5
 8006efa:	f000 fc47 	bl	800778c <USBD_CtlError>
            ret = USBD_FAIL;
 8006efe:	2002      	movs	r0, #2
 8006f00:	e7d6      	b.n	8006eb0 <USBD_CDC_Setup+0x64>
 8006f02:	46c0      	nop			@ (mov r8, r8)
 8006f04:	00000201 	.word	0x00000201

08006f08 <USBD_CDC_DeInit>:
{
 8006f08:	b570      	push	{r4, r5, r6, lr}
 8006f0a:	0004      	movs	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006f0c:	2500      	movs	r5, #0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006f0e:	2181      	movs	r1, #129	@ 0x81
 8006f10:	f000 fe7d 	bl	8007c0e <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006f14:	2101      	movs	r1, #1
 8006f16:	0020      	movs	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006f18:	62e5      	str	r5, [r4, #44]	@ 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006f1a:	f000 fe78 	bl	8007c0e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006f1e:	0023      	movs	r3, r4
  if (pdev->pClassData != NULL)
 8006f20:	26ae      	movs	r6, #174	@ 0xae
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006f22:	33fc      	adds	r3, #252	@ 0xfc
 8006f24:	671d      	str	r5, [r3, #112]	@ 0x70
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006f26:	2182      	movs	r1, #130	@ 0x82
 8006f28:	0020      	movs	r0, r4
  if (pdev->pClassData != NULL)
 8006f2a:	00b6      	lsls	r6, r6, #2
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006f2c:	f000 fe6f 	bl	8007c0e <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 8006f30:	59a3      	ldr	r3, [r4, r6]
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006f32:	6425      	str	r5, [r4, #64]	@ 0x40
  if (pdev->pClassData != NULL)
 8006f34:	42ab      	cmp	r3, r5
 8006f36:	d008      	beq.n	8006f4a <USBD_CDC_DeInit+0x42>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006f38:	23af      	movs	r3, #175	@ 0xaf
 8006f3a:	009b      	lsls	r3, r3, #2
 8006f3c:	58e3      	ldr	r3, [r4, r3]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006f42:	59a0      	ldr	r0, [r4, r6]
 8006f44:	f000 feb8 	bl	8007cb8 <USBD_static_free>
    pdev->pClassData = NULL;
 8006f48:	51a5      	str	r5, [r4, r6]
}
 8006f4a:	2000      	movs	r0, #0
 8006f4c:	bd70      	pop	{r4, r5, r6, pc}

08006f4e <USBD_CDC_Init>:
{
 8006f4e:	b570      	push	{r4, r5, r6, lr}
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f50:	7c03      	ldrb	r3, [r0, #16]
{
 8006f52:	0004      	movs	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d13a      	bne.n	8006fce <USBD_CDC_Init+0x80>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006f58:	2380      	movs	r3, #128	@ 0x80
 8006f5a:	2181      	movs	r1, #129	@ 0x81
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	2202      	movs	r2, #2
 8006f60:	f000 fe49 	bl	8007bf6 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006f64:	2101      	movs	r1, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006f66:	2380      	movs	r3, #128	@ 0x80
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006f68:	62e1      	str	r1, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006f6a:	009b      	lsls	r3, r3, #2
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006f6c:	2202      	movs	r2, #2
 8006f6e:	0020      	movs	r0, r4
 8006f70:	f000 fe41 	bl	8007bf6 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006f74:	0023      	movs	r3, r4
 8006f76:	2601      	movs	r6, #1
 8006f78:	33fc      	adds	r3, #252	@ 0xfc
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006f7a:	2203      	movs	r2, #3
 8006f7c:	2182      	movs	r1, #130	@ 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006f7e:	671e      	str	r6, [r3, #112]	@ 0x70
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006f80:	0020      	movs	r0, r4
 8006f82:	2308      	movs	r3, #8
 8006f84:	f000 fe37 	bl	8007bf6 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006f88:	2087      	movs	r0, #135	@ 0x87
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006f8a:	6426      	str	r6, [r4, #64]	@ 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006f8c:	0080      	lsls	r0, r0, #2
 8006f8e:	f000 fe8f 	bl	8007cb0 <USBD_static_malloc>
 8006f92:	23ae      	movs	r3, #174	@ 0xae
 8006f94:	009b      	lsls	r3, r3, #2
 8006f96:	0005      	movs	r5, r0
 8006f98:	50e0      	str	r0, [r4, r3]
    ret = 1U;
 8006f9a:	0030      	movs	r0, r6
  if (pdev->pClassData == NULL)
 8006f9c:	2d00      	cmp	r5, #0
 8006f9e:	d015      	beq.n	8006fcc <USBD_CDC_Init+0x7e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006fa0:	3304      	adds	r3, #4
 8006fa2:	58e3      	ldr	r3, [r4, r3]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4798      	blx	r3
    hcdc->TxState = 0U;
 8006fa8:	2285      	movs	r2, #133	@ 0x85
 8006faa:	2300      	movs	r3, #0
 8006fac:	0092      	lsls	r2, r2, #2
 8006fae:	50ab      	str	r3, [r5, r2]
    hcdc->RxState = 0U;
 8006fb0:	3204      	adds	r2, #4
 8006fb2:	50ab      	str	r3, [r5, r2]
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fb4:	7c23      	ldrb	r3, [r4, #16]
 8006fb6:	3a14      	subs	r2, #20
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d111      	bne.n	8006fe0 <USBD_CDC_Init+0x92>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006fbc:	2380      	movs	r3, #128	@ 0x80
 8006fbe:	009b      	lsls	r3, r3, #2
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006fc0:	0031      	movs	r1, r6
 8006fc2:	0020      	movs	r0, r4
 8006fc4:	58aa      	ldr	r2, [r5, r2]
 8006fc6:	f000 fe62 	bl	8007c8e <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8006fca:	2000      	movs	r0, #0
}
 8006fcc:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006fce:	2340      	movs	r3, #64	@ 0x40
 8006fd0:	2181      	movs	r1, #129	@ 0x81
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f000 fe0f 	bl	8007bf6 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006fd8:	2101      	movs	r1, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006fda:	2340      	movs	r3, #64	@ 0x40
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006fdc:	62e1      	str	r1, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006fde:	e7c5      	b.n	8006f6c <USBD_CDC_Init+0x1e>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006fe0:	2340      	movs	r3, #64	@ 0x40
 8006fe2:	e7ed      	b.n	8006fc0 <USBD_CDC_Init+0x72>

08006fe4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8006fe4:	0003      	movs	r3, r0
  uint8_t  ret = USBD_FAIL;
 8006fe6:	2002      	movs	r0, #2

  if (fops != NULL)
 8006fe8:	2900      	cmp	r1, #0
 8006fea:	d003      	beq.n	8006ff4 <USBD_CDC_RegisterInterface+0x10>
  {
    pdev->pUserData = fops;
 8006fec:	22af      	movs	r2, #175	@ 0xaf
    ret = USBD_OK;
 8006fee:	2000      	movs	r0, #0
    pdev->pUserData = fops;
 8006ff0:	0092      	lsls	r2, r2, #2
 8006ff2:	5099      	str	r1, [r3, r2]
  }

  return ret;
}
 8006ff4:	4770      	bx	lr

08006ff6 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006ff6:	23ae      	movs	r3, #174	@ 0xae
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	58c3      	ldr	r3, [r0, r3]

  hcdc->TxBuffer = pbuff;
 8006ffc:	2082      	movs	r0, #130	@ 0x82
 8006ffe:	0080      	lsls	r0, r0, #2
 8007000:	5019      	str	r1, [r3, r0]
  hcdc->TxLength = length;
 8007002:	2184      	movs	r1, #132	@ 0x84
 8007004:	0089      	lsls	r1, r1, #2

  return USBD_OK;
}
 8007006:	2000      	movs	r0, #0
  hcdc->TxLength = length;
 8007008:	505a      	str	r2, [r3, r1]
}
 800700a:	4770      	bx	lr

0800700c <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 800700c:	23ae      	movs	r3, #174	@ 0xae
 800700e:	009b      	lsls	r3, r3, #2
 8007010:	58c2      	ldr	r2, [r0, r3]
 8007012:	3bb4      	subs	r3, #180	@ 0xb4

  return USBD_OK;
}
 8007014:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8007016:	50d1      	str	r1, [r2, r3]
}
 8007018:	4770      	bx	lr

0800701a <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800701a:	23ae      	movs	r3, #174	@ 0xae
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	58c2      	ldr	r2, [r0, r3]
{
 8007020:	b510      	push	{r4, lr}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8007022:	2302      	movs	r3, #2
  if (pdev->pClassData != NULL)
 8007024:	2a00      	cmp	r2, #0
 8007026:	d012      	beq.n	800704e <USBD_CDC_TransmitPacket+0x34>
    if (hcdc->TxState == 0U)
 8007028:	2185      	movs	r1, #133	@ 0x85
 800702a:	0089      	lsls	r1, r1, #2
 800702c:	5854      	ldr	r4, [r2, r1]
 800702e:	3b01      	subs	r3, #1
 8007030:	2c00      	cmp	r4, #0
 8007032:	d10c      	bne.n	800704e <USBD_CDC_TransmitPacket+0x34>
      hcdc->TxState = 1U;
 8007034:	5053      	str	r3, [r2, r1]
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007036:	2384      	movs	r3, #132	@ 0x84
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800703c:	390c      	subs	r1, #12
 800703e:	5852      	ldr	r2, [r2, r1]
 8007040:	3988      	subs	r1, #136	@ 0x88
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007042:	6303      	str	r3, [r0, #48]	@ 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007044:	39ff      	subs	r1, #255	@ 0xff
 8007046:	b29b      	uxth	r3, r3
 8007048:	f000 fe18 	bl	8007c7c <USBD_LL_Transmit>
      return USBD_OK;
 800704c:	0023      	movs	r3, r4
  }
}
 800704e:	0018      	movs	r0, r3
 8007050:	bd10      	pop	{r4, pc}

08007052 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007052:	23ae      	movs	r3, #174	@ 0xae
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	58c2      	ldr	r2, [r0, r3]
{
 8007058:	b510      	push	{r4, lr}
    }
    return USBD_OK;
  }
  else
  {
    return USBD_FAIL;
 800705a:	2302      	movs	r3, #2
  if (pdev->pClassData != NULL)
 800705c:	2a00      	cmp	r2, #0
 800705e:	d00b      	beq.n	8007078 <USBD_CDC_ReceivePacket+0x26>
      USBD_LL_PrepareReceive(pdev,
 8007060:	2381      	movs	r3, #129	@ 0x81
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	58d2      	ldr	r2, [r2, r3]
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007066:	7c03      	ldrb	r3, [r0, #16]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d107      	bne.n	800707c <USBD_CDC_ReceivePacket+0x2a>
      USBD_LL_PrepareReceive(pdev,
 800706c:	2380      	movs	r3, #128	@ 0x80
 800706e:	009b      	lsls	r3, r3, #2
      USBD_LL_PrepareReceive(pdev,
 8007070:	2101      	movs	r1, #1
 8007072:	f000 fe0c 	bl	8007c8e <USBD_LL_PrepareReceive>
    return USBD_OK;
 8007076:	2300      	movs	r3, #0
  }
}
 8007078:	0018      	movs	r0, r3
 800707a:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 800707c:	2340      	movs	r3, #64	@ 0x40
 800707e:	e7f7      	b.n	8007070 <USBD_CDC_ReceivePacket+0x1e>

08007080 <USBD_Init>:
  if (pdev == NULL)
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007080:	2302      	movs	r3, #2
{
 8007082:	b510      	push	{r4, lr}
  if (pdev == NULL)
 8007084:	2800      	cmp	r0, #0
 8007086:	d013      	beq.n	80070b0 <USBD_Init+0x30>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007088:	23ad      	movs	r3, #173	@ 0xad
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	58c4      	ldr	r4, [r0, r3]
 800708e:	2c00      	cmp	r4, #0
 8007090:	d001      	beq.n	8007096 <USBD_Init+0x16>
  {
    pdev->pClass = NULL;
 8007092:	2400      	movs	r4, #0
 8007094:	50c4      	str	r4, [r0, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007096:	2900      	cmp	r1, #0
 8007098:	d002      	beq.n	80070a0 <USBD_Init+0x20>
  {
    pdev->pDesc = pdesc;
 800709a:	23ac      	movs	r3, #172	@ 0xac
 800709c:	009b      	lsls	r3, r3, #2
 800709e:	50c1      	str	r1, [r0, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80070a0:	23a7      	movs	r3, #167	@ 0xa7
 80070a2:	2101      	movs	r1, #1
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	54c1      	strb	r1, [r0, r3]
  pdev->id = id;
 80070a8:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80070aa:	f000 fd5b 	bl	8007b64 <USBD_LL_Init>

  return USBD_OK;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	0018      	movs	r0, r3
 80070b2:	bd10      	pop	{r4, pc}

080070b4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80070b4:	0003      	movs	r3, r0
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80070b6:	2002      	movs	r0, #2
  if (pclass != NULL)
 80070b8:	2900      	cmp	r1, #0
 80070ba:	d003      	beq.n	80070c4 <USBD_RegisterClass+0x10>
    pdev->pClass = pclass;
 80070bc:	22ad      	movs	r2, #173	@ 0xad
    status = USBD_OK;
 80070be:	2000      	movs	r0, #0
    pdev->pClass = pclass;
 80070c0:	0092      	lsls	r2, r2, #2
 80070c2:	5099      	str	r1, [r3, r2]
  }

  return status;
}
 80070c4:	4770      	bx	lr

080070c6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80070c6:	b510      	push	{r4, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80070c8:	f000 fd8c 	bl	8007be4 <USBD_LL_Start>

  return USBD_OK;
}
 80070cc:	2000      	movs	r0, #0
 80070ce:	bd10      	pop	{r4, pc}

080070d0 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 80070d0:	23ad      	movs	r3, #173	@ 0xad
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	58c2      	ldr	r2, [r0, r3]
{
 80070d6:	b510      	push	{r4, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;
 80070d8:	2302      	movs	r3, #2
  if (pdev->pClass != NULL)
 80070da:	2a00      	cmp	r2, #0
 80070dc:	d004      	beq.n	80070e8 <USBD_SetClassConfig+0x18>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80070de:	6813      	ldr	r3, [r2, #0]
 80070e0:	4798      	blx	r3
 80070e2:	1e43      	subs	r3, r0, #1
 80070e4:	4198      	sbcs	r0, r3
 80070e6:	0043      	lsls	r3, r0, #1
      ret = USBD_OK;
    }
  }

  return ret;
}
 80070e8:	0018      	movs	r0, r3
 80070ea:	bd10      	pop	{r4, pc}

080070ec <USBD_ClrClassConfig>:
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80070ec:	23ad      	movs	r3, #173	@ 0xad
{
 80070ee:	b510      	push	{r4, lr}
  pdev->pClass->DeInit(pdev, cfgidx);
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	58c3      	ldr	r3, [r0, r3]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	4798      	blx	r3

  return USBD_OK;
}
 80070f8:	2000      	movs	r0, #0
 80070fa:	bd10      	pop	{r4, pc}

080070fc <USBD_LL_SetupStage>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80070fc:	23aa      	movs	r3, #170	@ 0xaa
 80070fe:	009b      	lsls	r3, r3, #2
{
 8007100:	b570      	push	{r4, r5, r6, lr}
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007102:	18c5      	adds	r5, r0, r3
{
 8007104:	0004      	movs	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007106:	0028      	movs	r0, r5
 8007108:	f000 fb2c 	bl	8007764 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800710c:	23a5      	movs	r3, #165	@ 0xa5
 800710e:	2201      	movs	r2, #1
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	50e2      	str	r2, [r4, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 8007114:	4b11      	ldr	r3, [pc, #68]	@ (800715c <USBD_LL_SetupStage+0x60>)
 8007116:	5ae2      	ldrh	r2, [r4, r3]
 8007118:	3b16      	subs	r3, #22
 800711a:	50e2      	str	r2, [r4, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800711c:	3310      	adds	r3, #16
 800711e:	5ce1      	ldrb	r1, [r4, r3]
 8007120:	231f      	movs	r3, #31
 8007122:	400b      	ands	r3, r1
 8007124:	2b01      	cmp	r3, #1
 8007126:	d009      	beq.n	800713c <USBD_LL_SetupStage+0x40>
 8007128:	2b02      	cmp	r3, #2
 800712a:	d00c      	beq.n	8007146 <USBD_LL_SetupStage+0x4a>
 800712c:	2b00      	cmp	r3, #0
 800712e:	d10f      	bne.n	8007150 <USBD_LL_SetupStage+0x54>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007130:	0029      	movs	r1, r5
 8007132:	0020      	movs	r0, r4
 8007134:	f000 f91a 	bl	800736c <USBD_StdDevReq>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return USBD_OK;
}
 8007138:	2000      	movs	r0, #0
 800713a:	bd70      	pop	{r4, r5, r6, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 800713c:	0029      	movs	r1, r5
 800713e:	0020      	movs	r0, r4
 8007140:	f000 fa54 	bl	80075ec <USBD_StdItfReq>
      break;
 8007144:	e7f8      	b.n	8007138 <USBD_LL_SetupStage+0x3c>
      USBD_StdEPReq(pdev, &pdev->request);
 8007146:	0029      	movs	r1, r5
 8007148:	0020      	movs	r0, r4
 800714a:	f000 fa77 	bl	800763c <USBD_StdEPReq>
      break;
 800714e:	e7f3      	b.n	8007138 <USBD_LL_SetupStage+0x3c>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007150:	237f      	movs	r3, #127	@ 0x7f
 8007152:	0020      	movs	r0, r4
 8007154:	4399      	bics	r1, r3
 8007156:	f000 fd63 	bl	8007c20 <USBD_LL_StallEP>
      break;
 800715a:	e7ed      	b.n	8007138 <USBD_LL_SetupStage+0x3c>
 800715c:	000002ae 	.word	0x000002ae

08007160 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007160:	b570      	push	{r4, r5, r6, lr}
 8007162:	0004      	movs	r4, r0
 8007164:	0015      	movs	r5, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007166:	2900      	cmp	r1, #0
 8007168:	d12e      	bne.n	80071c8 <USBD_LL_DataOutStage+0x68>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800716a:	23a5      	movs	r3, #165	@ 0xa5
 800716c:	009b      	lsls	r3, r3, #2
 800716e:	58c2      	ldr	r2, [r0, r3]
 8007170:	2a03      	cmp	r2, #3
 8007172:	d123      	bne.n	80071bc <USBD_LL_DataOutStage+0x5c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007174:	0002      	movs	r2, r0
 8007176:	3255      	adds	r2, #85	@ 0x55
 8007178:	32ff      	adds	r2, #255	@ 0xff
 800717a:	68d3      	ldr	r3, [r2, #12]
 800717c:	6910      	ldr	r0, [r2, #16]
 800717e:	4283      	cmp	r3, r0
 8007180:	d90b      	bls.n	800719a <USBD_LL_DataOutStage+0x3a>
      {
        pep->rem_length -= pep->maxpacket;
 8007182:	1a1b      	subs	r3, r3, r0
 8007184:	60d3      	str	r3, [r2, #12]

        USBD_CtlContinueRx(pdev, pdata,
 8007186:	b282      	uxth	r2, r0
 8007188:	4298      	cmp	r0, r3
 800718a:	d900      	bls.n	800718e <USBD_LL_DataOutStage+0x2e>
 800718c:	b29a      	uxth	r2, r3
 800718e:	0029      	movs	r1, r5
 8007190:	0020      	movs	r0, r4
 8007192:	f000 fb48 	bl	8007826 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8007196:	2000      	movs	r0, #0
}
 8007198:	bd70      	pop	{r4, r5, r6, pc}
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800719a:	23ad      	movs	r3, #173	@ 0xad
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	58e3      	ldr	r3, [r4, r3]
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d006      	beq.n	80071b4 <USBD_LL_DataOutStage+0x54>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80071a6:	22a7      	movs	r2, #167	@ 0xa7
 80071a8:	0092      	lsls	r2, r2, #2
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80071aa:	5ca2      	ldrb	r2, [r4, r2]
 80071ac:	2a03      	cmp	r2, #3
 80071ae:	d101      	bne.n	80071b4 <USBD_LL_DataOutStage+0x54>
          pdev->pClass->EP0_RxReady(pdev);
 80071b0:	0020      	movs	r0, r4
 80071b2:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80071b4:	0020      	movs	r0, r4
 80071b6:	f000 fb3e 	bl	8007836 <USBD_CtlSendStatus>
 80071ba:	e7ec      	b.n	8007196 <USBD_LL_DataOutStage+0x36>
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80071bc:	2a05      	cmp	r2, #5
 80071be:	d1ea      	bne.n	8007196 <USBD_LL_DataOutStage+0x36>
        pdev->ep0_state = USBD_EP0_IDLE;
 80071c0:	50c1      	str	r1, [r0, r3]
        USBD_LL_StallEP(pdev, 0U);
 80071c2:	f000 fd2d 	bl	8007c20 <USBD_LL_StallEP>
 80071c6:	e7e6      	b.n	8007196 <USBD_LL_DataOutStage+0x36>
  else if ((pdev->pClass->DataOut != NULL) &&
 80071c8:	23ad      	movs	r3, #173	@ 0xad
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	58c3      	ldr	r3, [r0, r3]
    return USBD_FAIL;
 80071ce:	2002      	movs	r0, #2
  else if ((pdev->pClass->DataOut != NULL) &&
 80071d0:	699b      	ldr	r3, [r3, #24]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d0e0      	beq.n	8007198 <USBD_LL_DataOutStage+0x38>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80071d6:	22a7      	movs	r2, #167	@ 0xa7
 80071d8:	0092      	lsls	r2, r2, #2
  else if ((pdev->pClass->DataOut != NULL) &&
 80071da:	5ca2      	ldrb	r2, [r4, r2]
 80071dc:	2a03      	cmp	r2, #3
 80071de:	d1db      	bne.n	8007198 <USBD_LL_DataOutStage+0x38>
    pdev->pClass->DataOut(pdev, epnum);
 80071e0:	0020      	movs	r0, r4
 80071e2:	4798      	blx	r3
 80071e4:	e7d7      	b.n	8007196 <USBD_LL_DataOutStage+0x36>

080071e6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80071e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e8:	000d      	movs	r5, r1
 80071ea:	0004      	movs	r4, r0
 80071ec:	0011      	movs	r1, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80071ee:	2d00      	cmp	r5, #0
 80071f0:	d14d      	bne.n	800728e <USBD_LL_DataInStage+0xa8>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80071f2:	23a5      	movs	r3, #165	@ 0xa5
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	58c3      	ldr	r3, [r0, r3]
 80071f8:	2b02      	cmp	r3, #2
 80071fa:	d13e      	bne.n	800727a <USBD_LL_DataInStage+0x94>
    {
      if (pep->rem_length > pep->maxpacket)
 80071fc:	6a03      	ldr	r3, [r0, #32]
 80071fe:	6a46      	ldr	r6, [r0, #36]	@ 0x24
 8007200:	42b3      	cmp	r3, r6
 8007202:	d911      	bls.n	8007228 <USBD_LL_DataInStage+0x42>
      {
        pep->rem_length -= pep->maxpacket;
 8007204:	1b9b      	subs	r3, r3, r6
 8007206:	6203      	str	r3, [r0, #32]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007208:	b29a      	uxth	r2, r3
 800720a:	f000 faf4 	bl	80077f6 <USBD_CtlContinueSendData>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800720e:	002b      	movs	r3, r5
 8007210:	002a      	movs	r2, r5
 8007212:	0029      	movs	r1, r5
 8007214:	0020      	movs	r0, r4
 8007216:	f000 fd3a 	bl	8007c8e <USBD_LL_PrepareReceive>
      {
        USBD_LL_StallEP(pdev, 0x80U);
      }
    }

    if (pdev->dev_test_mode == 1U)
 800721a:	23a8      	movs	r3, #168	@ 0xa8
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	5ce2      	ldrb	r2, [r4, r3]
 8007220:	2a01      	cmp	r2, #1
 8007222:	d031      	beq.n	8007288 <USBD_LL_DataInStage+0xa2>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8007224:	2000      	movs	r0, #0
}
 8007226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007228:	69c7      	ldr	r7, [r0, #28]
 800722a:	0031      	movs	r1, r6
 800722c:	0038      	movs	r0, r7
 800722e:	f7f9 f817 	bl	8000260 <__aeabi_uidivmod>
 8007232:	1e0d      	subs	r5, r1, #0
 8007234:	d10c      	bne.n	8007250 <USBD_LL_DataInStage+0x6a>
 8007236:	42be      	cmp	r6, r7
 8007238:	d80a      	bhi.n	8007250 <USBD_LL_DataInStage+0x6a>
            (pep->total_length < pdev->ep0_data_len))
 800723a:	26a6      	movs	r6, #166	@ 0xa6
 800723c:	00b6      	lsls	r6, r6, #2
            (pep->total_length >= pep->maxpacket) &&
 800723e:	59a3      	ldr	r3, [r4, r6]
 8007240:	429f      	cmp	r7, r3
 8007242:	d205      	bcs.n	8007250 <USBD_LL_DataInStage+0x6a>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007244:	000a      	movs	r2, r1
 8007246:	0020      	movs	r0, r4
 8007248:	f000 fad5 	bl	80077f6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800724c:	51a5      	str	r5, [r4, r6]
 800724e:	e7de      	b.n	800720e <USBD_LL_DataInStage+0x28>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007250:	23ad      	movs	r3, #173	@ 0xad
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	58e3      	ldr	r3, [r4, r3]
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d006      	beq.n	800726a <USBD_LL_DataInStage+0x84>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800725c:	22a7      	movs	r2, #167	@ 0xa7
 800725e:	0092      	lsls	r2, r2, #2
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007260:	5ca2      	ldrb	r2, [r4, r2]
 8007262:	2a03      	cmp	r2, #3
 8007264:	d101      	bne.n	800726a <USBD_LL_DataInStage+0x84>
            pdev->pClass->EP0_TxSent(pdev);
 8007266:	0020      	movs	r0, r4
 8007268:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 800726a:	2180      	movs	r1, #128	@ 0x80
 800726c:	0020      	movs	r0, r4
 800726e:	f000 fcd7 	bl	8007c20 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007272:	0020      	movs	r0, r4
 8007274:	f000 faeb 	bl	800784e <USBD_CtlReceiveStatus>
 8007278:	e7cf      	b.n	800721a <USBD_LL_DataInStage+0x34>
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800727a:	2204      	movs	r2, #4
 800727c:	4393      	bics	r3, r2
 800727e:	d1cc      	bne.n	800721a <USBD_LL_DataInStage+0x34>
        USBD_LL_StallEP(pdev, 0x80U);
 8007280:	2180      	movs	r1, #128	@ 0x80
 8007282:	f000 fccd 	bl	8007c20 <USBD_LL_StallEP>
 8007286:	e7c8      	b.n	800721a <USBD_LL_DataInStage+0x34>
      pdev->dev_test_mode = 0U;
 8007288:	2200      	movs	r2, #0
 800728a:	54e2      	strb	r2, [r4, r3]
 800728c:	e7ca      	b.n	8007224 <USBD_LL_DataInStage+0x3e>
  else if ((pdev->pClass->DataIn != NULL) &&
 800728e:	23ad      	movs	r3, #173	@ 0xad
 8007290:	009b      	lsls	r3, r3, #2
 8007292:	58c3      	ldr	r3, [r0, r3]
    return USBD_FAIL;
 8007294:	2002      	movs	r0, #2
  else if ((pdev->pClass->DataIn != NULL) &&
 8007296:	695b      	ldr	r3, [r3, #20]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d0c4      	beq.n	8007226 <USBD_LL_DataInStage+0x40>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800729c:	22a7      	movs	r2, #167	@ 0xa7
 800729e:	0092      	lsls	r2, r2, #2
  else if ((pdev->pClass->DataIn != NULL) &&
 80072a0:	5ca2      	ldrb	r2, [r4, r2]
 80072a2:	2a03      	cmp	r2, #3
 80072a4:	d1bf      	bne.n	8007226 <USBD_LL_DataInStage+0x40>
    pdev->pClass->DataIn(pdev, epnum);
 80072a6:	0029      	movs	r1, r5
 80072a8:	0020      	movs	r0, r4
 80072aa:	4798      	blx	r3
 80072ac:	e7ba      	b.n	8007224 <USBD_LL_DataInStage+0x3e>

080072ae <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80072ae:	2200      	movs	r2, #0
{
 80072b0:	b570      	push	{r4, r5, r6, lr}
 80072b2:	0004      	movs	r4, r0
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80072b4:	0011      	movs	r1, r2
 80072b6:	2340      	movs	r3, #64	@ 0x40
 80072b8:	f000 fc9d 	bl	8007bf6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80072bc:	0023      	movs	r3, r4
 80072be:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80072c0:	2640      	movs	r6, #64	@ 0x40
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80072c2:	33fc      	adds	r3, #252	@ 0xfc

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80072c4:	2180      	movs	r1, #128	@ 0x80
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80072c6:	65dd      	str	r5, [r3, #92]	@ 0x5c
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80072c8:	669e      	str	r6, [r3, #104]	@ 0x68
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80072ca:	2200      	movs	r2, #0
 80072cc:	0033      	movs	r3, r6
 80072ce:	0020      	movs	r0, r4
 80072d0:	f000 fc91 	bl	8007bf6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80072d4:	23a7      	movs	r3, #167	@ 0xa7
  pdev->ep0_state = USBD_EP0_IDLE;
 80072d6:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 80072d8:	009b      	lsls	r3, r3, #2
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80072da:	61a5      	str	r5, [r4, #24]
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80072dc:	6266      	str	r6, [r4, #36]	@ 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 80072de:	54e5      	strb	r5, [r4, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 80072e0:	3b08      	subs	r3, #8
 80072e2:	50e1      	str	r1, [r4, r3]
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;
 80072e4:	3310      	adds	r3, #16
  pdev->dev_config = 0U;
 80072e6:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 80072e8:	50e1      	str	r1, [r4, r3]

  if (pdev->pClassData)
 80072ea:	3314      	adds	r3, #20
 80072ec:	58e3      	ldr	r3, [r4, r3]
 80072ee:	428b      	cmp	r3, r1
 80072f0:	d005      	beq.n	80072fe <USBD_LL_Reset+0x50>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80072f2:	23ad      	movs	r3, #173	@ 0xad
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	58e3      	ldr	r3, [r4, r3]
 80072f8:	0020      	movs	r0, r4
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	4798      	blx	r3
  }

  return USBD_OK;
}
 80072fe:	2000      	movs	r0, #0
 8007300:	bd70      	pop	{r4, r5, r6, pc}

08007302 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8007302:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8007304:	2000      	movs	r0, #0
 8007306:	4770      	bx	lr

08007308 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8007308:	23a7      	movs	r3, #167	@ 0xa7
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	5cc1      	ldrb	r1, [r0, r3]
 800730e:	4a03      	ldr	r2, [pc, #12]	@ (800731c <USBD_LL_Suspend+0x14>)
 8007310:	5481      	strb	r1, [r0, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007312:	2204      	movs	r2, #4
 8007314:	54c2      	strb	r2, [r0, r3]

  return USBD_OK;
}
 8007316:	2000      	movs	r0, #0
 8007318:	4770      	bx	lr
 800731a:	46c0      	nop			@ (mov r8, r8)
 800731c:	0000029d 	.word	0x0000029d

08007320 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007320:	23a7      	movs	r3, #167	@ 0xa7
 8007322:	009b      	lsls	r3, r3, #2
 8007324:	5cc2      	ldrb	r2, [r0, r3]
 8007326:	2a04      	cmp	r2, #4
 8007328:	d102      	bne.n	8007330 <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 800732a:	4a02      	ldr	r2, [pc, #8]	@ (8007334 <USBD_LL_Resume+0x14>)
 800732c:	5c82      	ldrb	r2, [r0, r2]
 800732e:	54c2      	strb	r2, [r0, r3]
  }

  return USBD_OK;
}
 8007330:	2000      	movs	r0, #0
 8007332:	4770      	bx	lr
 8007334:	0000029d 	.word	0x0000029d

08007338 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007338:	23a7      	movs	r3, #167	@ 0xa7
{
 800733a:	b510      	push	{r4, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	5cc3      	ldrb	r3, [r0, r3]
 8007340:	2b03      	cmp	r3, #3
 8007342:	d106      	bne.n	8007352 <USBD_LL_SOF+0x1a>
  {
    if (pdev->pClass->SOF != NULL)
 8007344:	23ad      	movs	r3, #173	@ 0xad
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	58c3      	ldr	r3, [r0, r3]
 800734a:	69db      	ldr	r3, [r3, #28]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d000      	beq.n	8007352 <USBD_LL_SOF+0x1a>
    {
      pdev->pClass->SOF(pdev);
 8007350:	4798      	blx	r3
    }
  }

  return USBD_OK;
}
 8007352:	2000      	movs	r0, #0
 8007354:	bd10      	pop	{r4, pc}

08007356 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
 8007356:	b510      	push	{r4, lr}
 8007358:	0004      	movs	r4, r0
                   USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev, 0x80U);
 800735a:	2180      	movs	r1, #128	@ 0x80
 800735c:	f000 fc60 	bl	8007c20 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007360:	2100      	movs	r1, #0
 8007362:	0020      	movs	r0, r4
 8007364:	f000 fc5c 	bl	8007c20 <USBD_LL_StallEP>
}
 8007368:	bd10      	pop	{r4, pc}
	...

0800736c <USBD_StdDevReq>:
{
 800736c:	2260      	movs	r2, #96	@ 0x60
 800736e:	780b      	ldrb	r3, [r1, #0]
 8007370:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007372:	4013      	ands	r3, r2
 8007374:	000d      	movs	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007376:	0019      	movs	r1, r3
 8007378:	1892      	adds	r2, r2, r2
 800737a:	3920      	subs	r1, #32
{
 800737c:	0004      	movs	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800737e:	4211      	tst	r1, r2
 8007380:	d005      	beq.n	800738e <USBD_StdDevReq+0x22>
 8007382:	2b00      	cmp	r3, #0
 8007384:	d00b      	beq.n	800739e <USBD_StdDevReq+0x32>
        USBD_CtlError(pdev, req);
 8007386:	0020      	movs	r0, r4
 8007388:	f7ff ffe5 	bl	8007356 <USBD_CtlError.constprop.0>
        break;
 800738c:	e005      	b.n	800739a <USBD_StdDevReq+0x2e>
      pdev->pClass->Setup(pdev, req);
 800738e:	23ad      	movs	r3, #173	@ 0xad
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	58c3      	ldr	r3, [r0, r3]
 8007394:	0029      	movs	r1, r5
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	4798      	blx	r3
}
 800739a:	2000      	movs	r0, #0
 800739c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      switch (req->bRequest)
 800739e:	7868      	ldrb	r0, [r5, #1]
 80073a0:	2809      	cmp	r0, #9
 80073a2:	d8f0      	bhi.n	8007386 <USBD_StdDevReq+0x1a>
 80073a4:	f7f8 fecc 	bl	8000140 <__gnu_thumb1_case_shi>
 80073a8:	010e00ef 	.word	0x010e00ef
 80073ac:	0106ffef 	.word	0x0106ffef
 80073b0:	007dffef 	.word	0x007dffef
 80073b4:	ffef000a 	.word	0xffef000a
 80073b8:	009f00d6 	.word	0x009f00d6
  uint16_t len = 0U;
 80073bc:	2300      	movs	r3, #0
 80073be:	466a      	mov	r2, sp
 80073c0:	80d3      	strh	r3, [r2, #6]
  switch (req->wValue >> 8)
 80073c2:	886b      	ldrh	r3, [r5, #2]
 80073c4:	0a18      	lsrs	r0, r3, #8
 80073c6:	3801      	subs	r0, #1
 80073c8:	2806      	cmp	r0, #6
 80073ca:	d8dc      	bhi.n	8007386 <USBD_StdDevReq+0x1a>
 80073cc:	f7f8 fea4 	bl	8000118 <__gnu_thumb1_case_sqi>
 80073d0:	db261704 	.word	0xdb261704
 80073d4:	40db      	.short	0x40db
 80073d6:	4c          	.byte	0x4c
 80073d7:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80073d8:	23ac      	movs	r3, #172	@ 0xac
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	58e3      	ldr	r3, [r4, r3]
 80073de:	7c20      	ldrb	r0, [r4, #16]
 80073e0:	681b      	ldr	r3, [r3, #0]
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80073e2:	466a      	mov	r2, sp
 80073e4:	1d91      	adds	r1, r2, #6
 80073e6:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 80073e8:	466b      	mov	r3, sp
 80073ea:	88d9      	ldrh	r1, [r3, #6]
 80073ec:	88ea      	ldrh	r2, [r5, #6]
 80073ee:	2900      	cmp	r1, #0
 80073f0:	d052      	beq.n	8007498 <USBD_StdDevReq+0x12c>
 80073f2:	2a00      	cmp	r2, #0
 80073f4:	d145      	bne.n	8007482 <USBD_StdDevReq+0x116>
        USBD_CtlSendStatus(pdev);
 80073f6:	0020      	movs	r0, r4
 80073f8:	f000 fa1d 	bl	8007836 <USBD_CtlSendStatus>
 80073fc:	e7cd      	b.n	800739a <USBD_StdDevReq+0x2e>
      pdev->pClass->Setup(pdev, req);
 80073fe:	23ad      	movs	r3, #173	@ 0xad
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007400:	7c22      	ldrb	r2, [r4, #16]
      pdev->pClass->Setup(pdev, req);
 8007402:	009b      	lsls	r3, r3, #2
 8007404:	58e3      	ldr	r3, [r4, r3]
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007406:	2a00      	cmp	r2, #0
 8007408:	d106      	bne.n	8007418 <USBD_StdDevReq+0xac>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800740a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800740c:	466a      	mov	r2, sp
 800740e:	1d90      	adds	r0, r2, #6
 8007410:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007412:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007414:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8007416:	e7e7      	b.n	80073e8 <USBD_StdDevReq+0x7c>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800741a:	e7f7      	b.n	800740c <USBD_StdDevReq+0xa0>
      switch ((uint8_t)(req->wValue))
 800741c:	b2d8      	uxtb	r0, r3
 800741e:	2805      	cmp	r0, #5
 8007420:	d8b1      	bhi.n	8007386 <USBD_StdDevReq+0x1a>
 8007422:	23ac      	movs	r3, #172	@ 0xac
 8007424:	009b      	lsls	r3, r3, #2
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007426:	58e3      	ldr	r3, [r4, r3]
      switch ((uint8_t)(req->wValue))
 8007428:	f7f8 fe80 	bl	800012c <__gnu_thumb1_case_uqi>
 800742c:	0c0a0803 	.word	0x0c0a0803
 8007430:	100e      	.short	0x100e
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d0a6      	beq.n	8007386 <USBD_StdDevReq+0x1a>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007438:	7c20      	ldrb	r0, [r4, #16]
 800743a:	e7d2      	b.n	80073e2 <USBD_StdDevReq+0x76>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	e7f9      	b.n	8007434 <USBD_StdDevReq+0xc8>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	e7f7      	b.n	8007434 <USBD_StdDevReq+0xc8>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	e7f5      	b.n	8007434 <USBD_StdDevReq+0xc8>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	e7f3      	b.n	8007434 <USBD_StdDevReq+0xc8>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800744c:	699b      	ldr	r3, [r3, #24]
 800744e:	e7f1      	b.n	8007434 <USBD_StdDevReq+0xc8>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007450:	7c23      	ldrb	r3, [r4, #16]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d000      	beq.n	8007458 <USBD_StdDevReq+0xec>
 8007456:	e796      	b.n	8007386 <USBD_StdDevReq+0x1a>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007458:	23ad      	movs	r3, #173	@ 0xad
 800745a:	466a      	mov	r2, sp
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	58e3      	ldr	r3, [r4, r3]
 8007460:	1d90      	adds	r0, r2, #6
 8007462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007464:	4798      	blx	r3
  if (err != 0U)
 8007466:	e7bf      	b.n	80073e8 <USBD_StdDevReq+0x7c>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007468:	7c23      	ldrb	r3, [r4, #16]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d000      	beq.n	8007470 <USBD_StdDevReq+0x104>
 800746e:	e78a      	b.n	8007386 <USBD_StdDevReq+0x1a>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007470:	23ad      	movs	r3, #173	@ 0xad
 8007472:	466a      	mov	r2, sp
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	58e3      	ldr	r3, [r4, r3]
 8007478:	1d90      	adds	r0, r2, #6
 800747a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800747c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800747e:	2307      	movs	r3, #7
 8007480:	e7c8      	b.n	8007414 <USBD_StdDevReq+0xa8>
      len = MIN(len, req->wLength);
 8007482:	1c0b      	adds	r3, r1, #0
 8007484:	4291      	cmp	r1, r2
 8007486:	d900      	bls.n	800748a <USBD_StdDevReq+0x11e>
 8007488:	1c13      	adds	r3, r2, #0
 800748a:	4669      	mov	r1, sp
 800748c:	b29a      	uxth	r2, r3
 800748e:	80cb      	strh	r3, [r1, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007490:	0001      	movs	r1, r0
 8007492:	0020      	movs	r0, r4
 8007494:	f000 f9a1 	bl	80077da <USBD_CtlSendData>
    if (req->wLength == 0U)
 8007498:	88eb      	ldrh	r3, [r5, #6]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d000      	beq.n	80074a0 <USBD_StdDevReq+0x134>
 800749e:	e77c      	b.n	800739a <USBD_StdDevReq+0x2e>
 80074a0:	e7a9      	b.n	80073f6 <USBD_StdDevReq+0x8a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80074a2:	88ab      	ldrh	r3, [r5, #4]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d000      	beq.n	80074aa <USBD_StdDevReq+0x13e>
 80074a8:	e76d      	b.n	8007386 <USBD_StdDevReq+0x1a>
 80074aa:	88eb      	ldrh	r3, [r5, #6]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d000      	beq.n	80074b2 <USBD_StdDevReq+0x146>
 80074b0:	e769      	b.n	8007386 <USBD_StdDevReq+0x1a>
 80074b2:	886d      	ldrh	r5, [r5, #2]
 80074b4:	2d7f      	cmp	r5, #127	@ 0x7f
 80074b6:	d900      	bls.n	80074ba <USBD_StdDevReq+0x14e>
 80074b8:	e765      	b.n	8007386 <USBD_StdDevReq+0x1a>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074ba:	26a7      	movs	r6, #167	@ 0xa7
 80074bc:	00b6      	lsls	r6, r6, #2
 80074be:	5da3      	ldrb	r3, [r4, r6]
 80074c0:	2b03      	cmp	r3, #3
 80074c2:	d100      	bne.n	80074c6 <USBD_StdDevReq+0x15a>
 80074c4:	e75f      	b.n	8007386 <USBD_StdDevReq+0x1a>
      pdev->dev_address = dev_addr;
 80074c6:	4b47      	ldr	r3, [pc, #284]	@ (80075e4 <USBD_StdDevReq+0x278>)
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80074c8:	b2ed      	uxtb	r5, r5
      pdev->dev_address = dev_addr;
 80074ca:	54e5      	strb	r5, [r4, r3]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80074cc:	0029      	movs	r1, r5
 80074ce:	0020      	movs	r0, r4
 80074d0:	f000 fbcb 	bl	8007c6a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80074d4:	0020      	movs	r0, r4
 80074d6:	f000 f9ae 	bl	8007836 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80074da:	2302      	movs	r3, #2
      if (dev_addr != 0U)
 80074dc:	2d00      	cmp	r5, #0
 80074de:	d100      	bne.n	80074e2 <USBD_StdDevReq+0x176>
        pdev->dev_state = USBD_STATE_DEFAULT;
 80074e0:	2301      	movs	r3, #1
 80074e2:	55a3      	strb	r3, [r4, r6]
 80074e4:	e759      	b.n	800739a <USBD_StdDevReq+0x2e>
  cfgidx = (uint8_t)(req->wValue);
 80074e6:	78a9      	ldrb	r1, [r5, #2]
 80074e8:	4d3f      	ldr	r5, [pc, #252]	@ (80075e8 <USBD_StdDevReq+0x27c>)
 80074ea:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80074ec:	2901      	cmp	r1, #1
 80074ee:	d900      	bls.n	80074f2 <USBD_StdDevReq+0x186>
 80074f0:	e749      	b.n	8007386 <USBD_StdDevReq+0x1a>
    switch (pdev->dev_state)
 80074f2:	23a7      	movs	r3, #167	@ 0xa7
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	5ce2      	ldrb	r2, [r4, r3]
 80074f8:	2a02      	cmp	r2, #2
 80074fa:	d009      	beq.n	8007510 <USBD_StdDevReq+0x1a4>
 80074fc:	2a03      	cmp	r2, #3
 80074fe:	d015      	beq.n	800752c <USBD_StdDevReq+0x1c0>
        USBD_CtlError(pdev, req);
 8007500:	0020      	movs	r0, r4
 8007502:	f7ff ff28 	bl	8007356 <USBD_CtlError.constprop.0>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007506:	0020      	movs	r0, r4
 8007508:	7829      	ldrb	r1, [r5, #0]
 800750a:	f7ff fdef 	bl	80070ec <USBD_ClrClassConfig>
        break;
 800750e:	e744      	b.n	800739a <USBD_StdDevReq+0x2e>
        if (cfgidx)
 8007510:	2900      	cmp	r1, #0
 8007512:	d100      	bne.n	8007516 <USBD_StdDevReq+0x1aa>
 8007514:	e76f      	b.n	80073f6 <USBD_StdDevReq+0x8a>
          pdev->dev_config = cfgidx;
 8007516:	2101      	movs	r1, #1
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007518:	2203      	movs	r2, #3
          pdev->dev_config = cfgidx;
 800751a:	6061      	str	r1, [r4, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800751c:	54e2      	strb	r2, [r4, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800751e:	0020      	movs	r0, r4
 8007520:	f7ff fdd6 	bl	80070d0 <USBD_SetClassConfig>
 8007524:	2802      	cmp	r0, #2
 8007526:	d000      	beq.n	800752a <USBD_StdDevReq+0x1be>
 8007528:	e765      	b.n	80073f6 <USBD_StdDevReq+0x8a>
 800752a:	e72c      	b.n	8007386 <USBD_StdDevReq+0x1a>
        if (cfgidx == 0U)
 800752c:	2900      	cmp	r1, #0
 800752e:	d106      	bne.n	800753e <USBD_StdDevReq+0x1d2>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007530:	2202      	movs	r2, #2
          USBD_ClrClassConfig(pdev, cfgidx);
 8007532:	0020      	movs	r0, r4
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007534:	54e2      	strb	r2, [r4, r3]
          pdev->dev_config = cfgidx;
 8007536:	6061      	str	r1, [r4, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007538:	f7ff fdd8 	bl	80070ec <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800753c:	e75b      	b.n	80073f6 <USBD_StdDevReq+0x8a>
        else if (cfgidx != pdev->dev_config)
 800753e:	6861      	ldr	r1, [r4, #4]
 8007540:	2901      	cmp	r1, #1
 8007542:	d100      	bne.n	8007546 <USBD_StdDevReq+0x1da>
 8007544:	e757      	b.n	80073f6 <USBD_StdDevReq+0x8a>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007546:	b2c9      	uxtb	r1, r1
 8007548:	0020      	movs	r0, r4
 800754a:	f7ff fdcf 	bl	80070ec <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800754e:	7829      	ldrb	r1, [r5, #0]
 8007550:	6061      	str	r1, [r4, #4]
 8007552:	e7e4      	b.n	800751e <USBD_StdDevReq+0x1b2>
  if (req->wLength != 1U)
 8007554:	88ea      	ldrh	r2, [r5, #6]
 8007556:	2a01      	cmp	r2, #1
 8007558:	d000      	beq.n	800755c <USBD_StdDevReq+0x1f0>
 800755a:	e714      	b.n	8007386 <USBD_StdDevReq+0x1a>
    switch (pdev->dev_state)
 800755c:	23a7      	movs	r3, #167	@ 0xa7
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	5ce3      	ldrb	r3, [r4, r3]
 8007562:	2b02      	cmp	r3, #2
 8007564:	d807      	bhi.n	8007576 <USBD_StdDevReq+0x20a>
 8007566:	2b00      	cmp	r3, #0
 8007568:	d100      	bne.n	800756c <USBD_StdDevReq+0x200>
 800756a:	e70c      	b.n	8007386 <USBD_StdDevReq+0x1a>
        pdev->dev_default_config = 0U;
 800756c:	2300      	movs	r3, #0
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800756e:	0021      	movs	r1, r4
        pdev->dev_default_config = 0U;
 8007570:	60a3      	str	r3, [r4, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007572:	3108      	adds	r1, #8
 8007574:	e003      	b.n	800757e <USBD_StdDevReq+0x212>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007576:	1d21      	adds	r1, r4, #4
    switch (pdev->dev_state)
 8007578:	2b03      	cmp	r3, #3
 800757a:	d000      	beq.n	800757e <USBD_StdDevReq+0x212>
 800757c:	e703      	b.n	8007386 <USBD_StdDevReq+0x1a>
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800757e:	0020      	movs	r0, r4
 8007580:	f000 f92b 	bl	80077da <USBD_CtlSendData>
      break;
 8007584:	e709      	b.n	800739a <USBD_StdDevReq+0x2e>
  switch (pdev->dev_state)
 8007586:	23a7      	movs	r3, #167	@ 0xa7
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	5ce3      	ldrb	r3, [r4, r3]
 800758c:	3b01      	subs	r3, #1
 800758e:	2b02      	cmp	r3, #2
 8007590:	d900      	bls.n	8007594 <USBD_StdDevReq+0x228>
 8007592:	e6f8      	b.n	8007386 <USBD_StdDevReq+0x1a>
      if (req->wLength != 0x2U)
 8007594:	88eb      	ldrh	r3, [r5, #6]
 8007596:	2b02      	cmp	r3, #2
 8007598:	d000      	beq.n	800759c <USBD_StdDevReq+0x230>
 800759a:	e6f4      	b.n	8007386 <USBD_StdDevReq+0x1a>
      if (pdev->dev_remote_wakeup)
 800759c:	23a9      	movs	r3, #169	@ 0xa9
 800759e:	009b      	lsls	r3, r3, #2
 80075a0:	58e2      	ldr	r2, [r4, r3]
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80075a2:	2301      	movs	r3, #1
      if (pdev->dev_remote_wakeup)
 80075a4:	2a00      	cmp	r2, #0
 80075a6:	d000      	beq.n	80075aa <USBD_StdDevReq+0x23e>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80075a8:	3302      	adds	r3, #2
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80075aa:	0021      	movs	r1, r4
 80075ac:	2202      	movs	r2, #2
 80075ae:	60e3      	str	r3, [r4, #12]
 80075b0:	310c      	adds	r1, #12
 80075b2:	e7e4      	b.n	800757e <USBD_StdDevReq+0x212>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80075b4:	886b      	ldrh	r3, [r5, #2]
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d000      	beq.n	80075bc <USBD_StdDevReq+0x250>
 80075ba:	e6ee      	b.n	800739a <USBD_StdDevReq+0x2e>
    pdev->dev_remote_wakeup = 1U;
 80075bc:	22a9      	movs	r2, #169	@ 0xa9
 80075be:	0092      	lsls	r2, r2, #2
 80075c0:	50a3      	str	r3, [r4, r2]
    USBD_CtlSendStatus(pdev);
 80075c2:	e718      	b.n	80073f6 <USBD_StdDevReq+0x8a>
  switch (pdev->dev_state)
 80075c4:	23a7      	movs	r3, #167	@ 0xa7
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	5ce3      	ldrb	r3, [r4, r3]
 80075ca:	3b01      	subs	r3, #1
 80075cc:	2b02      	cmp	r3, #2
 80075ce:	d900      	bls.n	80075d2 <USBD_StdDevReq+0x266>
 80075d0:	e6d9      	b.n	8007386 <USBD_StdDevReq+0x1a>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80075d2:	886b      	ldrh	r3, [r5, #2]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d000      	beq.n	80075da <USBD_StdDevReq+0x26e>
 80075d8:	e6df      	b.n	800739a <USBD_StdDevReq+0x2e>
        pdev->dev_remote_wakeup = 0U;
 80075da:	23a9      	movs	r3, #169	@ 0xa9
 80075dc:	2200      	movs	r2, #0
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	50e2      	str	r2, [r4, r3]
 80075e2:	e708      	b.n	80073f6 <USBD_StdDevReq+0x8a>
 80075e4:	0000029e 	.word	0x0000029e
 80075e8:	2000182c 	.word	0x2000182c

080075ec <USBD_StdItfReq>:
{
 80075ec:	2360      	movs	r3, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075ee:	780a      	ldrb	r2, [r1, #0]
{
 80075f0:	b570      	push	{r4, r5, r6, lr}
 80075f2:	4013      	ands	r3, r2
 80075f4:	0004      	movs	r4, r0
 80075f6:	000d      	movs	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80075f8:	0652      	lsls	r2, r2, #25
 80075fa:	d501      	bpl.n	8007600 <USBD_StdItfReq+0x14>
 80075fc:	2b40      	cmp	r3, #64	@ 0x40
 80075fe:	d119      	bne.n	8007634 <USBD_StdItfReq+0x48>
      switch (pdev->dev_state)
 8007600:	23a7      	movs	r3, #167	@ 0xa7
 8007602:	009b      	lsls	r3, r3, #2
 8007604:	5ce3      	ldrb	r3, [r4, r3]
 8007606:	3b01      	subs	r3, #1
 8007608:	2b02      	cmp	r3, #2
 800760a:	d813      	bhi.n	8007634 <USBD_StdItfReq+0x48>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800760c:	792b      	ldrb	r3, [r5, #4]
 800760e:	2b01      	cmp	r3, #1
 8007610:	d810      	bhi.n	8007634 <USBD_StdItfReq+0x48>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007612:	23ad      	movs	r3, #173	@ 0xad
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	58e3      	ldr	r3, [r4, r3]
 8007618:	0029      	movs	r1, r5
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	0020      	movs	r0, r4
 800761e:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007620:	88eb      	ldrh	r3, [r5, #6]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d104      	bne.n	8007630 <USBD_StdItfReq+0x44>
 8007626:	2800      	cmp	r0, #0
 8007628:	d102      	bne.n	8007630 <USBD_StdItfReq+0x44>
              USBD_CtlSendStatus(pdev);
 800762a:	0020      	movs	r0, r4
 800762c:	f000 f903 	bl	8007836 <USBD_CtlSendStatus>
}
 8007630:	2000      	movs	r0, #0
 8007632:	bd70      	pop	{r4, r5, r6, pc}
          USBD_CtlError(pdev, req);
 8007634:	0020      	movs	r0, r4
 8007636:	f7ff fe8e 	bl	8007356 <USBD_CtlError.constprop.0>
          break;
 800763a:	e7f9      	b.n	8007630 <USBD_StdItfReq+0x44>

0800763c <USBD_StdEPReq>:
{
 800763c:	b570      	push	{r4, r5, r6, lr}
 800763e:	0004      	movs	r4, r0
  ep_addr  = LOBYTE(req->wIndex);
 8007640:	2060      	movs	r0, #96	@ 0x60
{
 8007642:	000b      	movs	r3, r1
  ep_addr  = LOBYTE(req->wIndex);
 8007644:	888a      	ldrh	r2, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007646:	7809      	ldrb	r1, [r1, #0]
 8007648:	4001      	ands	r1, r0
 800764a:	000d      	movs	r5, r1
 800764c:	1800      	adds	r0, r0, r0
 800764e:	3d20      	subs	r5, #32
 8007650:	4205      	tst	r5, r0
 8007652:	d005      	beq.n	8007660 <USBD_StdEPReq+0x24>
 8007654:	2900      	cmp	r1, #0
 8007656:	d00c      	beq.n	8007672 <USBD_StdEPReq+0x36>
              USBD_CtlError(pdev, req);
 8007658:	0020      	movs	r0, r4
 800765a:	f7ff fe7c 	bl	8007356 <USBD_CtlError.constprop.0>
              break;
 800765e:	e006      	b.n	800766e <USBD_StdEPReq+0x32>
      pdev->pClass->Setup(pdev, req);
 8007660:	22ad      	movs	r2, #173	@ 0xad
 8007662:	0092      	lsls	r2, r2, #2
 8007664:	58a2      	ldr	r2, [r4, r2]
 8007666:	0019      	movs	r1, r3
 8007668:	0020      	movs	r0, r4
 800766a:	6892      	ldr	r2, [r2, #8]
 800766c:	4790      	blx	r2
}
 800766e:	2000      	movs	r0, #0
 8007670:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 8007672:	7858      	ldrb	r0, [r3, #1]
  ep_addr  = LOBYTE(req->wIndex);
 8007674:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 8007676:	2801      	cmp	r0, #1
 8007678:	d038      	beq.n	80076ec <USBD_StdEPReq+0xb0>
 800767a:	2803      	cmp	r0, #3
 800767c:	d020      	beq.n	80076c0 <USBD_StdEPReq+0x84>
 800767e:	2800      	cmp	r0, #0
 8007680:	d1ea      	bne.n	8007658 <USBD_StdEPReq+0x1c>
          switch (pdev->dev_state)
 8007682:	23a7      	movs	r3, #167	@ 0xa7
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	5ce3      	ldrb	r3, [r4, r3]
 8007688:	2b02      	cmp	r3, #2
 800768a:	d049      	beq.n	8007720 <USBD_StdEPReq+0xe4>
 800768c:	2b03      	cmp	r3, #3
 800768e:	d1e3      	bne.n	8007658 <USBD_StdEPReq+0x1c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007690:	230f      	movs	r3, #15
 8007692:	2514      	movs	r5, #20
 8007694:	400b      	ands	r3, r1
 8007696:	436b      	muls	r3, r5
 8007698:	18e3      	adds	r3, r4, r3
              if ((ep_addr & 0x80U) == 0x80U)
 800769a:	0612      	lsls	r2, r2, #24
 800769c:	d550      	bpl.n	8007740 <USBD_StdEPReq+0x104>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d0d9      	beq.n	8007658 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80076a4:	237f      	movs	r3, #127	@ 0x7f
 80076a6:	400b      	ands	r3, r1
 80076a8:	3301      	adds	r3, #1
 80076aa:	435d      	muls	r5, r3
 80076ac:	1965      	adds	r5, r4, r5
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80076ae:	2980      	cmp	r1, #128	@ 0x80
 80076b0:	d051      	beq.n	8007756 <USBD_StdEPReq+0x11a>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80076b2:	0020      	movs	r0, r4
 80076b4:	f000 fac6 	bl	8007c44 <USBD_LL_IsStallEP>
 80076b8:	2800      	cmp	r0, #0
 80076ba:	d051      	beq.n	8007760 <USBD_StdEPReq+0x124>
                pep->status = 0x0001U;
 80076bc:	2301      	movs	r3, #1
 80076be:	e04b      	b.n	8007758 <USBD_StdEPReq+0x11c>
          switch (pdev->dev_state)
 80076c0:	22a7      	movs	r2, #167	@ 0xa7
 80076c2:	0092      	lsls	r2, r2, #2
 80076c4:	5ca2      	ldrb	r2, [r4, r2]
 80076c6:	2a02      	cmp	r2, #2
 80076c8:	d020      	beq.n	800770c <USBD_StdEPReq+0xd0>
 80076ca:	2a03      	cmp	r2, #3
 80076cc:	d1c4      	bne.n	8007658 <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80076ce:	885a      	ldrh	r2, [r3, #2]
 80076d0:	2a00      	cmp	r2, #0
 80076d2:	d107      	bne.n	80076e4 <USBD_StdEPReq+0xa8>
                if ((ep_addr != 0x00U) &&
 80076d4:	064a      	lsls	r2, r1, #25
 80076d6:	d005      	beq.n	80076e4 <USBD_StdEPReq+0xa8>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80076d8:	88db      	ldrh	r3, [r3, #6]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d102      	bne.n	80076e4 <USBD_StdEPReq+0xa8>
                  USBD_LL_StallEP(pdev, ep_addr);
 80076de:	0020      	movs	r0, r4
 80076e0:	f000 fa9e 	bl	8007c20 <USBD_LL_StallEP>
              USBD_CtlSendStatus(pdev);
 80076e4:	0020      	movs	r0, r4
 80076e6:	f000 f8a6 	bl	8007836 <USBD_CtlSendStatus>
              break;
 80076ea:	e7c0      	b.n	800766e <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 80076ec:	22a7      	movs	r2, #167	@ 0xa7
 80076ee:	0092      	lsls	r2, r2, #2
 80076f0:	5ca2      	ldrb	r2, [r4, r2]
 80076f2:	2a02      	cmp	r2, #2
 80076f4:	d00a      	beq.n	800770c <USBD_StdEPReq+0xd0>
 80076f6:	2a03      	cmp	r2, #3
 80076f8:	d1ae      	bne.n	8007658 <USBD_StdEPReq+0x1c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80076fa:	885b      	ldrh	r3, [r3, #2]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d1b6      	bne.n	800766e <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 8007700:	064b      	lsls	r3, r1, #25
 8007702:	d0ef      	beq.n	80076e4 <USBD_StdEPReq+0xa8>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007704:	0020      	movs	r0, r4
 8007706:	f000 fa94 	bl	8007c32 <USBD_LL_ClearStallEP>
 800770a:	e7eb      	b.n	80076e4 <USBD_StdEPReq+0xa8>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800770c:	064b      	lsls	r3, r1, #25
 800770e:	d0a3      	beq.n	8007658 <USBD_StdEPReq+0x1c>
                USBD_LL_StallEP(pdev, ep_addr);
 8007710:	0020      	movs	r0, r4
 8007712:	f000 fa85 	bl	8007c20 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007716:	2180      	movs	r1, #128	@ 0x80
 8007718:	0020      	movs	r0, r4
 800771a:	f000 fa81 	bl	8007c20 <USBD_LL_StallEP>
 800771e:	e7a6      	b.n	800766e <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007720:	0649      	lsls	r1, r1, #25
 8007722:	d199      	bne.n	8007658 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007724:	0021      	movs	r1, r4
 8007726:	3155      	adds	r1, #85	@ 0x55
 8007728:	31ff      	adds	r1, #255	@ 0xff
 800772a:	0612      	lsls	r2, r2, #24
 800772c:	d501      	bpl.n	8007732 <USBD_StdEPReq+0xf6>
 800772e:	3941      	subs	r1, #65	@ 0x41
 8007730:	39ff      	subs	r1, #255	@ 0xff
              pep->status = 0x0000U;
 8007732:	2300      	movs	r3, #0
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007734:	2202      	movs	r2, #2
              pep->status = 0x0000U;
 8007736:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007738:	0020      	movs	r0, r4
 800773a:	f000 f84e 	bl	80077da <USBD_CtlSendData>
              break;
 800773e:	e796      	b.n	800766e <USBD_StdEPReq+0x32>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007740:	33fc      	adds	r3, #252	@ 0xfc
 8007742:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007744:	2b00      	cmp	r3, #0
 8007746:	d100      	bne.n	800774a <USBD_StdEPReq+0x10e>
 8007748:	e786      	b.n	8007658 <USBD_StdEPReq+0x1c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800774a:	434d      	muls	r5, r1
 800774c:	3555      	adds	r5, #85	@ 0x55
 800774e:	35ff      	adds	r5, #255	@ 0xff
 8007750:	1965      	adds	r5, r4, r5
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007752:	2900      	cmp	r1, #0
 8007754:	d1ad      	bne.n	80076b2 <USBD_StdEPReq+0x76>
                pep->status = 0x0000U;
 8007756:	2300      	movs	r3, #0
                pep->status = 0x0001U;
 8007758:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800775a:	2202      	movs	r2, #2
 800775c:	0029      	movs	r1, r5
 800775e:	e7eb      	b.n	8007738 <USBD_StdEPReq+0xfc>
                pep->status = 0x0000U;
 8007760:	6028      	str	r0, [r5, #0]
 8007762:	e7fa      	b.n	800775a <USBD_StdEPReq+0x11e>

08007764 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 8007764:	780b      	ldrb	r3, [r1, #0]
 8007766:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007768:	784b      	ldrb	r3, [r1, #1]
 800776a:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800776c:	78cb      	ldrb	r3, [r1, #3]
 800776e:	788a      	ldrb	r2, [r1, #2]
 8007770:	021b      	lsls	r3, r3, #8
 8007772:	4313      	orrs	r3, r2
 8007774:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007776:	794b      	ldrb	r3, [r1, #5]
 8007778:	790a      	ldrb	r2, [r1, #4]
 800777a:	021b      	lsls	r3, r3, #8
 800777c:	4313      	orrs	r3, r2
 800777e:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007780:	79cb      	ldrb	r3, [r1, #7]
 8007782:	798a      	ldrb	r2, [r1, #6]
 8007784:	021b      	lsls	r3, r3, #8
 8007786:	4313      	orrs	r3, r2
 8007788:	80c3      	strh	r3, [r0, #6]
}
 800778a:	4770      	bx	lr

0800778c <USBD_CtlError>:
{
 800778c:	b510      	push	{r4, lr}
 800778e:	0004      	movs	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 8007790:	2180      	movs	r1, #128	@ 0x80
 8007792:	f000 fa45 	bl	8007c20 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007796:	2100      	movs	r1, #0
 8007798:	0020      	movs	r0, r4
 800779a:	f000 fa41 	bl	8007c20 <USBD_LL_StallEP>
}
 800779e:	bd10      	pop	{r4, pc}

080077a0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80077a0:	b570      	push	{r4, r5, r6, lr}
 80077a2:	0004      	movs	r4, r0
 80077a4:	000d      	movs	r5, r1
 80077a6:	0016      	movs	r6, r2
  uint8_t idx = 0U;

  if (desc != NULL)
 80077a8:	2800      	cmp	r0, #0
 80077aa:	d00d      	beq.n	80077c8 <USBD_GetString+0x28>
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 80077ac:	f7f8 fcac 	bl	8000108 <strlen>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80077b0:	b2c3      	uxtb	r3, r0
 80077b2:	3301      	adds	r3, #1
 80077b4:	005b      	lsls	r3, r3, #1
 80077b6:	8033      	strh	r3, [r6, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80077b8:	702b      	strb	r3, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80077ba:	2303      	movs	r3, #3
      unicode[idx++] =  0U;
 80077bc:	2000      	movs	r0, #0
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80077be:	706b      	strb	r3, [r5, #1]
 80077c0:	3b01      	subs	r3, #1
    while (*desc != '\0')
 80077c2:	7821      	ldrb	r1, [r4, #0]
 80077c4:	2900      	cmp	r1, #0
 80077c6:	d100      	bne.n	80077ca <USBD_GetString+0x2a>
}
 80077c8:	bd70      	pop	{r4, r5, r6, pc}
      unicode[idx++] = *desc++;
 80077ca:	1c5a      	adds	r2, r3, #1
 80077cc:	54e9      	strb	r1, [r5, r3]
 80077ce:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0U;
 80077d0:	3302      	adds	r3, #2
      unicode[idx++] = *desc++;
 80077d2:	3401      	adds	r4, #1
      unicode[idx++] =  0U;
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	54a8      	strb	r0, [r5, r2]
 80077d8:	e7f3      	b.n	80077c2 <USBD_GetString+0x22>

080077da <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80077da:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80077dc:	22a5      	movs	r2, #165	@ 0xa5
{
 80077de:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80077e0:	2402      	movs	r4, #2
 80077e2:	0092      	lsls	r2, r2, #2
 80077e4:	5084      	str	r4, [r0, r2]
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80077e6:	000a      	movs	r2, r1
  pdev->ep_in[0].total_length = len;
 80077e8:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80077ea:	2100      	movs	r1, #0
  pdev->ep_in[0].rem_length   = len;
 80077ec:	6203      	str	r3, [r0, #32]
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80077ee:	f000 fa45 	bl	8007c7c <USBD_LL_Transmit>

  return USBD_OK;
}
 80077f2:	2000      	movs	r0, #0
 80077f4:	bd10      	pop	{r4, pc}

080077f6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80077f6:	b510      	push	{r4, lr}
 80077f8:	0013      	movs	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80077fa:	000a      	movs	r2, r1
 80077fc:	2100      	movs	r1, #0
 80077fe:	f000 fa3d 	bl	8007c7c <USBD_LL_Transmit>

  return USBD_OK;
}
 8007802:	2000      	movs	r0, #0
 8007804:	bd10      	pop	{r4, pc}

08007806 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8007806:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007808:	22a5      	movs	r2, #165	@ 0xa5
{
 800780a:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800780c:	2403      	movs	r4, #3
 800780e:	0092      	lsls	r2, r2, #2
 8007810:	5084      	str	r4, [r0, r2]
  pdev->ep_out[0].total_length = len;
 8007812:	0002      	movs	r2, r0
 8007814:	32fc      	adds	r2, #252	@ 0xfc
 8007816:	6613      	str	r3, [r2, #96]	@ 0x60
  pdev->ep_out[0].rem_length   = len;
 8007818:	6653      	str	r3, [r2, #100]	@ 0x64

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800781a:	000a      	movs	r2, r1
 800781c:	2100      	movs	r1, #0
 800781e:	f000 fa36 	bl	8007c8e <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007822:	2000      	movs	r0, #0
 8007824:	bd10      	pop	{r4, pc}

08007826 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007826:	b510      	push	{r4, lr}
 8007828:	0013      	movs	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800782a:	000a      	movs	r2, r1
 800782c:	2100      	movs	r1, #0
 800782e:	f000 fa2e 	bl	8007c8e <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007832:	2000      	movs	r0, #0
 8007834:	bd10      	pop	{r4, pc}

08007836 <USBD_CtlSendStatus>:
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007836:	23a5      	movs	r3, #165	@ 0xa5
 8007838:	2204      	movs	r2, #4
 800783a:	009b      	lsls	r3, r3, #2
{
 800783c:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800783e:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007840:	2300      	movs	r3, #0
 8007842:	001a      	movs	r2, r3
 8007844:	0019      	movs	r1, r3
 8007846:	f000 fa19 	bl	8007c7c <USBD_LL_Transmit>

  return USBD_OK;
}
 800784a:	2000      	movs	r0, #0
 800784c:	bd10      	pop	{r4, pc}

0800784e <USBD_CtlReceiveStatus>:
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800784e:	23a5      	movs	r3, #165	@ 0xa5
 8007850:	2205      	movs	r2, #5
 8007852:	009b      	lsls	r3, r3, #2
{
 8007854:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007856:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007858:	2300      	movs	r3, #0
 800785a:	001a      	movs	r2, r3
 800785c:	0019      	movs	r1, r3
 800785e:	f000 fa16 	bl	8007c8e <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007862:	2000      	movs	r0, #0
 8007864:	bd10      	pop	{r4, pc}
	...

08007868 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007868:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800786a:	4c11      	ldr	r4, [pc, #68]	@ (80078b0 <MX_USB_DEVICE_Init+0x48>)
 800786c:	2200      	movs	r2, #0
 800786e:	0020      	movs	r0, r4
 8007870:	4910      	ldr	r1, [pc, #64]	@ (80078b4 <MX_USB_DEVICE_Init+0x4c>)
 8007872:	f7ff fc05 	bl	8007080 <USBD_Init>
 8007876:	2800      	cmp	r0, #0
 8007878:	d001      	beq.n	800787e <MX_USB_DEVICE_Init+0x16>
  {
    Error_Handler();
 800787a:	f7fb fb01 	bl	8002e80 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800787e:	0020      	movs	r0, r4
 8007880:	490d      	ldr	r1, [pc, #52]	@ (80078b8 <MX_USB_DEVICE_Init+0x50>)
 8007882:	f7ff fc17 	bl	80070b4 <USBD_RegisterClass>
 8007886:	2800      	cmp	r0, #0
 8007888:	d001      	beq.n	800788e <MX_USB_DEVICE_Init+0x26>
  {
    Error_Handler();
 800788a:	f7fb faf9 	bl	8002e80 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800788e:	0020      	movs	r0, r4
 8007890:	490a      	ldr	r1, [pc, #40]	@ (80078bc <MX_USB_DEVICE_Init+0x54>)
 8007892:	f7ff fba7 	bl	8006fe4 <USBD_CDC_RegisterInterface>
 8007896:	2800      	cmp	r0, #0
 8007898:	d001      	beq.n	800789e <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
 800789a:	f7fb faf1 	bl	8002e80 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800789e:	0020      	movs	r0, r4
 80078a0:	f7ff fc11 	bl	80070c6 <USBD_Start>
 80078a4:	2800      	cmp	r0, #0
 80078a6:	d001      	beq.n	80078ac <MX_USB_DEVICE_Init+0x44>
  {
    Error_Handler();
 80078a8:	f7fb faea 	bl	8002e80 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80078ac:	bd10      	pop	{r4, pc}
 80078ae:	46c0      	nop			@ (mov r8, r8)
 80078b0:	20001830 	.word	0x20001830
 80078b4:	20000358 	.word	0x20000358
 80078b8:	200002d0 	.word	0x200002d0
 80078bc:	20000314 	.word	0x20000314

080078c0 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
  /* USER CODE END 4 */
}
 80078c0:	2000      	movs	r0, #0
 80078c2:	4770      	bx	lr

080078c4 <CDC_Control_FS>:
			break;
	}

	return (USBD_OK);
  /* USER CODE END 5 */
}
 80078c4:	2000      	movs	r0, #0
 80078c6:	4770      	bx	lr

080078c8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80078c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ca:	000f      	movs	r7, r1
 80078cc:	0004      	movs	r4, r0
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80078ce:	4d0f      	ldr	r5, [pc, #60]	@ (800790c <CDC_Receive_FS+0x44>)
 80078d0:	0001      	movs	r1, r0
 80078d2:	0028      	movs	r0, r5
 80078d4:	f7ff fb9a 	bl	800700c <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80078d8:	0028      	movs	r0, r5
 80078da:	f7ff fbba 	bl	8007052 <USBD_CDC_ReceivePacket>

	memset(comSerialBuffer, '\0', 64);          // 1) clear our application buffer
 80078de:	4e0c      	ldr	r6, [pc, #48]	@ (8007910 <CDC_Receive_FS+0x48>)
 80078e0:	2240      	movs	r2, #64	@ 0x40
 80078e2:	0030      	movs	r0, r6
 80078e4:	2100      	movs	r1, #0
 80078e6:	f000 f9e8 	bl	8007cba <memset>
	uint8_t len = (uint8_t) *Len;       		// 2) get the actual received length
	memcpy(comSerialBuffer, Buf, len);          // 3) copy data from USB buffer to our buffer
 80078ea:	683d      	ldr	r5, [r7, #0]
 80078ec:	0021      	movs	r1, r4
 80078ee:	b2ed      	uxtb	r5, r5
 80078f0:	002a      	movs	r2, r5
 80078f2:	0030      	movs	r0, r6
 80078f4:	f000 fa0e 	bl	8007d14 <memcpy>
	memset(Buf, '\0', len);             		// 4) clear the USB buffer too (prevents stale data)
 80078f8:	002a      	movs	r2, r5
 80078fa:	2100      	movs	r1, #0
 80078fc:	0020      	movs	r0, r4
 80078fe:	f000 f9dc 	bl	8007cba <memset>
	newComSerialReceived = TRUE;
 8007902:	2201      	movs	r2, #1
 8007904:	4b03      	ldr	r3, [pc, #12]	@ (8007914 <CDC_Receive_FS+0x4c>)

	return (USBD_OK);
  /* USER CODE END 6 */
}
 8007906:	2000      	movs	r0, #0
	newComSerialReceived = TRUE;
 8007908:	701a      	strb	r2, [r3, #0]
}
 800790a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800790c:	20001830 	.word	0x20001830
 8007910:	20000434 	.word	0x20000434
 8007914:	200003a0 	.word	0x200003a0

08007918 <CDC_Init_FS>:
{
 8007918:	b510      	push	{r4, lr}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800791a:	4c06      	ldr	r4, [pc, #24]	@ (8007934 <CDC_Init_FS+0x1c>)
 800791c:	2200      	movs	r2, #0
 800791e:	0020      	movs	r0, r4
 8007920:	4905      	ldr	r1, [pc, #20]	@ (8007938 <CDC_Init_FS+0x20>)
 8007922:	f7ff fb68 	bl	8006ff6 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007926:	0020      	movs	r0, r4
 8007928:	4904      	ldr	r1, [pc, #16]	@ (800793c <CDC_Init_FS+0x24>)
 800792a:	f7ff fb6f 	bl	800700c <USBD_CDC_SetRxBuffer>
}
 800792e:	2000      	movs	r0, #0
 8007930:	bd10      	pop	{r4, pc}
 8007932:	46c0      	nop			@ (mov r8, r8)
 8007934:	20001830 	.word	0x20001830
 8007938:	20001af4 	.word	0x20001af4
 800793c:	20001ef4 	.word	0x20001ef4

08007940 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007940:	000a      	movs	r2, r1
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 8007942:	21ae      	movs	r1, #174	@ 0xae
{
 8007944:	b510      	push	{r4, lr}
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 8007946:	4c08      	ldr	r4, [pc, #32]	@ (8007968 <CDC_Transmit_FS+0x28>)
 8007948:	0089      	lsls	r1, r1, #2
{
 800794a:	0003      	movs	r3, r0
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 800794c:	5860      	ldr	r0, [r4, r1]
	if (hcdc->TxState != 0) {
 800794e:	39a4      	subs	r1, #164	@ 0xa4
 8007950:	5841      	ldr	r1, [r0, r1]
		return USBD_BUSY;
 8007952:	2001      	movs	r0, #1
	if (hcdc->TxState != 0) {
 8007954:	2900      	cmp	r1, #0
 8007956:	d106      	bne.n	8007966 <CDC_Transmit_FS+0x26>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007958:	0019      	movs	r1, r3
 800795a:	0020      	movs	r0, r4
 800795c:	f7ff fb4b 	bl	8006ff6 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007960:	0020      	movs	r0, r4
 8007962:	f7ff fb5a 	bl	800701a <USBD_CDC_TransmitPacket>
  /* USER CODE END 7 */
  return result;
}
 8007966:	bd10      	pop	{r4, pc}
 8007968:	20001830 	.word	0x20001830

0800796c <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800796c:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
 800796e:	4801      	ldr	r0, [pc, #4]	@ (8007974 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8007970:	800b      	strh	r3, [r1, #0]
}
 8007972:	4770      	bx	lr
 8007974:	20000344 	.word	0x20000344

08007978 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007978:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
 800797a:	4801      	ldr	r0, [pc, #4]	@ (8007980 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800797c:	800b      	strh	r3, [r1, #0]
}
 800797e:	4770      	bx	lr
 8007980:	20000340 	.word	0x20000340

08007984 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007984:	b570      	push	{r4, r5, r6, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8007986:	2600      	movs	r6, #0
 8007988:	0052      	lsls	r2, r2, #1
 800798a:	188a      	adds	r2, r1, r2
    if (((value >> 28)) < 0xA)
 800798c:	0f05      	lsrs	r5, r0, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 800798e:	b2ec      	uxtb	r4, r5
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007990:	0023      	movs	r3, r4
 8007992:	3337      	adds	r3, #55	@ 0x37
    if (((value >> 28)) < 0xA)
 8007994:	2d09      	cmp	r5, #9
 8007996:	d800      	bhi.n	800799a <IntToUnicode+0x16>
      pbuf[2 * idx] = (value >> 28) + '0';
 8007998:	3b07      	subs	r3, #7
 800799a:	700b      	strb	r3, [r1, #0]
    pbuf[2 * idx + 1] = 0;
 800799c:	704e      	strb	r6, [r1, #1]
  for (idx = 0; idx < len; idx++)
 800799e:	3102      	adds	r1, #2
    value = value << 4;
 80079a0:	0100      	lsls	r0, r0, #4
  for (idx = 0; idx < len; idx++)
 80079a2:	428a      	cmp	r2, r1
 80079a4:	d1f2      	bne.n	800798c <IntToUnicode+0x8>
  }
}
 80079a6:	bd70      	pop	{r4, r5, r6, pc}

080079a8 <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 80079a8:	231a      	movs	r3, #26
{
 80079aa:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 80079ac:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80079ae:	4b0a      	ldr	r3, [pc, #40]	@ (80079d8 <USBD_FS_SerialStrDescriptor+0x30>)
 80079b0:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80079b2:	4b0a      	ldr	r3, [pc, #40]	@ (80079dc <USBD_FS_SerialStrDescriptor+0x34>)
  deviceserial0 += deviceserial2;
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	18c0      	adds	r0, r0, r3
  if (deviceserial0 != 0)
 80079b8:	2800      	cmp	r0, #0
 80079ba:	d00a      	beq.n	80079d2 <USBD_FS_SerialStrDescriptor+0x2a>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80079bc:	4b08      	ldr	r3, [pc, #32]	@ (80079e0 <USBD_FS_SerialStrDescriptor+0x38>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80079be:	2208      	movs	r2, #8
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80079c0:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80079c2:	4908      	ldr	r1, [pc, #32]	@ (80079e4 <USBD_FS_SerialStrDescriptor+0x3c>)
 80079c4:	f7ff ffde 	bl	8007984 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80079c8:	2204      	movs	r2, #4
 80079ca:	0020      	movs	r0, r4
 80079cc:	4906      	ldr	r1, [pc, #24]	@ (80079e8 <USBD_FS_SerialStrDescriptor+0x40>)
 80079ce:	f7ff ffd9 	bl	8007984 <IntToUnicode>
  return (uint8_t *) USBD_StringSerial;
 80079d2:	4806      	ldr	r0, [pc, #24]	@ (80079ec <USBD_FS_SerialStrDescriptor+0x44>)
}
 80079d4:	bd10      	pop	{r4, pc}
 80079d6:	46c0      	nop			@ (mov r8, r8)
 80079d8:	1ffff7ac 	.word	0x1ffff7ac
 80079dc:	1ffff7b4 	.word	0x1ffff7b4
 80079e0:	1ffff7b0 	.word	0x1ffff7b0
 80079e4:	20000326 	.word	0x20000326
 80079e8:	20000336 	.word	0x20000336
 80079ec:	20000324 	.word	0x20000324

080079f0 <USBD_FS_ManufacturerStrDescriptor>:
{
 80079f0:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80079f2:	4c04      	ldr	r4, [pc, #16]	@ (8007a04 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 80079f4:	000a      	movs	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80079f6:	0021      	movs	r1, r4
 80079f8:	4803      	ldr	r0, [pc, #12]	@ (8007a08 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80079fa:	f7ff fed1 	bl	80077a0 <USBD_GetString>
}
 80079fe:	0020      	movs	r0, r4
 8007a00:	bd10      	pop	{r4, pc}
 8007a02:	46c0      	nop			@ (mov r8, r8)
 8007a04:	200022f4 	.word	0x200022f4
 8007a08:	08007df8 	.word	0x08007df8

08007a0c <USBD_FS_ProductStrDescriptor>:
{
 8007a0c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007a0e:	4c04      	ldr	r4, [pc, #16]	@ (8007a20 <USBD_FS_ProductStrDescriptor+0x14>)
{
 8007a10:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007a12:	0021      	movs	r1, r4
 8007a14:	4803      	ldr	r0, [pc, #12]	@ (8007a24 <USBD_FS_ProductStrDescriptor+0x18>)
 8007a16:	f7ff fec3 	bl	80077a0 <USBD_GetString>
}
 8007a1a:	0020      	movs	r0, r4
 8007a1c:	bd10      	pop	{r4, pc}
 8007a1e:	46c0      	nop			@ (mov r8, r8)
 8007a20:	200022f4 	.word	0x200022f4
 8007a24:	08007e03 	.word	0x08007e03

08007a28 <USBD_FS_ConfigStrDescriptor>:
{
 8007a28:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007a2a:	4c04      	ldr	r4, [pc, #16]	@ (8007a3c <USBD_FS_ConfigStrDescriptor+0x14>)
{
 8007a2c:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007a2e:	0021      	movs	r1, r4
 8007a30:	4803      	ldr	r0, [pc, #12]	@ (8007a40 <USBD_FS_ConfigStrDescriptor+0x18>)
 8007a32:	f7ff feb5 	bl	80077a0 <USBD_GetString>
}
 8007a36:	0020      	movs	r0, r4
 8007a38:	bd10      	pop	{r4, pc}
 8007a3a:	46c0      	nop			@ (mov r8, r8)
 8007a3c:	200022f4 	.word	0x200022f4
 8007a40:	08007e0a 	.word	0x08007e0a

08007a44 <USBD_FS_InterfaceStrDescriptor>:
{
 8007a44:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007a46:	4c04      	ldr	r4, [pc, #16]	@ (8007a58 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8007a48:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007a4a:	0021      	movs	r1, r4
 8007a4c:	4803      	ldr	r0, [pc, #12]	@ (8007a5c <USBD_FS_InterfaceStrDescriptor+0x18>)
 8007a4e:	f7ff fea7 	bl	80077a0 <USBD_GetString>
}
 8007a52:	0020      	movs	r0, r4
 8007a54:	bd10      	pop	{r4, pc}
 8007a56:	46c0      	nop			@ (mov r8, r8)
 8007a58:	200022f4 	.word	0x200022f4
 8007a5c:	08007e15 	.word	0x08007e15

08007a60 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8007a60:	2800      	cmp	r0, #0
 8007a62:	d003      	beq.n	8007a6c <USBD_Get_USB_Status+0xc>
 8007a64:	3802      	subs	r0, #2
 8007a66:	1e43      	subs	r3, r0, #1
 8007a68:	4198      	sbcs	r0, r3
 8007a6a:	3001      	adds	r0, #1
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8007a6c:	4770      	bx	lr
	...

08007a70 <HAL_PCD_MspInit>:
{
 8007a70:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 8007a72:	4b0b      	ldr	r3, [pc, #44]	@ (8007aa0 <HAL_PCD_MspInit+0x30>)
 8007a74:	6802      	ldr	r2, [r0, #0]
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d111      	bne.n	8007a9e <HAL_PCD_MspInit+0x2e>
    __HAL_RCC_USB_CLK_ENABLE();
 8007a7a:	2180      	movs	r1, #128	@ 0x80
 8007a7c:	4b09      	ldr	r3, [pc, #36]	@ (8007aa4 <HAL_PCD_MspInit+0x34>)
 8007a7e:	0409      	lsls	r1, r1, #16
 8007a80:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007a82:	201f      	movs	r0, #31
    __HAL_RCC_USB_CLK_ENABLE();
 8007a84:	430a      	orrs	r2, r1
 8007a86:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007a88:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8007a8a:	69db      	ldr	r3, [r3, #28]
 8007a8c:	400b      	ands	r3, r1
 8007a8e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007a90:	0011      	movs	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 8007a92:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007a94:	f7fb ff02 	bl	800389c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8007a98:	201f      	movs	r0, #31
 8007a9a:	f7fb ff29 	bl	80038f0 <HAL_NVIC_EnableIRQ>
}
 8007a9e:	bd07      	pop	{r0, r1, r2, pc}
 8007aa0:	40005c00 	.word	0x40005c00
 8007aa4:	40021000 	.word	0x40021000

08007aa8 <HAL_PCD_SetupStageCallback>:
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007aa8:	23a6      	movs	r3, #166	@ 0xa6
{
 8007aaa:	b510      	push	{r4, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	18c1      	adds	r1, r0, r3
 8007ab0:	3340      	adds	r3, #64	@ 0x40
 8007ab2:	58c0      	ldr	r0, [r0, r3]
 8007ab4:	f7ff fb22 	bl	80070fc <USBD_LL_SetupStage>
}
 8007ab8:	bd10      	pop	{r4, pc}

08007aba <HAL_PCD_DataOutStageCallback>:
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007aba:	2328      	movs	r3, #40	@ 0x28
 8007abc:	434b      	muls	r3, r1
 8007abe:	18c3      	adds	r3, r0, r3
 8007ac0:	33fc      	adds	r3, #252	@ 0xfc
 8007ac2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8007ac4:	23b6      	movs	r3, #182	@ 0xb6
{
 8007ac6:	b510      	push	{r4, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	58c0      	ldr	r0, [r0, r3]
 8007acc:	f7ff fb48 	bl	8007160 <USBD_LL_DataOutStage>
}
 8007ad0:	bd10      	pop	{r4, pc}

08007ad2 <HAL_PCD_DataInStageCallback>:
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007ad2:	2328      	movs	r3, #40	@ 0x28
 8007ad4:	434b      	muls	r3, r1
 8007ad6:	18c3      	adds	r3, r0, r3
 8007ad8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ada:	23b6      	movs	r3, #182	@ 0xb6
{
 8007adc:	b510      	push	{r4, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	58c0      	ldr	r0, [r0, r3]
 8007ae2:	f7ff fb80 	bl	80071e6 <USBD_LL_DataInStage>
}
 8007ae6:	bd10      	pop	{r4, pc}

08007ae8 <HAL_PCD_SOFCallback>:
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007ae8:	23b6      	movs	r3, #182	@ 0xb6
{
 8007aea:	b510      	push	{r4, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	58c0      	ldr	r0, [r0, r3]
 8007af0:	f7ff fc22 	bl	8007338 <USBD_LL_SOF>
}
 8007af4:	bd10      	pop	{r4, pc}

08007af6 <HAL_PCD_ResetCallback>:
{
 8007af6:	b570      	push	{r4, r5, r6, lr}
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007af8:	7943      	ldrb	r3, [r0, #5]
{
 8007afa:	0004      	movs	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	d001      	beq.n	8007b04 <HAL_PCD_ResetCallback+0xe>
    Error_Handler();
 8007b00:	f7fb f9be 	bl	8002e80 <Error_Handler>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007b04:	25b6      	movs	r5, #182	@ 0xb6
 8007b06:	00ad      	lsls	r5, r5, #2
 8007b08:	2101      	movs	r1, #1
 8007b0a:	5960      	ldr	r0, [r4, r5]
 8007b0c:	f7ff fbf9 	bl	8007302 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007b10:	5960      	ldr	r0, [r4, r5]
 8007b12:	f7ff fbcc 	bl	80072ae <USBD_LL_Reset>
}
 8007b16:	bd70      	pop	{r4, r5, r6, pc}

08007b18 <HAL_PCD_SuspendCallback>:
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007b18:	23b6      	movs	r3, #182	@ 0xb6
{
 8007b1a:	b510      	push	{r4, lr}
 8007b1c:	0004      	movs	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	58c0      	ldr	r0, [r0, r3]
 8007b22:	f7ff fbf1 	bl	8007308 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 8007b26:	7a63      	ldrb	r3, [r4, #9]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d004      	beq.n	8007b36 <HAL_PCD_SuspendCallback+0x1e>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007b2c:	2306      	movs	r3, #6
 8007b2e:	4a02      	ldr	r2, [pc, #8]	@ (8007b38 <HAL_PCD_SuspendCallback+0x20>)
 8007b30:	6911      	ldr	r1, [r2, #16]
 8007b32:	430b      	orrs	r3, r1
 8007b34:	6113      	str	r3, [r2, #16]
}
 8007b36:	bd10      	pop	{r4, pc}
 8007b38:	e000ed00 	.word	0xe000ed00

08007b3c <HAL_PCD_ResumeCallback>:
{
 8007b3c:	b510      	push	{r4, lr}
  if (hpcd->Init.low_power_enable)
 8007b3e:	7a43      	ldrb	r3, [r0, #9]
{
 8007b40:	0004      	movs	r4, r0
  if (hpcd->Init.low_power_enable)
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d006      	beq.n	8007b54 <HAL_PCD_ResumeCallback+0x18>
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007b46:	2106      	movs	r1, #6
 8007b48:	4a05      	ldr	r2, [pc, #20]	@ (8007b60 <HAL_PCD_ResumeCallback+0x24>)
 8007b4a:	6913      	ldr	r3, [r2, #16]
 8007b4c:	438b      	bics	r3, r1
 8007b4e:	6113      	str	r3, [r2, #16]
  SystemClock_Config();
 8007b50:	f7fb f920 	bl	8002d94 <SystemClock_Config>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007b54:	23b6      	movs	r3, #182	@ 0xb6
 8007b56:	009b      	lsls	r3, r3, #2
 8007b58:	58e0      	ldr	r0, [r4, r3]
 8007b5a:	f7ff fbe1 	bl	8007320 <USBD_LL_Resume>
}
 8007b5e:	bd10      	pop	{r4, pc}
 8007b60:	e000ed00 	.word	0xe000ed00

08007b64 <USBD_LL_Init>:
  hpcd_USB_FS.pData = pdev;
 8007b64:	23b6      	movs	r3, #182	@ 0xb6
{
 8007b66:	b570      	push	{r4, r5, r6, lr}
 8007b68:	0004      	movs	r4, r0
  hpcd_USB_FS.pData = pdev;
 8007b6a:	481c      	ldr	r0, [pc, #112]	@ (8007bdc <USBD_LL_Init+0x78>)
 8007b6c:	009b      	lsls	r3, r3, #2
 8007b6e:	50c4      	str	r4, [r0, r3]
  hpcd_USB_FS.Instance = USB;
 8007b70:	4b1b      	ldr	r3, [pc, #108]	@ (8007be0 <USBD_LL_Init+0x7c>)
  pdev->pData = &hpcd_USB_FS;
 8007b72:	25b0      	movs	r5, #176	@ 0xb0
  hpcd_USB_FS.Instance = USB;
 8007b74:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007b76:	2382      	movs	r3, #130	@ 0x82
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	8083      	strh	r3, [r0, #4]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007b7c:	2302      	movs	r3, #2
 8007b7e:	71c3      	strb	r3, [r0, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007b80:	2300      	movs	r3, #0
  pdev->pData = &hpcd_USB_FS;
 8007b82:	00ad      	lsls	r5, r5, #2
 8007b84:	5160      	str	r0, [r4, r5]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007b86:	7243      	strb	r3, [r0, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007b88:	8143      	strh	r3, [r0, #10]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007b8a:	f7fc fc2d 	bl	80043e8 <HAL_PCD_Init>
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	d001      	beq.n	8007b96 <USBD_LL_Init+0x32>
    Error_Handler( );
 8007b92:	f7fb f975 	bl	8002e80 <Error_Handler>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007b96:	2200      	movs	r2, #0
 8007b98:	5960      	ldr	r0, [r4, r5]
 8007b9a:	0011      	movs	r1, r2
 8007b9c:	2318      	movs	r3, #24
 8007b9e:	f7fd fa62 	bl	8005066 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007ba2:	5960      	ldr	r0, [r4, r5]
 8007ba4:	2358      	movs	r3, #88	@ 0x58
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	2180      	movs	r1, #128	@ 0x80
 8007baa:	f7fd fa5c 	bl	8005066 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007bae:	5960      	ldr	r0, [r4, r5]
 8007bb0:	23c0      	movs	r3, #192	@ 0xc0
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	2181      	movs	r1, #129	@ 0x81
 8007bb6:	f7fd fa56 	bl	8005066 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007bba:	2388      	movs	r3, #136	@ 0x88
 8007bbc:	5960      	ldr	r0, [r4, r5]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	2101      	movs	r1, #1
 8007bc2:	005b      	lsls	r3, r3, #1
 8007bc4:	f7fd fa4f 	bl	8005066 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007bc8:	2380      	movs	r3, #128	@ 0x80
 8007bca:	5960      	ldr	r0, [r4, r5]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	2182      	movs	r1, #130	@ 0x82
 8007bd0:	005b      	lsls	r3, r3, #1
 8007bd2:	f7fd fa48 	bl	8005066 <HAL_PCDEx_PMAConfig>
}
 8007bd6:	2000      	movs	r0, #0
 8007bd8:	bd70      	pop	{r4, r5, r6, pc}
 8007bda:	46c0      	nop			@ (mov r8, r8)
 8007bdc:	20002714 	.word	0x20002714
 8007be0:	40005c00 	.word	0x40005c00

08007be4 <USBD_LL_Start>:
  hal_status = HAL_PCD_Start(pdev->pData);
 8007be4:	23b0      	movs	r3, #176	@ 0xb0
{
 8007be6:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	58c0      	ldr	r0, [r0, r3]
 8007bec:	f7fc fc48 	bl	8004480 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007bf0:	f7ff ff36 	bl	8007a60 <USBD_Get_USB_Status>
}
 8007bf4:	bd10      	pop	{r4, pc}

08007bf6 <USBD_LL_OpenEP>:
{
 8007bf6:	b510      	push	{r4, lr}
 8007bf8:	0014      	movs	r4, r2
 8007bfa:	001a      	movs	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007bfc:	0023      	movs	r3, r4
 8007bfe:	24b0      	movs	r4, #176	@ 0xb0
 8007c00:	00a4      	lsls	r4, r4, #2
 8007c02:	5900      	ldr	r0, [r0, r4]
 8007c04:	f7fd f946 	bl	8004e94 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c08:	f7ff ff2a 	bl	8007a60 <USBD_Get_USB_Status>
}
 8007c0c:	bd10      	pop	{r4, pc}

08007c0e <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007c0e:	23b0      	movs	r3, #176	@ 0xb0
{
 8007c10:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	58c0      	ldr	r0, [r0, r3]
 8007c16:	f7fd f969 	bl	8004eec <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c1a:	f7ff ff21 	bl	8007a60 <USBD_Get_USB_Status>
}
 8007c1e:	bd10      	pop	{r4, pc}

08007c20 <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007c20:	23b0      	movs	r3, #176	@ 0xb0
{
 8007c22:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007c24:	009b      	lsls	r3, r3, #2
 8007c26:	58c0      	ldr	r0, [r0, r3]
 8007c28:	f7fd f9c1 	bl	8004fae <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c2c:	f7ff ff18 	bl	8007a60 <USBD_Get_USB_Status>
}
 8007c30:	bd10      	pop	{r4, pc}

08007c32 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007c32:	23b0      	movs	r3, #176	@ 0xb0
{
 8007c34:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	58c0      	ldr	r0, [r0, r3]
 8007c3a:	f7fd f9e6 	bl	800500a <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c3e:	f7ff ff0f 	bl	8007a60 <USBD_Get_USB_Status>
}
 8007c42:	bd10      	pop	{r4, pc}

08007c44 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007c44:	23b0      	movs	r3, #176	@ 0xb0
 8007c46:	009b      	lsls	r3, r3, #2
 8007c48:	58c3      	ldr	r3, [r0, r3]
  if((ep_addr & 0x80) == 0x80)
 8007c4a:	b248      	sxtb	r0, r1
 8007c4c:	2228      	movs	r2, #40	@ 0x28
 8007c4e:	2800      	cmp	r0, #0
 8007c50:	da05      	bge.n	8007c5e <USBD_LL_IsStallEP+0x1a>
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007c52:	207f      	movs	r0, #127	@ 0x7f
 8007c54:	4001      	ands	r1, r0
 8007c56:	434a      	muls	r2, r1
 8007c58:	189b      	adds	r3, r3, r2
 8007c5a:	7c98      	ldrb	r0, [r3, #18]
}
 8007c5c:	4770      	bx	lr
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007c5e:	434a      	muls	r2, r1
 8007c60:	189b      	adds	r3, r3, r2
 8007c62:	3353      	adds	r3, #83	@ 0x53
 8007c64:	33ff      	adds	r3, #255	@ 0xff
 8007c66:	7818      	ldrb	r0, [r3, #0]
 8007c68:	e7f8      	b.n	8007c5c <USBD_LL_IsStallEP+0x18>

08007c6a <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007c6a:	23b0      	movs	r3, #176	@ 0xb0
{
 8007c6c:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	58c0      	ldr	r0, [r0, r3]
 8007c72:	f7fc fc18 	bl	80044a6 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c76:	f7ff fef3 	bl	8007a60 <USBD_Get_USB_Status>
}
 8007c7a:	bd10      	pop	{r4, pc}

08007c7c <USBD_LL_Transmit>:
{
 8007c7c:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007c7e:	24b0      	movs	r4, #176	@ 0xb0
 8007c80:	00a4      	lsls	r4, r4, #2
 8007c82:	5900      	ldr	r0, [r0, r4]
 8007c84:	f7fd f97b 	bl	8004f7e <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c88:	f7ff feea 	bl	8007a60 <USBD_Get_USB_Status>
}
 8007c8c:	bd10      	pop	{r4, pc}

08007c8e <USBD_LL_PrepareReceive>:
{
 8007c8e:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007c90:	24b0      	movs	r4, #176	@ 0xb0
 8007c92:	00a4      	lsls	r4, r4, #2
 8007c94:	5900      	ldr	r0, [r0, r4]
 8007c96:	f7fd f94f 	bl	8004f38 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c9a:	f7ff fee1 	bl	8007a60 <USBD_Get_USB_Status>
}
 8007c9e:	bd10      	pop	{r4, pc}

08007ca0 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007ca0:	23b0      	movs	r3, #176	@ 0xb0
{
 8007ca2:	b510      	push	{r4, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	58c0      	ldr	r0, [r0, r3]
 8007ca8:	f7fd f961 	bl	8004f6e <HAL_PCD_EP_GetRxCount>
}
 8007cac:	bd10      	pop	{r4, pc}
	...

08007cb0 <USBD_static_malloc>:
  return mem;
 8007cb0:	4800      	ldr	r0, [pc, #0]	@ (8007cb4 <USBD_static_malloc+0x4>)
}
 8007cb2:	4770      	bx	lr
 8007cb4:	200024f4 	.word	0x200024f4

08007cb8 <USBD_static_free>:
}
 8007cb8:	4770      	bx	lr

08007cba <memset>:
 8007cba:	0003      	movs	r3, r0
 8007cbc:	1882      	adds	r2, r0, r2
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d100      	bne.n	8007cc4 <memset+0xa>
 8007cc2:	4770      	bx	lr
 8007cc4:	7019      	strb	r1, [r3, #0]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	e7f9      	b.n	8007cbe <memset+0x4>
	...

08007ccc <__libc_init_array>:
 8007ccc:	b570      	push	{r4, r5, r6, lr}
 8007cce:	2600      	movs	r6, #0
 8007cd0:	4c0c      	ldr	r4, [pc, #48]	@ (8007d04 <__libc_init_array+0x38>)
 8007cd2:	4d0d      	ldr	r5, [pc, #52]	@ (8007d08 <__libc_init_array+0x3c>)
 8007cd4:	1b64      	subs	r4, r4, r5
 8007cd6:	10a4      	asrs	r4, r4, #2
 8007cd8:	42a6      	cmp	r6, r4
 8007cda:	d109      	bne.n	8007cf0 <__libc_init_array+0x24>
 8007cdc:	2600      	movs	r6, #0
 8007cde:	f000 f823 	bl	8007d28 <_init>
 8007ce2:	4c0a      	ldr	r4, [pc, #40]	@ (8007d0c <__libc_init_array+0x40>)
 8007ce4:	4d0a      	ldr	r5, [pc, #40]	@ (8007d10 <__libc_init_array+0x44>)
 8007ce6:	1b64      	subs	r4, r4, r5
 8007ce8:	10a4      	asrs	r4, r4, #2
 8007cea:	42a6      	cmp	r6, r4
 8007cec:	d105      	bne.n	8007cfa <__libc_init_array+0x2e>
 8007cee:	bd70      	pop	{r4, r5, r6, pc}
 8007cf0:	00b3      	lsls	r3, r6, #2
 8007cf2:	58eb      	ldr	r3, [r5, r3]
 8007cf4:	4798      	blx	r3
 8007cf6:	3601      	adds	r6, #1
 8007cf8:	e7ee      	b.n	8007cd8 <__libc_init_array+0xc>
 8007cfa:	00b3      	lsls	r3, r6, #2
 8007cfc:	58eb      	ldr	r3, [r5, r3]
 8007cfe:	4798      	blx	r3
 8007d00:	3601      	adds	r6, #1
 8007d02:	e7f2      	b.n	8007cea <__libc_init_array+0x1e>
 8007d04:	08007e2c 	.word	0x08007e2c
 8007d08:	08007e2c 	.word	0x08007e2c
 8007d0c:	08007e30 	.word	0x08007e30
 8007d10:	08007e2c 	.word	0x08007e2c

08007d14 <memcpy>:
 8007d14:	2300      	movs	r3, #0
 8007d16:	b510      	push	{r4, lr}
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d100      	bne.n	8007d1e <memcpy+0xa>
 8007d1c:	bd10      	pop	{r4, pc}
 8007d1e:	5ccc      	ldrb	r4, [r1, r3]
 8007d20:	54c4      	strb	r4, [r0, r3]
 8007d22:	3301      	adds	r3, #1
 8007d24:	e7f8      	b.n	8007d18 <memcpy+0x4>
	...

08007d28 <_init>:
 8007d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d2a:	46c0      	nop			@ (mov r8, r8)
 8007d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d2e:	bc08      	pop	{r3}
 8007d30:	469e      	mov	lr, r3
 8007d32:	4770      	bx	lr

08007d34 <_fini>:
 8007d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d36:	46c0      	nop			@ (mov r8, r8)
 8007d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d3a:	bc08      	pop	{r3}
 8007d3c:	469e      	mov	lr, r3
 8007d3e:	4770      	bx	lr
