Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  5 17:10:40 2022
| Host         : LAPTOP-LBPU650A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            1 |
|    16+ |           37 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             378 |           61 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             296 |           41 |
| Yes          | No                    | No                     |            1920 |          204 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             456 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal          |                                                                    Enable Signal                                                                   |                                                     Set/Reset Signal                                                     | Slice Load Count | Bel Load Count |
+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                   |                                                                                                                          |                1 |              2 |
| ~clk_6_25MHz_BUFG              |                                                                                                                                                    |                                                                                                                          |                1 |              2 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/r_count_en_w_sclr                                                                                                  |                                                                                                                          |                1 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG         | volIndicator/count[10]_i_1_n_0                                                                                                                     |                                                                                                                          |                2 |             16 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/state_machine/count_en                                                   | fft1/fft/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/state_machine/n_count_addsub_reg[9].addsub_reg |                3 |             20 |
|  J_MIC3_Pin1_OBUF_BUFG         |                                                                                                                                                    | volIndicator/count[10]_i_1_n_0                                                                                           |                3 |             20 |
|  basys_clock_IBUF_BUFG         | fft1/ampl_addr_out[9]_i_1_n_0                                                                                                                      |                                                                                                                          |                4 |             20 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/m_axis_data_tvalid                                                   | fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[0]                                |                4 |             20 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/symbols_out_remaining[9]_i_1_n_0                                                                                   |                                                                                                                          |                3 |             20 |
|  basys_clock_IBUF_BUFG         |                                                                                                                                                    | J_MIC3_Pin1_OBUF_BUFG                                                                                                    |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG         | volIndicator/mic_max_reg[11]_i_1_n_2                                                                                                               | volIndicator/count[10]_i_1_n_0                                                                                           |                2 |             24 |
| ~audioCapture/J_MIC3_Pin4_OBUF |                                                                                                                                                    |                                                                                                                          |                3 |             24 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                  |                                                                                                                          |                2 |             26 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0] |                                                                                                                          |                3 |             26 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0] |                                                                                                                          |                2 |             26 |
| ~clk_6_25MHz_BUFG              |                                                                                                                                                    | btnC_IBUF                                                                                                                |                5 |             34 |
|  basys_clock_IBUF_BUFG         | fft1/freq_bins25_out                                                                                                                               | fft2/start_pipe                                                                                                          |                5 |             36 |
|  basys_clock_IBUF_BUFG         | fft1/freq_bins28_out                                                                                                                               | fft2/start_pipe                                                                                                          |                5 |             36 |
|  basys_clock_IBUF_BUFG         | fft1/freq_bins22_out                                                                                                                               | fft2/start_pipe                                                                                                          |                5 |             36 |
|  basys_clock_IBUF_BUFG         | fft1/freq_bins_reg[0][17]                                                                                                                          | fft2/start_pipe                                                                                                          |                5 |             36 |
|  basys_clock_IBUF_BUFG         | fft1/freq_bins31_out                                                                                                                               | fft2/start_pipe                                                                                                          |                5 |             36 |
|  basys_clock_IBUF_BUFG         | fft1/freq_bins37_out                                                                                                                               | fft2/start_pipe                                                                                                          |                5 |             36 |
|  basys_clock_IBUF_BUFG         | fft1/freq_bins34_out                                                                                                                               | fft2/start_pipe                                                                                                          |                5 |             36 |
|  basys_clock_IBUF_BUFG         | fft1/freq_bins19_out                                                                                                                               | fft2/start_pipe                                                                                                          |                5 |             36 |
| ~clk_6_25MHz_BUFG              | oledDisplay/delay[0]_i_1_n_0                                                                                                                       | btnC_IBUF                                                                                                                |                5 |             40 |
|  basys_clock_IBUF_BUFG         | fft1/clk20k_edge                                                                                                                                   |                                                                                                                          |                5 |             44 |
|  J_MIC3_Pin1_OBUF_BUFG         |                                                                                                                                                    |                                                                                                                          |               13 |             60 |
| ~clk_6_25MHz_BUFG              | oledDisplay/state                                                                                                                                  | btnC_IBUF                                                                                                                |                8 |             64 |
|  basys_clock_IBUF_BUFG         |                                                                                                                                                    | clock_6_25MHz/count[0]_i_1__1_n_0                                                                                        |                8 |             64 |
|  basys_clock_IBUF_BUFG         |                                                                                                                                                    | clock_20kHz/clear                                                                                                        |                8 |             64 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/twiddle_ce                                                                                                         |                                                                                                                          |                6 |             68 |
| ~clk_6_25MHz_BUFG              |                                                                                                                                                    | oledDisplay/spi_word[39]_i_1_n_0                                                                                         |               14 |             90 |
|  basys_clock_IBUF_BUFG         | fft2/start_pipe                                                                                                                                    |                                                                                                                          |               17 |             96 |
|  basys_clock_IBUF_BUFG         | oledDisplay/E[0]                                                                                                                                   |                                                                                                                          |               16 |             96 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/E[0]                                                                                                               |                                                                                                                          |                9 |             96 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/bottom_data_re_reg[23][0]                                                                                          |                                                                                                                          |               12 |             96 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                               |                                                                                                                          |                7 |             98 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/pr_i                                                                                                               |                                                                                                                          |                7 |            108 |
|  basys_clock_IBUF_BUFG         |                                                                                                                                                    |                                                                                                                          |               44 |            292 |
|  basys_clock_IBUF_BUFG         | fft1/fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                             |                                                                                                                          |              136 |           1454 |
+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


