Classic Timing Analyzer report for top_de2
Sat Nov 30 18:10:24 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                 ; To                                                                                                  ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.552 ns                        ; rst                                                  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; --          ; clock_50mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.588 ns                         ; vga:inst3|vga_read:read_and_output|red_out           ; vga_r[2]                                                                                            ; clock_50mhz ; --          ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.547 ns                         ; rst                                                  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; --          ; clock_50mhz ; 0            ;
; Clock Setup: 'clock_50mhz'   ; N/A   ; None          ; 145.88 MHz ( period = 6.855 ns ) ; vga:inst3|vga_score_check:score_check|in_score_state ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                      ;                                                                                                     ;             ;             ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                                  ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 145.88 MHz ( period = 6.855 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.624 ns                ;
; N/A                                     ; 147.86 MHz ( period = 6.763 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.526 ns                ;
; N/A                                     ; 150.22 MHz ( period = 6.657 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.425 ns                ;
; N/A                                     ; 151.58 MHz ( period = 6.597 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.365 ns                ;
; N/A                                     ; 152.46 MHz ( period = 6.559 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[0]                                             ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 157.65 MHz ( period = 6.343 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.107 ns                ;
; N/A                                     ; 158.96 MHz ( period = 6.291 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[1]                                             ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.059 ns                ;
; N/A                                     ; 165.95 MHz ( period = 6.026 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[4]                                             ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.794 ns                ;
; N/A                                     ; 171.09 MHz ( period = 5.845 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 179.95 MHz ( period = 5.557 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[4]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.325 ns                ;
; N/A                                     ; 181.65 MHz ( period = 5.505 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 181.79 MHz ( period = 5.501 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.278 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.258 ns                ;
; N/A                                     ; 183.12 MHz ( period = 5.461 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.223 ns                ;
; N/A                                     ; 183.96 MHz ( period = 5.436 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.207 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.087 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 193.01 MHz ( period = 5.181 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.952 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.918 ns                ;
; N/A                                     ; 199.44 MHz ( period = 5.014 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[3]                                             ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.782 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.717 ns                ;
; N/A                                     ; 204.12 MHz ( period = 4.899 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; 206.36 MHz ( period = 4.846 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.608 ns                ;
; N/A                                     ; 206.40 MHz ( period = 4.845 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.621 ns                ;
; N/A                                     ; 210.26 MHz ( period = 4.756 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[3]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.524 ns                ;
; N/A                                     ; 212.04 MHz ( period = 4.716 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; 212.27 MHz ( period = 4.711 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.499 ns                ;
; N/A                                     ; 212.99 MHz ( period = 4.695 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.472 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.470 ns                ;
; N/A                                     ; 213.68 MHz ( period = 4.680 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.455 ns                ;
; N/A                                     ; 214.59 MHz ( period = 4.660 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.436 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.434 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 216.26 MHz ( period = 4.624 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.381 ns                ;
; N/A                                     ; 219.54 MHz ( period = 4.555 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.344 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.335 ns                ;
; N/A                                     ; 221.09 MHz ( period = 4.523 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 221.93 MHz ( period = 4.506 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[3]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.270 ns                ;
; N/A                                     ; 221.98 MHz ( period = 4.505 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.294 ns                ;
; N/A                                     ; 222.52 MHz ( period = 4.494 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.310 ns                ;
; N/A                                     ; 222.57 MHz ( period = 4.493 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 222.72 MHz ( period = 4.490 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.306 ns                ;
; N/A                                     ; 222.77 MHz ( period = 4.489 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.261 ns                ;
; N/A                                     ; 223.51 MHz ( period = 4.474 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 223.56 MHz ( period = 4.473 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 223.56 MHz ( period = 4.473 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 223.76 MHz ( period = 4.469 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.276 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; 224.67 MHz ( period = 4.451 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 225.12 MHz ( period = 4.442 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 225.17 MHz ( period = 4.441 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.247 ns                ;
; N/A                                     ; 225.23 MHz ( period = 4.440 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.244 ns                ;
; N/A                                     ; 226.14 MHz ( period = 4.422 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.220 ns                ;
; N/A                                     ; 226.19 MHz ( period = 4.421 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 226.19 MHz ( period = 4.421 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 226.40 MHz ( period = 4.417 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.215 ns                ;
; N/A                                     ; 226.45 MHz ( period = 4.416 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.214 ns                ;
; N/A                                     ; 226.50 MHz ( period = 4.415 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 226.50 MHz ( period = 4.415 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 227.27 MHz ( period = 4.400 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.189 ns                ;
; N/A                                     ; 228.21 MHz ( period = 4.382 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.188 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 228.52 MHz ( period = 4.376 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.161 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; 229.52 MHz ( period = 4.357 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.111 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.108 ns                ;
; N/A                                     ; 233.37 MHz ( period = 4.285 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 233.43 MHz ( period = 4.284 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.083 ns                ;
; N/A                                     ; 233.43 MHz ( period = 4.284 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.083 ns                ;
; N/A                                     ; 233.64 MHz ( period = 4.280 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.079 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.078 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.077 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.077 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.048 ns                ;
; N/A                                     ; 234.74 MHz ( period = 4.260 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 236.02 MHz ( period = 4.237 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[2]                                             ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.005 ns                ;
; N/A                                     ; 236.13 MHz ( period = 4.235 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.030 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.030 ns                ;
; N/A                                     ; 236.52 MHz ( period = 4.228 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.041 ns                ;
; N/A                                     ; 236.52 MHz ( period = 4.228 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 236.52 MHz ( period = 4.228 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.008 ns                ;
; N/A                                     ; 236.63 MHz ( period = 4.226 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.026 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.038 ns                ;
; N/A                                     ; 236.74 MHz ( period = 4.224 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; 236.80 MHz ( period = 4.223 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 237.19 MHz ( period = 4.216 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.020 ns                ;
; N/A                                     ; 237.36 MHz ( period = 4.213 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.018 ns                ;
; N/A                                     ; 237.87 MHz ( period = 4.204 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.002 ns                ;
; N/A                                     ; 237.98 MHz ( period = 4.202 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; 238.10 MHz ( period = 4.200 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.998 ns                ;
; N/A                                     ; 238.10 MHz ( period = 4.200 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.998 ns                ;
; N/A                                     ; 239.06 MHz ( period = 4.183 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.959 ns                ;
; N/A                                     ; 239.35 MHz ( period = 4.178 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 239.35 MHz ( period = 4.178 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; 239.58 MHz ( period = 4.174 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.964 ns                ;
; N/A                                     ; 239.64 MHz ( period = 4.173 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 239.69 MHz ( period = 4.172 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.975 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; 240.15 MHz ( period = 4.164 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.959 ns                ;
; N/A                                     ; 240.21 MHz ( period = 4.163 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; 240.33 MHz ( period = 4.161 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.956 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 240.96 MHz ( period = 4.150 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 241.25 MHz ( period = 4.145 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.904 ns                ;
; N/A                                     ; 241.37 MHz ( period = 4.143 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; 241.43 MHz ( period = 4.142 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 241.43 MHz ( period = 4.142 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 241.66 MHz ( period = 4.138 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 241.72 MHz ( period = 4.137 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.935 ns                ;
; N/A                                     ; 241.78 MHz ( period = 4.136 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.78 MHz ( period = 4.136 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.934 ns                ;
; N/A                                     ; 241.95 MHz ( period = 4.133 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.939 ns                ;
; N/A                                     ; 242.01 MHz ( period = 4.132 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.935 ns                ;
; N/A                                     ; 242.25 MHz ( period = 4.128 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 242.48 MHz ( period = 4.124 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 242.72 MHz ( period = 4.120 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.898 ns                ;
; N/A                                     ; 242.78 MHz ( period = 4.119 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.909 ns                ;
; N/A                                     ; 242.78 MHz ( period = 4.119 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.909 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.920 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; 243.01 MHz ( period = 4.115 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.905 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; 243.13 MHz ( period = 4.113 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.916 ns                ;
; N/A                                     ; 243.19 MHz ( period = 4.112 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.915 ns                ;
; N/A                                     ; 243.31 MHz ( period = 4.110 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[2]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.878 ns                ;
; N/A                                     ; 243.61 MHz ( period = 4.105 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 243.66 MHz ( period = 4.104 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; 243.78 MHz ( period = 4.102 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 244.32 MHz ( period = 4.093 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.881 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; depiece_simple:inst5|write_state[1]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; 247.16 MHz ( period = 4.046 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.823 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.832 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.832 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.843 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.830 ns                ;
; N/A                                     ; 247.71 MHz ( period = 4.037 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.840 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.823 ns                ;
; N/A                                     ; 248.39 MHz ( period = 4.026 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 248.51 MHz ( period = 4.024 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 249.07 MHz ( period = 4.015 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.804 ns                ;
; N/A                                     ; 249.19 MHz ( period = 4.013 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.802 ns                ;
; N/A                                     ; 249.19 MHz ( period = 4.013 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.776 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 249.81 MHz ( period = 4.003 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 249.81 MHz ( period = 4.003 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 250.82 MHz ( period = 3.987 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.751 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.720 ns                ;
; N/A                                     ; 253.04 MHz ( period = 3.952 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 255.56 MHz ( period = 3.913 ns )                    ; depiece_simple:inst5|write_state[2]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.689 ns                ;
; N/A                                     ; 255.69 MHz ( period = 3.911 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 255.69 MHz ( period = 3.911 ns )                    ; depiece_simple:inst5|write_state[3]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.687 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                                     ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                          ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                  ; To Clock    ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A   ; None         ; -0.552 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.552 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.552 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.561 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.574 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.576 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.576 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.576 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.579 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.579 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.579 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.579 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.582 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.582 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.582 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.582 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.584 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.584 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.584 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.588 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.609 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.609 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.609 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.788 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.788 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.788 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.788 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.790 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.790 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.790 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.790 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.798 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.798 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.798 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.798 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.824 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.829 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.829 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.829 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.829 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.838 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.838 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.838 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.838 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.840 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.840 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.840 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.840 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.860 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.860 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.860 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.860 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.030 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.030 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.030 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.030 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.309 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.309 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.309 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.309 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.317 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.317 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.317 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.317 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 9.588 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.588 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.574 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 9.544 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.543 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.535 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.535 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.300 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.300 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.298 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.288 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.279 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.279 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.270 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.270 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.075 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.075 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.067 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.067 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.057 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.037 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.010 ns   ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 8.583 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 8.583 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 8.556 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.546 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.372 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.362 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.350 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.350 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.340 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.340 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 7.299 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                 ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                  ; To Clock    ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A           ; None        ; 1.547 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.547 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.547 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.547 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.539 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.539 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.539 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.539 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.260 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.260 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.260 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.260 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.090 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.090 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.090 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.090 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.070 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.070 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.070 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.070 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.068 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.068 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.068 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.068 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.059 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.054 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.028 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.028 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.028 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.028 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.020 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.020 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.020 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.020 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.018 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.018 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.018 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.018 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.839 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.839 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.839 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.818 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.814 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.814 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.814 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.812 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.812 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.812 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.812 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.809 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.809 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.809 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.809 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.806 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.806 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.806 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.804 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.791 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.782 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.782 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.782 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Nov 30 18:10:22 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 145.88 MHz between source register "vga:inst3|vga_score_check:score_check|in_score_state" and destination register "sr_if:inst2|do2" (period= 6.855 ns)
    Info: + Longest register to register delay is 6.624 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y29_N17; Fanout = 26; REG Node = 'vga:inst3|vga_score_check:score_check|in_score_state'
        Info: 2: + IC(0.759 ns) + CELL(0.275 ns) = 1.034 ns; Loc. = LCCOMB_X36_Y29_N0; Fanout = 1; COMB Node = 'vga:inst3|mem_addr[0]~0'
        Info: 3: + IC(0.248 ns) + CELL(0.149 ns) = 1.431 ns; Loc. = LCCOMB_X36_Y29_N12; Fanout = 31; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13|Y~0'
        Info: 4: + IC(0.826 ns) + CELL(0.420 ns) = 2.677 ns; Loc. = LCCOMB_X37_Y27_N22; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13|Y~0'
        Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 3.089 ns; Loc. = LCCOMB_X37_Y27_N24; Fanout = 4; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13|Y~1'
        Info: 6: + IC(0.674 ns) + CELL(0.420 ns) = 4.183 ns; Loc. = LCCOMB_X35_Y27_N6; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~13'
        Info: 7: + IC(0.456 ns) + CELL(0.275 ns) = 4.914 ns; Loc. = LCCOMB_X36_Y27_N6; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~20'
        Info: 8: + IC(0.267 ns) + CELL(0.438 ns) = 5.619 ns; Loc. = LCCOMB_X36_Y27_N0; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~21'
        Info: 9: + IC(0.244 ns) + CELL(0.150 ns) = 6.013 ns; Loc. = LCCOMB_X36_Y27_N14; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~32'
        Info: 10: + IC(0.252 ns) + CELL(0.275 ns) = 6.540 ns; Loc. = LCCOMB_X36_Y27_N24; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~2'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 6.624 ns; Loc. = LCFF_X36_Y27_N25; Fanout = 1; REG Node = 'sr_if:inst2|do2'
        Info: Total cell delay = 2.636 ns ( 39.79 % )
        Info: Total interconnect delay = 3.988 ns ( 60.21 % )
    Info: - Smallest clock skew is -0.017 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 4.267 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 154; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.980 ns) + CELL(0.537 ns) = 4.267 ns; Loc. = LCFF_X36_Y27_N25; Fanout = 1; REG Node = 'sr_if:inst2|do2'
            Info: Total cell delay = 2.323 ns ( 54.44 % )
            Info: Total interconnect delay = 1.944 ns ( 45.56 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 4.284 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 154; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.997 ns) + CELL(0.537 ns) = 4.284 ns; Loc. = LCFF_X35_Y29_N17; Fanout = 26; REG Node = 'vga:inst3|vga_score_check:score_check|in_score_state'
            Info: Total cell delay = 2.323 ns ( 54.23 % )
            Info: Total interconnect delay = 1.961 ns ( 45.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT" (data pin = "rst", clock pin = "clock_50mhz") is -0.552 ns
    Info: + Longest pin to register delay is 3.757 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 65; PIN Node = 'rst'
        Info: 2: + IC(2.248 ns) + CELL(0.510 ns) = 3.757 ns; Loc. = LCFF_X34_Y26_N25; Fanout = 2; REG Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT'
        Info: Total cell delay = 1.509 ns ( 40.17 % )
        Info: Total interconnect delay = 2.248 ns ( 59.83 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 4.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 154; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.986 ns) + CELL(0.537 ns) = 4.273 ns; Loc. = LCFF_X34_Y26_N25; Fanout = 2; REG Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT'
        Info: Total cell delay = 2.323 ns ( 54.36 % )
        Info: Total interconnect delay = 1.950 ns ( 45.64 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_r[1]" through register "vga:inst3|vga_read:read_and_output|red_out" is 9.588 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 4.294 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 154; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 4.294 ns; Loc. = LCFF_X33_Y31_N11; Fanout = 20; REG Node = 'vga:inst3|vga_read:read_and_output|red_out'
        Info: Total cell delay = 2.323 ns ( 54.10 % )
        Info: Total interconnect delay = 1.971 ns ( 45.90 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.044 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y31_N11; Fanout = 20; REG Node = 'vga:inst3|vga_read:read_and_output|red_out'
        Info: 2: + IC(2.266 ns) + CELL(2.778 ns) = 5.044 ns; Loc. = PIN_F10; Fanout = 0; PIN Node = 'vga_r[1]'
        Info: Total cell delay = 2.778 ns ( 55.08 % )
        Info: Total interconnect delay = 2.266 ns ( 44.92 % )
Info: th for register "sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT" (data pin = "rst", clock pin = "clock_50mhz") is 1.547 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 4.278 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 154; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.991 ns) + CELL(0.537 ns) = 4.278 ns; Loc. = LCFF_X42_Y27_N9; Fanout = 2; REG Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT'
        Info: Total cell delay = 2.323 ns ( 54.30 % )
        Info: Total interconnect delay = 1.955 ns ( 45.70 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.997 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 65; PIN Node = 'rst'
        Info: 2: + IC(1.488 ns) + CELL(0.510 ns) = 2.997 ns; Loc. = LCFF_X42_Y27_N9; Fanout = 2; REG Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT'
        Info: Total cell delay = 1.509 ns ( 50.35 % )
        Info: Total interconnect delay = 1.488 ns ( 49.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sat Nov 30 18:10:24 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


