# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do top_level_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {top_level.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:16 on Dec 05,2022
# vcom -reportprogress 300 -93 -work work top_level.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity top_level
# -- Compiling architecture structure of top_level
# End time: 18:56:17 on Dec 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:17 on Dec 05,2022
# vcom -reportprogress 300 -93 -work work C:/Users/BAT 14/Documents/MEA5/PFE/FIL_init/FIL_application/src/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture testbench of tb
# End time: 18:56:17 on Dec 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=top_level_vhd.sdo -L altera -L altera_lnsim -L cyclonev -L gate_work -L work -voptargs="+acc"  tb
# ** Error (suppressible): (vsim-SDF-3196) Failed to find SDF file "top_level_vhd.sdo".
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /NA=top_level_vhd.sdo -L altera -L altera_lnsim -L cyclonev -L gate_work -L work -voptargs=""+acc"" tb 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./top_level_run_msim_gate_vhdl.do PAUSED at line 12
# Errors: 1, Warnings: 0
