COMPILE;
DIRECTORY MASTER;

MODULE CHIP;
INPUTS CLK,TI,TE,DTACK-,RESET-,HOLD-,DISABLE-REGFILE-,TEST-REGFILE-,
       PC-REG-IN.0,PC-REG-IN.1,PC-REG-IN.2,PC-REG-IN.3,DATA-BUS.0,DATA-BUS.1,
       DATA-BUS.2,DATA-BUS.3,DATA-BUS.4,DATA-BUS.5,DATA-BUS.6,DATA-BUS.7,
       DATA-BUS.8,DATA-BUS.9,DATA-BUS.10,DATA-BUS.11,DATA-BUS.12,DATA-BUS.13,
       DATA-BUS.14,DATA-BUS.15,DATA-BUS.16,DATA-BUS.17,DATA-BUS.18,
       DATA-BUS.19,DATA-BUS.20,DATA-BUS.21,DATA-BUS.22,DATA-BUS.23,
       DATA-BUS.24,DATA-BUS.25,DATA-BUS.26,DATA-BUS.27,DATA-BUS.28,
       DATA-BUS.29,DATA-BUS.30,DATA-BUS.31;
OUTPUTS PO,TO,TIMING,HDACK-,RW-,STROBE-,ADDR-OUT.0,ADDR-OUT.1,ADDR-OUT.2,
        ADDR-OUT.3,ADDR-OUT.4,ADDR-OUT.5,ADDR-OUT.6,ADDR-OUT.7,ADDR-OUT.8,
        ADDR-OUT.9,ADDR-OUT.10,ADDR-OUT.11,ADDR-OUT.12,ADDR-OUT.13,
        ADDR-OUT.14,ADDR-OUT.15,ADDR-OUT.16,ADDR-OUT.17,ADDR-OUT.18,
        ADDR-OUT.19,ADDR-OUT.20,ADDR-OUT.21,ADDR-OUT.22,ADDR-OUT.23,
        ADDR-OUT.24,ADDR-OUT.25,ADDR-OUT.26,ADDR-OUT.27,ADDR-OUT.28,
        ADDR-OUT.29,ADDR-OUT.30,ADDR-OUT.31,DATA-BUS.0,DATA-BUS.1,DATA-BUS.2,
        DATA-BUS.3,DATA-BUS.4,DATA-BUS.5,DATA-BUS.6,DATA-BUS.7,DATA-BUS.8,
        DATA-BUS.9,DATA-BUS.10,DATA-BUS.11,DATA-BUS.12,DATA-BUS.13,
        DATA-BUS.14,DATA-BUS.15,DATA-BUS.16,DATA-BUS.17,DATA-BUS.18,
        DATA-BUS.19,DATA-BUS.20,DATA-BUS.21,DATA-BUS.22,DATA-BUS.23,
        DATA-BUS.24,DATA-BUS.25,DATA-BUS.26,DATA-BUS.27,DATA-BUS.28,
        DATA-BUS.29,DATA-BUS.30,DATA-BUS.31,FLAGS.0,FLAGS.1,FLAGS.2,FLAGS.3,
        CNTL-STATE.0,CNTL-STATE.1,CNTL-STATE.2,CNTL-STATE.3,CNTL-STATE.4,
        I-REG.28,I-REG.29,I-REG.30,I-REG.31;
LEVEL FUNCTION;
DEFINE
BODY(I-TO,I-TIMING,I-HDACK-,I-EN-ADDR-OUT-,I-RW-,I-STROBE-,I-ADDR-OUT.0,
     I-ADDR-OUT.1,I-ADDR-OUT.2,I-ADDR-OUT.3,I-ADDR-OUT.4,I-ADDR-OUT.5,
     I-ADDR-OUT.6,I-ADDR-OUT.7,I-ADDR-OUT.8,I-ADDR-OUT.9,I-ADDR-OUT.10,
     I-ADDR-OUT.11,I-ADDR-OUT.12,I-ADDR-OUT.13,I-ADDR-OUT.14,I-ADDR-OUT.15,
     I-ADDR-OUT.16,I-ADDR-OUT.17,I-ADDR-OUT.18,I-ADDR-OUT.19,I-ADDR-OUT.20,
     I-ADDR-OUT.21,I-ADDR-OUT.22,I-ADDR-OUT.23,I-ADDR-OUT.24,I-ADDR-OUT.25,
     I-ADDR-OUT.26,I-ADDR-OUT.27,I-ADDR-OUT.28,I-ADDR-OUT.29,I-ADDR-OUT.30,
     I-ADDR-OUT.31,I-DATA-OUT.0,I-DATA-OUT.1,I-DATA-OUT.2,I-DATA-OUT.3,
     I-DATA-OUT.4,I-DATA-OUT.5,I-DATA-OUT.6,I-DATA-OUT.7,I-DATA-OUT.8,
     I-DATA-OUT.9,I-DATA-OUT.10,I-DATA-OUT.11,I-DATA-OUT.12,I-DATA-OUT.13,
     I-DATA-OUT.14,I-DATA-OUT.15,I-DATA-OUT.16,I-DATA-OUT.17,I-DATA-OUT.18,
     I-DATA-OUT.19,I-DATA-OUT.20,I-DATA-OUT.21,I-DATA-OUT.22,I-DATA-OUT.23,
     I-DATA-OUT.24,I-DATA-OUT.25,I-DATA-OUT.26,I-DATA-OUT.27,I-DATA-OUT.28,
     I-DATA-OUT.29,I-DATA-OUT.30,I-DATA-OUT.31,I-FLAGS.0,I-FLAGS.1,I-FLAGS.2,
     I-FLAGS.3,I-CNTL-STATE.0,I-CNTL-STATE.1,I-CNTL-STATE.2,I-CNTL-STATE.3,
     I-CNTL-STATE.4,I-I-REG.28,I-I-REG.29,I-I-REG.30,I-I-REG.31)
  = CHIP-MODULE(I-CLK,I-TI,I-TE,I-DTACK-,I-RESET-,I-HOLD-,
                I-DISABLE-REGFILE-,I-TEST-REGFILE-,I-PC-REG.0,I-PC-REG.1,
                I-PC-REG.2,I-PC-REG.3,I-DATA-IN.0,I-DATA-IN.1,I-DATA-IN.2,
                I-DATA-IN.3,I-DATA-IN.4,I-DATA-IN.5,I-DATA-IN.6,I-DATA-IN.7,
                I-DATA-IN.8,I-DATA-IN.9,I-DATA-IN.10,I-DATA-IN.11,
                I-DATA-IN.12,I-DATA-IN.13,I-DATA-IN.14,I-DATA-IN.15,
                I-DATA-IN.16,I-DATA-IN.17,I-DATA-IN.18,I-DATA-IN.19,
                I-DATA-IN.20,I-DATA-IN.21,I-DATA-IN.22,I-DATA-IN.23,
                I-DATA-IN.24,I-DATA-IN.25,I-DATA-IN.26,I-DATA-IN.27,
                I-DATA-IN.28,I-DATA-IN.29,I-DATA-IN.30,I-DATA-IN.31);
PLUS-5(B-TRUE-P) = VDD();
CLOCK-PAD(I-CLK,CLK-PO) = &DRVT8(CLK,B-TRUE-P);
TI-PAD(I-TI,TI-PO) = &TLCHT(TI,B-TRUE-P);
TE-PAD(I-TE,TE-PO) = &TLCHT(TE,TI-PO);
DTACK-PAD(I-DTACK-,DTACK-PO) = &TLCHT(DTACK-,TE-PO);
RESET-PAD(I-RESET-,RESET-PO) = &TLCHT(RESET-,DTACK-PO);
HOLD-PAD(I-HOLD-,HOLD-PO) = &TLCHT(HOLD-,RESET-PO);
DISABLE-REGFILE-PAD(I-DISABLE-REGFILE-,DISABLE-REGFILE-PO)
  = &TLCHT(DISABLE-REGFILE-,HOLD-PO);
TEST-REGFILE-PAD(I-TEST-REGFILE-,TEST-REGFILE-PO)
  = &TLCHT(TEST-REGFILE-,DISABLE-REGFILE-PO);
DATA-BUS-PADS(DATA-BUS-PO,DATA-BUS.0,DATA-BUS.1,DATA-BUS.2,DATA-BUS.3,
              DATA-BUS.4,DATA-BUS.5,DATA-BUS.6,DATA-BUS.7,DATA-BUS.8,
              DATA-BUS.9,DATA-BUS.10,DATA-BUS.11,DATA-BUS.12,DATA-BUS.13,
              DATA-BUS.14,DATA-BUS.15,DATA-BUS.16,DATA-BUS.17,DATA-BUS.18,
              DATA-BUS.19,DATA-BUS.20,DATA-BUS.21,DATA-BUS.22,DATA-BUS.23,
              DATA-BUS.24,DATA-BUS.25,DATA-BUS.26,DATA-BUS.27,DATA-BUS.28,
              DATA-BUS.29,DATA-BUS.30,DATA-BUS.31,I-DATA-IN.0,I-DATA-IN.1,
              I-DATA-IN.2,I-DATA-IN.3,I-DATA-IN.4,I-DATA-IN.5,I-DATA-IN.6,
              I-DATA-IN.7,I-DATA-IN.8,I-DATA-IN.9,I-DATA-IN.10,I-DATA-IN.11,
              I-DATA-IN.12,I-DATA-IN.13,I-DATA-IN.14,I-DATA-IN.15,
              I-DATA-IN.16,I-DATA-IN.17,I-DATA-IN.18,I-DATA-IN.19,
              I-DATA-IN.20,I-DATA-IN.21,I-DATA-IN.22,I-DATA-IN.23,
              I-DATA-IN.24,I-DATA-IN.25,I-DATA-IN.26,I-DATA-IN.27,
              I-DATA-IN.28,I-DATA-IN.29,I-DATA-IN.30,I-DATA-IN.31)
  = TTL-BIDIRECT-PADS_32(I-RW-,TEST-REGFILE-PO,DATA-BUS.0,DATA-BUS.1,
                         DATA-BUS.2,DATA-BUS.3,DATA-BUS.4,DATA-BUS.5,
                         DATA-BUS.6,DATA-BUS.7,DATA-BUS.8,DATA-BUS.9,
                         DATA-BUS.10,DATA-BUS.11,DATA-BUS.12,DATA-BUS.13,
                         DATA-BUS.14,DATA-BUS.15,DATA-BUS.16,DATA-BUS.17,
                         DATA-BUS.18,DATA-BUS.19,DATA-BUS.20,DATA-BUS.21,
                         DATA-BUS.22,DATA-BUS.23,DATA-BUS.24,DATA-BUS.25,
                         DATA-BUS.26,DATA-BUS.27,DATA-BUS.28,DATA-BUS.29,
                         DATA-BUS.30,DATA-BUS.31,I-DATA-OUT.0,I-DATA-OUT.1,
                         I-DATA-OUT.2,I-DATA-OUT.3,I-DATA-OUT.4,
                         I-DATA-OUT.5,I-DATA-OUT.6,I-DATA-OUT.7,
                         I-DATA-OUT.8,I-DATA-OUT.9,I-DATA-OUT.10,
                         I-DATA-OUT.11,I-DATA-OUT.12,I-DATA-OUT.13,
                         I-DATA-OUT.14,I-DATA-OUT.15,I-DATA-OUT.16,
                         I-DATA-OUT.17,I-DATA-OUT.18,I-DATA-OUT.19,
                         I-DATA-OUT.20,I-DATA-OUT.21,I-DATA-OUT.22,
                         I-DATA-OUT.23,I-DATA-OUT.24,I-DATA-OUT.25,
                         I-DATA-OUT.26,I-DATA-OUT.27,I-DATA-OUT.28,
                         I-DATA-OUT.29,I-DATA-OUT.30,I-DATA-OUT.31);
PC-REG-PADS(PC-REG-PO,I-PC-REG.0,I-PC-REG.1,I-PC-REG.2,I-PC-REG.3)
  = TTL-INPUT-PADS_4(DATA-BUS-PO,PC-REG-IN.0,PC-REG-IN.1,PC-REG-IN.2,
                     PC-REG-IN.3);
MONITOR(I-PO) = PROCMON(PC-REG-PO,CLK-PO,B-TRUE-P,B-TRUE-P);
PO-PAD(PO) = &B4(I-PO);
TO-PAD(TO) = &B8RP(I-TO);
TIMING-PAD(TIMING) = &B8(I-TIMING);
HDACK-PAD(HDACK-) = &B8(I-HDACK-);
RW-PAD(RW-) = &BT8(I-RW-,I-EN-ADDR-OUT-);
STROBE-PAD(STROBE-) = &BT8(I-STROBE-,I-EN-ADDR-OUT-);
ADDR-OUT-PADS(ADDR-OUT.0,ADDR-OUT.1,ADDR-OUT.2,ADDR-OUT.3,ADDR-OUT.4,
              ADDR-OUT.5,ADDR-OUT.6,ADDR-OUT.7,ADDR-OUT.8,ADDR-OUT.9,
              ADDR-OUT.10,ADDR-OUT.11,ADDR-OUT.12,ADDR-OUT.13,ADDR-OUT.14,
              ADDR-OUT.15,ADDR-OUT.16,ADDR-OUT.17,ADDR-OUT.18,ADDR-OUT.19,
              ADDR-OUT.20,ADDR-OUT.21,ADDR-OUT.22,ADDR-OUT.23,ADDR-OUT.24,
              ADDR-OUT.25,ADDR-OUT.26,ADDR-OUT.27,ADDR-OUT.28,ADDR-OUT.29,
              ADDR-OUT.30,ADDR-OUT.31)
  = TTL-TRI-OUTPUT-PADS_32(I-EN-ADDR-OUT-,I-ADDR-OUT.0,I-ADDR-OUT.1,
                           I-ADDR-OUT.2,I-ADDR-OUT.3,I-ADDR-OUT.4,
                           I-ADDR-OUT.5,I-ADDR-OUT.6,I-ADDR-OUT.7,
                           I-ADDR-OUT.8,I-ADDR-OUT.9,I-ADDR-OUT.10,
                           I-ADDR-OUT.11,I-ADDR-OUT.12,I-ADDR-OUT.13,
                           I-ADDR-OUT.14,I-ADDR-OUT.15,I-ADDR-OUT.16,
                           I-ADDR-OUT.17,I-ADDR-OUT.18,I-ADDR-OUT.19,
                           I-ADDR-OUT.20,I-ADDR-OUT.21,I-ADDR-OUT.22,
                           I-ADDR-OUT.23,I-ADDR-OUT.24,I-ADDR-OUT.25,
                           I-ADDR-OUT.26,I-ADDR-OUT.27,I-ADDR-OUT.28,
                           I-ADDR-OUT.29,I-ADDR-OUT.30,I-ADDR-OUT.31);
FLAGS-PADS(FLAGS.0,FLAGS.1,FLAGS.2,FLAGS.3)
  = TTL-OUTPUT-PADS_4(I-FLAGS.0,I-FLAGS.1,I-FLAGS.2,I-FLAGS.3);
CNTL-STATE-PADS(CNTL-STATE.0,CNTL-STATE.1,CNTL-STATE.2,CNTL-STATE.3,
                CNTL-STATE.4)
  = TTL-OUTPUT-PADS_5(I-CNTL-STATE.0,I-CNTL-STATE.1,I-CNTL-STATE.2,
                      I-CNTL-STATE.3,I-CNTL-STATE.4);
I-REG-PADS(I-REG.28,I-REG.29,I-REG.30,I-REG.31)
  = TTL-OUTPUT-PADS_4(I-I-REG.28,I-I-REG.29,I-I-REG.30,I-I-REG.31);
END MODULE;

MODULE TTL-BIDIRECT-PADS_32;
INPUTS ENABLE,PI,DATA.0,DATA.1,DATA.2,DATA.3,DATA.4,DATA.5,DATA.6,DATA.7,
       DATA.8,DATA.9,DATA.10,DATA.11,DATA.12,DATA.13,DATA.14,DATA.15,DATA.16,
       DATA.17,DATA.18,DATA.19,DATA.20,DATA.21,DATA.22,DATA.23,DATA.24,
       DATA.25,DATA.26,DATA.27,DATA.28,DATA.29,DATA.30,DATA.31,IN.0,IN.1,
       IN.2,IN.3,IN.4,IN.5,IN.6,IN.7,IN.8,IN.9,IN.10,IN.11,IN.12,IN.13,IN.14,
       IN.15,IN.16,IN.17,IN.18,IN.19,IN.20,IN.21,IN.22,IN.23,IN.24,IN.25,
       IN.26,IN.27,IN.28,IN.29,IN.30,IN.31;
OUTPUTS PO.31,DATA.0,DATA.1,DATA.2,DATA.3,DATA.4,DATA.5,DATA.6,DATA.7,DATA.8,
        DATA.9,DATA.10,DATA.11,DATA.12,DATA.13,DATA.14,DATA.15,DATA.16,
        DATA.17,DATA.18,DATA.19,DATA.20,DATA.21,DATA.22,DATA.23,DATA.24,
        DATA.25,DATA.26,DATA.27,DATA.28,DATA.29,DATA.30,DATA.31,OUT.0,OUT.1,
        OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,OUT.10,OUT.11,OUT.12,
        OUT.13,OUT.14,OUT.15,OUT.16,OUT.17,OUT.18,OUT.19,OUT.20,OUT.21,
        OUT.22,OUT.23,OUT.24,OUT.25,OUT.26,OUT.27,OUT.28,OUT.29,OUT.30,
        OUT.31;
LEVEL FUNCTION;
DEFINE
ENABLE-BUF(BUF-ENABLE) = B-BUF-PWR(ENABLE);
G.0(DATA.0,OUT.0,PO.0) = &BD8TRP(DATA.0,IN.0,BUF-ENABLE,PI);
G.1(DATA.1,OUT.1,PO.1) = &BD8TRP(DATA.1,IN.1,BUF-ENABLE,PO.0);
G.2(DATA.2,OUT.2,PO.2) = &BD8TRP(DATA.2,IN.2,BUF-ENABLE,PO.1);
G.3(DATA.3,OUT.3,PO.3) = &BD8TRP(DATA.3,IN.3,BUF-ENABLE,PO.2);
G.4(DATA.4,OUT.4,PO.4) = &BD8TRP(DATA.4,IN.4,BUF-ENABLE,PO.3);
G.5(DATA.5,OUT.5,PO.5) = &BD8TRP(DATA.5,IN.5,BUF-ENABLE,PO.4);
G.6(DATA.6,OUT.6,PO.6) = &BD8TRP(DATA.6,IN.6,BUF-ENABLE,PO.5);
G.7(DATA.7,OUT.7,PO.7) = &BD8TRP(DATA.7,IN.7,BUF-ENABLE,PO.6);
G.8(DATA.8,OUT.8,PO.8) = &BD8TRP(DATA.8,IN.8,BUF-ENABLE,PO.7);
G.9(DATA.9,OUT.9,PO.9) = &BD8TRP(DATA.9,IN.9,BUF-ENABLE,PO.8);
G.10(DATA.10,OUT.10,PO.10) = &BD8TRP(DATA.10,IN.10,BUF-ENABLE,PO.9);
G.11(DATA.11,OUT.11,PO.11) = &BD8TRP(DATA.11,IN.11,BUF-ENABLE,PO.10);
G.12(DATA.12,OUT.12,PO.12) = &BD8TRP(DATA.12,IN.12,BUF-ENABLE,PO.11);
G.13(DATA.13,OUT.13,PO.13) = &BD8TRP(DATA.13,IN.13,BUF-ENABLE,PO.12);
G.14(DATA.14,OUT.14,PO.14) = &BD8TRP(DATA.14,IN.14,BUF-ENABLE,PO.13);
G.15(DATA.15,OUT.15,PO.15) = &BD8TRP(DATA.15,IN.15,BUF-ENABLE,PO.14);
G.16(DATA.16,OUT.16,PO.16) = &BD8TRP(DATA.16,IN.16,BUF-ENABLE,PO.15);
G.17(DATA.17,OUT.17,PO.17) = &BD8TRP(DATA.17,IN.17,BUF-ENABLE,PO.16);
G.18(DATA.18,OUT.18,PO.18) = &BD8TRP(DATA.18,IN.18,BUF-ENABLE,PO.17);
G.19(DATA.19,OUT.19,PO.19) = &BD8TRP(DATA.19,IN.19,BUF-ENABLE,PO.18);
G.20(DATA.20,OUT.20,PO.20) = &BD8TRP(DATA.20,IN.20,BUF-ENABLE,PO.19);
G.21(DATA.21,OUT.21,PO.21) = &BD8TRP(DATA.21,IN.21,BUF-ENABLE,PO.20);
G.22(DATA.22,OUT.22,PO.22) = &BD8TRP(DATA.22,IN.22,BUF-ENABLE,PO.21);
G.23(DATA.23,OUT.23,PO.23) = &BD8TRP(DATA.23,IN.23,BUF-ENABLE,PO.22);
G.24(DATA.24,OUT.24,PO.24) = &BD8TRP(DATA.24,IN.24,BUF-ENABLE,PO.23);
G.25(DATA.25,OUT.25,PO.25) = &BD8TRP(DATA.25,IN.25,BUF-ENABLE,PO.24);
G.26(DATA.26,OUT.26,PO.26) = &BD8TRP(DATA.26,IN.26,BUF-ENABLE,PO.25);
G.27(DATA.27,OUT.27,PO.27) = &BD8TRP(DATA.27,IN.27,BUF-ENABLE,PO.26);
G.28(DATA.28,OUT.28,PO.28) = &BD8TRP(DATA.28,IN.28,BUF-ENABLE,PO.27);
G.29(DATA.29,OUT.29,PO.29) = &BD8TRP(DATA.29,IN.29,BUF-ENABLE,PO.28);
G.30(DATA.30,OUT.30,PO.30) = &BD8TRP(DATA.30,IN.30,BUF-ENABLE,PO.29);
G.31(DATA.31,OUT.31,PO.31) = &BD8TRP(DATA.31,IN.31,BUF-ENABLE,PO.30);
END MODULE;

MODULE CHIP-MODULE;
INPUTS CLK,TI,TE,DTACK-,RESET-,HOLD-,DISABLE-REGFILE-,TEST-REGFILE-,
       PC-REG-IN.0,PC-REG-IN.1,PC-REG-IN.2,PC-REG-IN.3,DATA-IN.0,DATA-IN.1,
       DATA-IN.2,DATA-IN.3,DATA-IN.4,DATA-IN.5,DATA-IN.6,DATA-IN.7,DATA-IN.8,
       DATA-IN.9,DATA-IN.10,DATA-IN.11,DATA-IN.12,DATA-IN.13,DATA-IN.14,
       DATA-IN.15,DATA-IN.16,DATA-IN.17,DATA-IN.18,DATA-IN.19,DATA-IN.20,
       DATA-IN.21,DATA-IN.22,DATA-IN.23,DATA-IN.24,DATA-IN.25,DATA-IN.26,
       DATA-IN.27,DATA-IN.28,DATA-IN.29,DATA-IN.30,DATA-IN.31;
OUTPUTS TO,TIMING,HDACK-,EN-ADDR-OUT-,RW-,STROBE-,ADDR-OUT.0,ADDR-OUT.1,
        ADDR-OUT.2,ADDR-OUT.3,ADDR-OUT.4,ADDR-OUT.5,ADDR-OUT.6,ADDR-OUT.7,
        ADDR-OUT.8,ADDR-OUT.9,ADDR-OUT.10,ADDR-OUT.11,ADDR-OUT.12,
        ADDR-OUT.13,ADDR-OUT.14,ADDR-OUT.15,ADDR-OUT.16,ADDR-OUT.17,
        ADDR-OUT.18,ADDR-OUT.19,ADDR-OUT.20,ADDR-OUT.21,ADDR-OUT.22,
        ADDR-OUT.23,ADDR-OUT.24,ADDR-OUT.25,ADDR-OUT.26,ADDR-OUT.27,
        ADDR-OUT.28,ADDR-OUT.29,ADDR-OUT.30,ADDR-OUT.31,DATA-OUT.0,
        DATA-OUT.1,DATA-OUT.2,DATA-OUT.3,DATA-OUT.4,DATA-OUT.5,DATA-OUT.6,
        DATA-OUT.7,DATA-OUT.8,DATA-OUT.9,DATA-OUT.10,DATA-OUT.11,DATA-OUT.12,
        DATA-OUT.13,DATA-OUT.14,DATA-OUT.15,DATA-OUT.16,DATA-OUT.17,
        DATA-OUT.18,DATA-OUT.19,DATA-OUT.20,DATA-OUT.21,DATA-OUT.22,
        DATA-OUT.23,DATA-OUT.24,DATA-OUT.25,DATA-OUT.26,DATA-OUT.27,
        DATA-OUT.28,DATA-OUT.29,DATA-OUT.30,DATA-OUT.31,FLAGS.0,FLAGS.1,
        FLAGS.2,FLAGS.3,CNTL-STATE.0,CNTL-STATE.1,CNTL-STATE.2,CNTL-STATE.3,
        CNTL-STATE.4,I-REG.28,I-REG.29,I-REG.30,I-REG.31;
LEVEL FUNCTION;
DEFINE
CNTL-STATE(RW-SIG-,STROBE-,HDACK-,WE-REGS,WE-A-REG,WE-B-REG,WE-I-REG,
           WE-DATA-OUT,WE-ADDR-OUT,WE-HOLD-,WE-PC-REG,DATA-IN-SELECT,
           DEC-ADDR-OUT,SELECT-IMMEDIATE,ALU-C,ALU-ZERO,CNTL-STATE.0,
           CNTL-STATE.1,CNTL-STATE.2,CNTL-STATE.3,CNTL-STATE.4,WE-FLAGS.0,
           WE-FLAGS.1,WE-FLAGS.2,WE-FLAGS.3,REGS-ADDRESS.0,REGS-ADDRESS.1,
           REGS-ADDRESS.2,REGS-ADDRESS.3,ALU-OP.0,ALU-OP.1,ALU-OP.2,ALU-OP.3,
           ALU-MPG.0,ALU-MPG.1,ALU-MPG.2,ALU-MPG.3,ALU-MPG.4,ALU-MPG.5,
           ALU-MPG.6)
  = REG_40(CLK,TE-SIG,TI,NEXT-STATE.0,NEXT-STATE.1,NEXT-STATE.2,
           NEXT-STATE.3,NEXT-STATE.4,NEXT-STATE.5,NEXT-STATE.6,NEXT-STATE.7,
           NEXT-STATE.8,NEXT-STATE.9,NEXT-STATE.10,NEXT-STATE.11,
           NEXT-STATE.12,NEXT-STATE.13,NEXT-STATE.14,NEXT-STATE.15,
           NEXT-STATE.16,NEXT-STATE.17,NEXT-STATE.18,NEXT-STATE.19,
           NEXT-STATE.20,NEXT-STATE.21,NEXT-STATE.22,NEXT-STATE.23,
           NEXT-STATE.24,NEXT-STATE.25,NEXT-STATE.26,NEXT-STATE.27,
           NEXT-STATE.28,NEXT-STATE.29,NEXT-STATE.30,NEXT-STATE.31,
           NEXT-STATE.32,NEXT-STATE.33,NEXT-STATE.34,NEXT-STATE.35,
           NEXT-STATE.36,NEXT-STATE.37,NEXT-STATE.38,NEXT-STATE.39);
REGS(REGFILE-TO,REGFILE-OUT.0,REGFILE-OUT.1,REGFILE-OUT.2,REGFILE-OUT.3,
     REGFILE-OUT.4,REGFILE-OUT.5,REGFILE-OUT.6,REGFILE-OUT.7,REGFILE-OUT.8,
     REGFILE-OUT.9,REGFILE-OUT.10,REGFILE-OUT.11,REGFILE-OUT.12,
     REGFILE-OUT.13,REGFILE-OUT.14,REGFILE-OUT.15,REGFILE-OUT.16,
     REGFILE-OUT.17,REGFILE-OUT.18,REGFILE-OUT.19,REGFILE-OUT.20,
     REGFILE-OUT.21,REGFILE-OUT.22,REGFILE-OUT.23,REGFILE-OUT.24,
     REGFILE-OUT.25,REGFILE-OUT.26,REGFILE-OUT.27,REGFILE-OUT.28,
     REGFILE-OUT.29,REGFILE-OUT.30,REGFILE-OUT.31)
  = REGFILE(CLK,TE-SIG,ALU-MPG.6,WE-REGS,DISABLE-REGFILE-,TEST-REGFILE-,
            REGS-ADDRESS.0,REGS-ADDRESS.1,REGS-ADDRESS.2,REGS-ADDRESS.3,
            ALU-BUS.3,ALU-BUS.4,ALU-BUS.5,ALU-BUS.6,ALU-BUS.7,ALU-BUS.8,
            ALU-BUS.9,ALU-BUS.10,ALU-BUS.11,ALU-BUS.12,ALU-BUS.13,
            ALU-BUS.14,ALU-BUS.15,ALU-BUS.16,ALU-BUS.17,ALU-BUS.18,
            ALU-BUS.19,ALU-BUS.20,ALU-BUS.21,ALU-BUS.22,ALU-BUS.23,
            ALU-BUS.24,ALU-BUS.25,ALU-BUS.26,ALU-BUS.27,ALU-BUS.28,
            ALU-BUS.29,ALU-BUS.30,ALU-BUS.31,ALU-BUS.32,ALU-BUS.33,
            ALU-BUS.34);
CVNZ-FLAGS(FLAGS.0,FLAGS.1,FLAGS.2,FLAGS.3)
  = FLAGS(CLK,TE-SIG,REGFILE-TO,WE-FLAGS.0,WE-FLAGS.1,WE-FLAGS.2,WE-FLAGS.3,
          ALU-BUS.0,ALU-BUS.1,ALU-BUS.2,ALU-BUS.3,ALU-BUS.4,ALU-BUS.5,
          ALU-BUS.6,ALU-BUS.7,ALU-BUS.8,ALU-BUS.9,ALU-BUS.10,ALU-BUS.11,
          ALU-BUS.12,ALU-BUS.13,ALU-BUS.14,ALU-BUS.15,ALU-BUS.16,ALU-BUS.17,
          ALU-BUS.18,ALU-BUS.19,ALU-BUS.20,ALU-BUS.21,ALU-BUS.22,ALU-BUS.23,
          ALU-BUS.24,ALU-BUS.25,ALU-BUS.26,ALU-BUS.27,ALU-BUS.28,ALU-BUS.29,
          ALU-BUS.30,ALU-BUS.31,ALU-BUS.32,ALU-BUS.33,ALU-BUS.34);
A-REG(A-REG.0,A-REG.1,A-REG.2,A-REG.3,A-REG.4,A-REG.5,A-REG.6,A-REG.7,
      A-REG.8,A-REG.9,A-REG.10,A-REG.11,A-REG.12,A-REG.13,A-REG.14,A-REG.15,
      A-REG.16,A-REG.17,A-REG.18,A-REG.19,A-REG.20,A-REG.21,A-REG.22,
      A-REG.23,A-REG.24,A-REG.25,A-REG.26,A-REG.27,A-REG.28,A-REG.29,
      A-REG.30,A-REG.31)
  = WE-REG_32(CLK,WE-A-REG,TE-SIG,FLAGS.3,ABI-BUS.0,ABI-BUS.1,ABI-BUS.2,
              ABI-BUS.3,ABI-BUS.4,ABI-BUS.5,ABI-BUS.6,ABI-BUS.7,ABI-BUS.8,
              ABI-BUS.9,ABI-BUS.10,ABI-BUS.11,ABI-BUS.12,ABI-BUS.13,
              ABI-BUS.14,ABI-BUS.15,ABI-BUS.16,ABI-BUS.17,ABI-BUS.18,
              ABI-BUS.19,ABI-BUS.20,ABI-BUS.21,ABI-BUS.22,ABI-BUS.23,
              ABI-BUS.24,ABI-BUS.25,ABI-BUS.26,ABI-BUS.27,ABI-BUS.28,
              ABI-BUS.29,ABI-BUS.30,ABI-BUS.31);
B-REG(B-REG.0,B-REG.1,B-REG.2,B-REG.3,B-REG.4,B-REG.5,B-REG.6,B-REG.7,
      B-REG.8,B-REG.9,B-REG.10,B-REG.11,B-REG.12,B-REG.13,B-REG.14,B-REG.15,
      B-REG.16,B-REG.17,B-REG.18,B-REG.19,B-REG.20,B-REG.21,B-REG.22,
      B-REG.23,B-REG.24,B-REG.25,B-REG.26,B-REG.27,B-REG.28,B-REG.29,
      B-REG.30,B-REG.31)
  = WE-REG_32(CLK,WE-B-REG,TE-SIG,A-REG.31,ABI-BUS.0,ABI-BUS.1,ABI-BUS.2,
              ABI-BUS.3,ABI-BUS.4,ABI-BUS.5,ABI-BUS.6,ABI-BUS.7,ABI-BUS.8,
              ABI-BUS.9,ABI-BUS.10,ABI-BUS.11,ABI-BUS.12,ABI-BUS.13,
              ABI-BUS.14,ABI-BUS.15,ABI-BUS.16,ABI-BUS.17,ABI-BUS.18,
              ABI-BUS.19,ABI-BUS.20,ABI-BUS.21,ABI-BUS.22,ABI-BUS.23,
              ABI-BUS.24,ABI-BUS.25,ABI-BUS.26,ABI-BUS.27,ABI-BUS.28,
              ABI-BUS.29,ABI-BUS.30,ABI-BUS.31);
I-REG(I-REG.0,I-REG.1,I-REG.2,I-REG.3,I-REG.4,I-REG.5,I-REG.6,I-REG.7,
      I-REG.8,I-REG.9,I-REG.10,I-REG.11,I-REG.12,I-REG.13,I-REG.14,I-REG.15,
      I-REG.16,I-REG.17,I-REG.18,I-REG.19,I-REG.20,I-REG.21,I-REG.22,
      I-REG.23,I-REG.24,I-REG.25,I-REG.26,I-REG.27,I-REG.28,I-REG.29,
      I-REG.30,I-REG.31)
  = WE-REG_32(CLK,WE-I-REG,TE-SIG,B-REG.31,ABI-BUS.0,ABI-BUS.1,ABI-BUS.2,
              ABI-BUS.3,ABI-BUS.4,ABI-BUS.5,ABI-BUS.6,ABI-BUS.7,ABI-BUS.8,
              ABI-BUS.9,ABI-BUS.10,ABI-BUS.11,ABI-BUS.12,ABI-BUS.13,
              ABI-BUS.14,ABI-BUS.15,ABI-BUS.16,ABI-BUS.17,ABI-BUS.18,
              ABI-BUS.19,ABI-BUS.20,ABI-BUS.21,ABI-BUS.22,ABI-BUS.23,
              ABI-BUS.24,ABI-BUS.25,ABI-BUS.26,ABI-BUS.27,ABI-BUS.28,
              ABI-BUS.29,ABI-BUS.30,ABI-BUS.31);
DATA-OUT(DATA-OUT.0,DATA-OUT.1,DATA-OUT.2,DATA-OUT.3,DATA-OUT.4,DATA-OUT.5,
         DATA-OUT.6,DATA-OUT.7,DATA-OUT.8,DATA-OUT.9,DATA-OUT.10,DATA-OUT.11,
         DATA-OUT.12,DATA-OUT.13,DATA-OUT.14,DATA-OUT.15,DATA-OUT.16,
         DATA-OUT.17,DATA-OUT.18,DATA-OUT.19,DATA-OUT.20,DATA-OUT.21,
         DATA-OUT.22,DATA-OUT.23,DATA-OUT.24,DATA-OUT.25,DATA-OUT.26,
         DATA-OUT.27,DATA-OUT.28,DATA-OUT.29,DATA-OUT.30,DATA-OUT.31)
  = WE-REG_32(CLK,WE-DATA-OUT,TE-SIG,I-REG.31,ALU-BUS.3,ALU-BUS.4,ALU-BUS.5,
              ALU-BUS.6,ALU-BUS.7,ALU-BUS.8,ALU-BUS.9,ALU-BUS.10,ALU-BUS.11,
              ALU-BUS.12,ALU-BUS.13,ALU-BUS.14,ALU-BUS.15,ALU-BUS.16,
              ALU-BUS.17,ALU-BUS.18,ALU-BUS.19,ALU-BUS.20,ALU-BUS.21,
              ALU-BUS.22,ALU-BUS.23,ALU-BUS.24,ALU-BUS.25,ALU-BUS.26,
              ALU-BUS.27,ALU-BUS.28,ALU-BUS.29,ALU-BUS.30,ALU-BUS.31,
              ALU-BUS.32,ALU-BUS.33,ALU-BUS.34);
ADDR-OUT(ADDR-OUT.0,ADDR-OUT.1,ADDR-OUT.2,ADDR-OUT.3,ADDR-OUT.4,ADDR-OUT.5,
         ADDR-OUT.6,ADDR-OUT.7,ADDR-OUT.8,ADDR-OUT.9,ADDR-OUT.10,ADDR-OUT.11,
         ADDR-OUT.12,ADDR-OUT.13,ADDR-OUT.14,ADDR-OUT.15,ADDR-OUT.16,
         ADDR-OUT.17,ADDR-OUT.18,ADDR-OUT.19,ADDR-OUT.20,ADDR-OUT.21,
         ADDR-OUT.22,ADDR-OUT.23,ADDR-OUT.24,ADDR-OUT.25,ADDR-OUT.26,
         ADDR-OUT.27,ADDR-OUT.28,ADDR-OUT.29,ADDR-OUT.30,ADDR-OUT.31)
  = WE-REG_32(CLK,WE-ADDR-OUT,TE-SIG,DATA-OUT.31,ADDR-OUT-BUS.0,
              ADDR-OUT-BUS.1,ADDR-OUT-BUS.2,ADDR-OUT-BUS.3,ADDR-OUT-BUS.4,
              ADDR-OUT-BUS.5,ADDR-OUT-BUS.6,ADDR-OUT-BUS.7,ADDR-OUT-BUS.8,
              ADDR-OUT-BUS.9,ADDR-OUT-BUS.10,ADDR-OUT-BUS.11,
              ADDR-OUT-BUS.12,ADDR-OUT-BUS.13,ADDR-OUT-BUS.14,
              ADDR-OUT-BUS.15,ADDR-OUT-BUS.16,ADDR-OUT-BUS.17,
              ADDR-OUT-BUS.18,ADDR-OUT-BUS.19,ADDR-OUT-BUS.20,
              ADDR-OUT-BUS.21,ADDR-OUT-BUS.22,ADDR-OUT-BUS.23,
              ADDR-OUT-BUS.24,ADDR-OUT-BUS.25,ADDR-OUT-BUS.26,
              ADDR-OUT-BUS.27,ADDR-OUT-BUS.28,ADDR-OUT-BUS.29,
              ADDR-OUT-BUS.30,ADDR-OUT-BUS.31);
RESET-LATCH(LAST-RESET-,LAST-RESET-INV) = FD1S(RESET-,CLK,ADDR-OUT.31,TE-SIG);
DTACK--OR(DTACK--OR-STROBE-) = OR2(STROBE-,DTACK-);
DTACK-LATCH(LAST-DTACK-,LAST-DTACK-INV)
  = FD1S(DTACK--OR-STROBE-,CLK,LAST-RESET-,TE-SIG);
HOLD-LATCH(LAST-HOLD-,LAST-HOLD-INV)
  = FD1SLP(HOLD-,CLK,WE-HOLD-,LAST-DTACK-,TE-SIG);
PC-REG(PC-REG.0,PC-REG.1,PC-REG.2,PC-REG.3)
  = WE-REG_4(CLK,WE-PC-REG,TE-SIG,LAST-HOLD-,PC-REG-IN.0,PC-REG-IN.1,
             PC-REG-IN.2,PC-REG-IN.3);
IMMEDIATE-PASS(REG-BUS.0,REG-BUS.1,REG-BUS.2,REG-BUS.3,REG-BUS.4,REG-BUS.5,
               REG-BUS.6,REG-BUS.7,REG-BUS.8,REG-BUS.9,REG-BUS.10,REG-BUS.11,
               REG-BUS.12,REG-BUS.13,REG-BUS.14,REG-BUS.15,REG-BUS.16,
               REG-BUS.17,REG-BUS.18,REG-BUS.19,REG-BUS.20,REG-BUS.21,
               REG-BUS.22,REG-BUS.23,REG-BUS.24,REG-BUS.25,REG-BUS.26,
               REG-BUS.27,REG-BUS.28,REG-BUS.29,REG-BUS.30,REG-BUS.31)
  = EXTEND-IMMEDIATE(SELECT-IMMEDIATE,I-REG.0,I-REG.1,I-REG.2,I-REG.3,
                     I-REG.4,I-REG.5,I-REG.6,I-REG.7,I-REG.8,REGFILE-OUT.0,
                     REGFILE-OUT.1,REGFILE-OUT.2,REGFILE-OUT.3,
                     REGFILE-OUT.4,REGFILE-OUT.5,REGFILE-OUT.6,
                     REGFILE-OUT.7,REGFILE-OUT.8,REGFILE-OUT.9,
                     REGFILE-OUT.10,REGFILE-OUT.11,REGFILE-OUT.12,
                     REGFILE-OUT.13,REGFILE-OUT.14,REGFILE-OUT.15,
                     REGFILE-OUT.16,REGFILE-OUT.17,REGFILE-OUT.18,
                     REGFILE-OUT.19,REGFILE-OUT.20,REGFILE-OUT.21,
                     REGFILE-OUT.22,REGFILE-OUT.23,REGFILE-OUT.24,
                     REGFILE-OUT.25,REGFILE-OUT.26,REGFILE-OUT.27,
                     REGFILE-OUT.28,REGFILE-OUT.29,REGFILE-OUT.30,
                     REGFILE-OUT.31);
DEC-PASS(ADDR-OUT-BUS.0,ADDR-OUT-BUS.1,ADDR-OUT-BUS.2,ADDR-OUT-BUS.3,
         ADDR-OUT-BUS.4,ADDR-OUT-BUS.5,ADDR-OUT-BUS.6,ADDR-OUT-BUS.7,
         ADDR-OUT-BUS.8,ADDR-OUT-BUS.9,ADDR-OUT-BUS.10,ADDR-OUT-BUS.11,
         ADDR-OUT-BUS.12,ADDR-OUT-BUS.13,ADDR-OUT-BUS.14,ADDR-OUT-BUS.15,
         ADDR-OUT-BUS.16,ADDR-OUT-BUS.17,ADDR-OUT-BUS.18,ADDR-OUT-BUS.19,
         ADDR-OUT-BUS.20,ADDR-OUT-BUS.21,ADDR-OUT-BUS.22,ADDR-OUT-BUS.23,
         ADDR-OUT-BUS.24,ADDR-OUT-BUS.25,ADDR-OUT-BUS.26,ADDR-OUT-BUS.27,
         ADDR-OUT-BUS.28,ADDR-OUT-BUS.29,ADDR-OUT-BUS.30,ADDR-OUT-BUS.31)
  = DEC-PASS_32(DEC-ADDR-OUT,REG-BUS.0,REG-BUS.1,REG-BUS.2,REG-BUS.3,
                REG-BUS.4,REG-BUS.5,REG-BUS.6,REG-BUS.7,REG-BUS.8,REG-BUS.9,
                REG-BUS.10,REG-BUS.11,REG-BUS.12,REG-BUS.13,REG-BUS.14,
                REG-BUS.15,REG-BUS.16,REG-BUS.17,REG-BUS.18,REG-BUS.19,
                REG-BUS.20,REG-BUS.21,REG-BUS.22,REG-BUS.23,REG-BUS.24,
                REG-BUS.25,REG-BUS.26,REG-BUS.27,REG-BUS.28,REG-BUS.29,
                REG-BUS.30,REG-BUS.31);
MUX-CNTL(ABI-CNTL) = ND2(DATA-IN-SELECT,LAST-DTACK-INV);
DATA-IN-MUX(ABI-BUS.0,ABI-BUS.1,ABI-BUS.2,ABI-BUS.3,ABI-BUS.4,ABI-BUS.5,
            ABI-BUS.6,ABI-BUS.7,ABI-BUS.8,ABI-BUS.9,ABI-BUS.10,ABI-BUS.11,
            ABI-BUS.12,ABI-BUS.13,ABI-BUS.14,ABI-BUS.15,ABI-BUS.16,
            ABI-BUS.17,ABI-BUS.18,ABI-BUS.19,ABI-BUS.20,ABI-BUS.21,
            ABI-BUS.22,ABI-BUS.23,ABI-BUS.24,ABI-BUS.25,ABI-BUS.26,
            ABI-BUS.27,ABI-BUS.28,ABI-BUS.29,ABI-BUS.30,ABI-BUS.31)
  = TV-IF_32(ABI-CNTL,REG-BUS.0,REG-BUS.1,REG-BUS.2,REG-BUS.3,REG-BUS.4,
             REG-BUS.5,REG-BUS.6,REG-BUS.7,REG-BUS.8,REG-BUS.9,REG-BUS.10,
             REG-BUS.11,REG-BUS.12,REG-BUS.13,REG-BUS.14,REG-BUS.15,
             REG-BUS.16,REG-BUS.17,REG-BUS.18,REG-BUS.19,REG-BUS.20,
             REG-BUS.21,REG-BUS.22,REG-BUS.23,REG-BUS.24,REG-BUS.25,
             REG-BUS.26,REG-BUS.27,REG-BUS.28,REG-BUS.29,REG-BUS.30,
             REG-BUS.31,DATA-IN.0,DATA-IN.1,DATA-IN.2,DATA-IN.3,DATA-IN.4,
             DATA-IN.5,DATA-IN.6,DATA-IN.7,DATA-IN.8,DATA-IN.9,DATA-IN.10,
             DATA-IN.11,DATA-IN.12,DATA-IN.13,DATA-IN.14,DATA-IN.15,
             DATA-IN.16,DATA-IN.17,DATA-IN.18,DATA-IN.19,DATA-IN.20,
             DATA-IN.21,DATA-IN.22,DATA-IN.23,DATA-IN.24,DATA-IN.25,
             DATA-IN.26,DATA-IN.27,DATA-IN.28,DATA-IN.29,DATA-IN.30,
             DATA-IN.31);
ALU(ALU-BUS.0,ALU-BUS.1,ALU-BUS.2,ALU-BUS.3,ALU-BUS.4,ALU-BUS.5,ALU-BUS.6,
    ALU-BUS.7,ALU-BUS.8,ALU-BUS.9,ALU-BUS.10,ALU-BUS.11,ALU-BUS.12,
    ALU-BUS.13,ALU-BUS.14,ALU-BUS.15,ALU-BUS.16,ALU-BUS.17,ALU-BUS.18,
    ALU-BUS.19,ALU-BUS.20,ALU-BUS.21,ALU-BUS.22,ALU-BUS.23,ALU-BUS.24,
    ALU-BUS.25,ALU-BUS.26,ALU-BUS.27,ALU-BUS.28,ALU-BUS.29,ALU-BUS.30,
    ALU-BUS.31,ALU-BUS.32,ALU-BUS.33,ALU-BUS.34)
  = CORE-ALU_32(ALU-C,A-REG.0,A-REG.1,A-REG.2,A-REG.3,A-REG.4,A-REG.5,
                A-REG.6,A-REG.7,A-REG.8,A-REG.9,A-REG.10,A-REG.11,A-REG.12,
                A-REG.13,A-REG.14,A-REG.15,A-REG.16,A-REG.17,A-REG.18,
                A-REG.19,A-REG.20,A-REG.21,A-REG.22,A-REG.23,A-REG.24,
                A-REG.25,A-REG.26,A-REG.27,A-REG.28,A-REG.29,A-REG.30,
                A-REG.31,B-REG.0,B-REG.1,B-REG.2,B-REG.3,B-REG.4,B-REG.5,
                B-REG.6,B-REG.7,B-REG.8,B-REG.9,B-REG.10,B-REG.11,B-REG.12,
                B-REG.13,B-REG.14,B-REG.15,B-REG.16,B-REG.17,B-REG.18,
                B-REG.19,B-REG.20,B-REG.21,B-REG.22,B-REG.23,B-REG.24,
                B-REG.25,B-REG.26,B-REG.27,B-REG.28,B-REG.29,B-REG.30,
                B-REG.31,ALU-ZERO,ALU-MPG.0,ALU-MPG.1,ALU-MPG.2,ALU-MPG.3,
                ALU-MPG.4,ALU-MPG.5,ALU-MPG.6,ALU-OP.0,ALU-OP.1,ALU-OP.2,
                ALU-OP.3);
NEXT-STATE(NEXT-STATE.0,NEXT-STATE.1,NEXT-STATE.2,NEXT-STATE.3,NEXT-STATE.4,
           NEXT-STATE.5,NEXT-STATE.6,NEXT-STATE.7,NEXT-STATE.8,NEXT-STATE.9,
           NEXT-STATE.10,NEXT-STATE.11,NEXT-STATE.12,NEXT-STATE.13,
           NEXT-STATE.14,NEXT-STATE.15,NEXT-STATE.16,NEXT-STATE.17,
           NEXT-STATE.18,NEXT-STATE.19,NEXT-STATE.20,NEXT-STATE.21,
           NEXT-STATE.22,NEXT-STATE.23,NEXT-STATE.24,NEXT-STATE.25,
           NEXT-STATE.26,NEXT-STATE.27,NEXT-STATE.28,NEXT-STATE.29,
           NEXT-STATE.30,NEXT-STATE.31,NEXT-STATE.32,NEXT-STATE.33,
           NEXT-STATE.34,NEXT-STATE.35,NEXT-STATE.36,NEXT-STATE.37,
           NEXT-STATE.38,NEXT-STATE.39)
  = NEXT-CNTL-STATE(LAST-RESET-,LAST-DTACK-,LAST-HOLD-,RW-SIG-,CNTL-STATE.0,
                    CNTL-STATE.1,CNTL-STATE.2,CNTL-STATE.3,CNTL-STATE.4,
                    I-REG.0,I-REG.1,I-REG.2,I-REG.3,I-REG.4,I-REG.5,I-REG.6,
                    I-REG.7,I-REG.8,I-REG.9,I-REG.10,I-REG.11,I-REG.12,
                    I-REG.13,I-REG.14,I-REG.15,I-REG.16,I-REG.17,I-REG.18,
                    I-REG.19,I-REG.20,I-REG.21,I-REG.22,I-REG.23,I-REG.24,
                    I-REG.25,I-REG.26,I-REG.27,I-REG.28,I-REG.29,I-REG.30,
                    I-REG.31,FLAGS.0,FLAGS.1,FLAGS.2,FLAGS.3,PC-REG.0,
                    PC-REG.1,PC-REG.2,PC-REG.3,REGS-ADDRESS.0,
                    REGS-ADDRESS.1,REGS-ADDRESS.2,REGS-ADDRESS.3);
TE-BUFFER(TE-SIG) = B-BUF-PWR(TE);
RW-BUFFER(RW-) = B-BUF(RW-SIG-);
EN-ADDR-OUT-GATE(EN-ADDR-OUT-) = IVA(HDACK-);
TIMING-GATE(TIMING) = ID(ALU-BUS.2);
SCANOUT(TO) = ID(PC-REG.3);
END MODULE;

MODULE REGFILE;
INPUTS CLK,TE,TI,WE,DISABLE-REGFILE-,TEST-REGFILE-,ADDRESS.0,ADDRESS.1,
       ADDRESS.2,ADDRESS.3,DATA.0,DATA.1,DATA.2,DATA.3,DATA.4,DATA.5,DATA.6,
       DATA.7,DATA.8,DATA.9,DATA.10,DATA.11,DATA.12,DATA.13,DATA.14,DATA.15,
       DATA.16,DATA.17,DATA.18,DATA.19,DATA.20,DATA.21,DATA.22,DATA.23,
       DATA.24,DATA.25,DATA.26,DATA.27,DATA.28,DATA.29,DATA.30,DATA.31;
OUTPUTS TO,OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,
        OUT.10,OUT.11,OUT.12,OUT.13,OUT.14,OUT.15,OUT.16,OUT.17,OUT.18,
        OUT.19,OUT.20,OUT.21,OUT.22,OUT.23,OUT.24,OUT.25,OUT.26,OUT.27,
        OUT.28,OUT.29,OUT.30,OUT.31;
LEVEL FUNCTION;
DEFINE
WE-LATCH(WE-DP-RAM,WE-DP-RAM-) = FD1S(WE,CLK,TI,TE);
ADDRESS-LATCH(ADDRESS-DP-RAM.0,ADDRESS-DP-RAM.1,ADDRESS-DP-RAM.2,
              ADDRESS-DP-RAM.3)
  = WE-REG_4(CLK,WE,TE,WE-DP-RAM,ADDRESS.0,ADDRESS.1,ADDRESS.2,ADDRESS.3);
DATA-LATCH(DATA-DP-RAM.0,DATA-DP-RAM.1,DATA-DP-RAM.2,DATA-DP-RAM.3,
           DATA-DP-RAM.4,DATA-DP-RAM.5,DATA-DP-RAM.6,DATA-DP-RAM.7,
           DATA-DP-RAM.8,DATA-DP-RAM.9,DATA-DP-RAM.10,DATA-DP-RAM.11,
           DATA-DP-RAM.12,DATA-DP-RAM.13,DATA-DP-RAM.14,DATA-DP-RAM.15,
           DATA-DP-RAM.16,DATA-DP-RAM.17,DATA-DP-RAM.18,DATA-DP-RAM.19,
           DATA-DP-RAM.20,DATA-DP-RAM.21,DATA-DP-RAM.22,DATA-DP-RAM.23,
           DATA-DP-RAM.24,DATA-DP-RAM.25,DATA-DP-RAM.26,DATA-DP-RAM.27,
           DATA-DP-RAM.28,DATA-DP-RAM.29,DATA-DP-RAM.30,DATA-DP-RAM.31)
  = WE-REG_32(CLK,WE,TE,ADDRESS-DP-RAM.3,DATA.0,DATA.1,DATA.2,DATA.3,DATA.4,
              DATA.5,DATA.6,DATA.7,DATA.8,DATA.9,DATA.10,DATA.11,DATA.12,
              DATA.13,DATA.14,DATA.15,DATA.16,DATA.17,DATA.18,DATA.19,
              DATA.20,DATA.21,DATA.22,DATA.23,DATA.24,DATA.25,DATA.26,
              DATA.27,DATA.28,DATA.29,DATA.30,DATA.31);
REG-EN-CIRCUIT(WE-)
  = RAM-ENABLE-CIRCUIT(CLK,TEST-REGFILE-,DISABLE-REGFILE-,WE-DP-RAM);
RAM(RAMOUT.0,RAMOUT.1,RAMOUT.2,RAMOUT.3,RAMOUT.4,RAMOUT.5,RAMOUT.6,RAMOUT.7,
    RAMOUT.8,RAMOUT.9,RAMOUT.10,RAMOUT.11,RAMOUT.12,RAMOUT.13,RAMOUT.14,
    RAMOUT.15,RAMOUT.16,RAMOUT.17,RAMOUT.18,RAMOUT.19,RAMOUT.20,RAMOUT.21,
    RAMOUT.22,RAMOUT.23,RAMOUT.24,RAMOUT.25,RAMOUT.26,RAMOUT.27,RAMOUT.28,
    RAMOUT.29,RAMOUT.30,RAMOUT.31)
  = CMRB100A(ADDRESS.0,ADDRESS.1,ADDRESS.2,ADDRESS.3,ADDRESS-DP-RAM.0,
             ADDRESS-DP-RAM.1,ADDRESS-DP-RAM.2,ADDRESS-DP-RAM.3,WE-,
             DATA-DP-RAM.0,DATA-DP-RAM.1,DATA-DP-RAM.2,DATA-DP-RAM.3,
             DATA-DP-RAM.4,DATA-DP-RAM.5,DATA-DP-RAM.6,DATA-DP-RAM.7,
             DATA-DP-RAM.8,DATA-DP-RAM.9,DATA-DP-RAM.10,DATA-DP-RAM.11,
             DATA-DP-RAM.12,DATA-DP-RAM.13,DATA-DP-RAM.14,DATA-DP-RAM.15,
             DATA-DP-RAM.16,DATA-DP-RAM.17,DATA-DP-RAM.18,DATA-DP-RAM.19,
             DATA-DP-RAM.20,DATA-DP-RAM.21,DATA-DP-RAM.22,DATA-DP-RAM.23,
             DATA-DP-RAM.24,DATA-DP-RAM.25,DATA-DP-RAM.26,DATA-DP-RAM.27,
             DATA-DP-RAM.28,DATA-DP-RAM.29,DATA-DP-RAM.30,DATA-DP-RAM.31);
COMPARE(READ-EQUAL-WRITE)
  = V-EQUAL_4(ADDRESS.0,ADDRESS.1,ADDRESS.2,ADDRESS.3,ADDRESS-DP-RAM.0,
              ADDRESS-DP-RAM.1,ADDRESS-DP-RAM.2,ADDRESS-DP-RAM.3);
MUX-CONTROL(S) = AN3(WE-DP-RAM,READ-EQUAL-WRITE,TEST-REGFILE-);
MUX(OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,OUT.10,
    OUT.11,OUT.12,OUT.13,OUT.14,OUT.15,OUT.16,OUT.17,OUT.18,OUT.19,OUT.20,
    OUT.21,OUT.22,OUT.23,OUT.24,OUT.25,OUT.26,OUT.27,OUT.28,OUT.29,OUT.30,
    OUT.31)
  = TV-IF_32(S,DATA-DP-RAM.0,DATA-DP-RAM.1,DATA-DP-RAM.2,DATA-DP-RAM.3,
             DATA-DP-RAM.4,DATA-DP-RAM.5,DATA-DP-RAM.6,DATA-DP-RAM.7,
             DATA-DP-RAM.8,DATA-DP-RAM.9,DATA-DP-RAM.10,DATA-DP-RAM.11,
             DATA-DP-RAM.12,DATA-DP-RAM.13,DATA-DP-RAM.14,DATA-DP-RAM.15,
             DATA-DP-RAM.16,DATA-DP-RAM.17,DATA-DP-RAM.18,DATA-DP-RAM.19,
             DATA-DP-RAM.20,DATA-DP-RAM.21,DATA-DP-RAM.22,DATA-DP-RAM.23,
             DATA-DP-RAM.24,DATA-DP-RAM.25,DATA-DP-RAM.26,DATA-DP-RAM.27,
             DATA-DP-RAM.28,DATA-DP-RAM.29,DATA-DP-RAM.30,DATA-DP-RAM.31,
             RAMOUT.0,RAMOUT.1,RAMOUT.2,RAMOUT.3,RAMOUT.4,RAMOUT.5,RAMOUT.6,
             RAMOUT.7,RAMOUT.8,RAMOUT.9,RAMOUT.10,RAMOUT.11,RAMOUT.12,
             RAMOUT.13,RAMOUT.14,RAMOUT.15,RAMOUT.16,RAMOUT.17,RAMOUT.18,
             RAMOUT.19,RAMOUT.20,RAMOUT.21,RAMOUT.22,RAMOUT.23,RAMOUT.24,
             RAMOUT.25,RAMOUT.26,RAMOUT.27,RAMOUT.28,RAMOUT.29,RAMOUT.30,
             RAMOUT.31);
SCANOUT(TO) = ID(DATA-DP-RAM.31);
END MODULE;

MODULE V-EQUAL_4;
INPUTS A.0,A.1,A.2,A.3,B.0,B.1,B.2,B.3;
OUTPUTS EQUAL;
LEVEL FUNCTION;
DEFINE
G0(X.0,X.1,X.2,X.3) = V-XOR_4(A.0,A.1,A.2,A.3,B.0,B.1,B.2,B.3);
G1(EQUAL) = TV-ZEROP_4(X.0,X.1,X.2,X.3);
END MODULE;

MODULE V-XOR_4;
INPUTS A.0,A.1,A.2,A.3,B.0,B.1,B.2,B.3;
OUTPUTS Y.0,Y.1,Y.2,Y.3;
LEVEL FUNCTION;
DEFINE
G.0(Y.0) = EO(A.0,B.0);
G.1(Y.1) = EO(A.1,B.1);
G.2(Y.2) = EO(A.2,B.2);
G.3(Y.3) = EO(A.3,B.3);
END MODULE;

MODULE TV-ZEROP_4;
INPUTS IN.0,IN.1,IN.2,IN.3;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
G0(OUT-) = T-OR_4(IN.0,IN.1,IN.2,IN.3);
G1(OUT) = IVA(OUT-);
END MODULE;

MODULE T-OR_4;
INPUTS A.0,A.1,A.2,A.3;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
LEFT(LEFT-OUT) = T-NOR_2(A.0,A.1);
RIGHT(RIGHT-OUT) = T-NOR_2(A.2,A.3);
OUTPUT(OUT) = ND2(LEFT-OUT,RIGHT-OUT);
END MODULE;

MODULE T-NOR_2;
INPUTS A.0,A.1;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
LEAF(OUT) = NR2(A.0,A.1);
END MODULE;

MODULE FLAGS;
INPUTS CLK,TE,TI,SET-FLAGS.0,SET-FLAGS.1,SET-FLAGS.2,SET-FLAGS.3,CVZBV.0,
       CVZBV.1,CVZBV.2,CVZBV.3,CVZBV.4,CVZBV.5,CVZBV.6,CVZBV.7,CVZBV.8,
       CVZBV.9,CVZBV.10,CVZBV.11,CVZBV.12,CVZBV.13,CVZBV.14,CVZBV.15,
       CVZBV.16,CVZBV.17,CVZBV.18,CVZBV.19,CVZBV.20,CVZBV.21,CVZBV.22,
       CVZBV.23,CVZBV.24,CVZBV.25,CVZBV.26,CVZBV.27,CVZBV.28,CVZBV.29,
       CVZBV.30,CVZBV.31,CVZBV.32,CVZBV.33,CVZBV.34;
OUTPUTS Z,N,V,C;
LEVEL FUNCTION;
DEFINE
Z-LATCH(Z,ZB) = FD1SLP(CVZBV.2,CLK,SET-FLAGS.0,TI,TE);
N-LATCH(N,NB) = FD1SLP(CVZBV.34,CLK,SET-FLAGS.1,Z,TE);
V-LATCH(V,VB) = FD1SLP(CVZBV.1,CLK,SET-FLAGS.2,N,TE);
C-LATCH(C,CB) = FD1SLP(CVZBV.0,CLK,SET-FLAGS.3,V,TE);
END MODULE;

MODULE WE-REG_32;
INPUTS CLK,WE,TE,TI,D.0,D.1,D.2,D.3,D.4,D.5,D.6,D.7,D.8,D.9,D.10,D.11,D.12,
       D.13,D.14,D.15,D.16,D.17,D.18,D.19,D.20,D.21,D.22,D.23,D.24,D.25,D.26,
       D.27,D.28,D.29,D.30,D.31;
OUTPUTS Q.0,Q.1,Q.2,Q.3,Q.4,Q.5,Q.6,Q.7,Q.8,Q.9,Q.10,Q.11,Q.12,Q.13,Q.14,
        Q.15,Q.16,Q.17,Q.18,Q.19,Q.20,Q.21,Q.22,Q.23,Q.24,Q.25,Q.26,Q.27,
        Q.28,Q.29,Q.30,Q.31;
LEVEL FUNCTION;
DEFINE
WE-BUFFER(WE-BUF) = B-BUF-PWR(WE);
TE-BUFFER(TE-BUF) = B-BUF-PWR(TE);
TI-DEL(TI-BUF) = DEL4(TI);
G.0(Q.0,QB.0) = FD1SLP(D.0,CLK,WE-BUF,TI-BUF,TE-BUF);
G.1(Q.1,QB.1) = FD1SLP(D.1,CLK,WE-BUF,Q.0,TE-BUF);
G.2(Q.2,QB.2) = FD1SLP(D.2,CLK,WE-BUF,Q.1,TE-BUF);
G.3(Q.3,QB.3) = FD1SLP(D.3,CLK,WE-BUF,Q.2,TE-BUF);
G.4(Q.4,QB.4) = FD1SLP(D.4,CLK,WE-BUF,Q.3,TE-BUF);
G.5(Q.5,QB.5) = FD1SLP(D.5,CLK,WE-BUF,Q.4,TE-BUF);
G.6(Q.6,QB.6) = FD1SLP(D.6,CLK,WE-BUF,Q.5,TE-BUF);
G.7(Q.7,QB.7) = FD1SLP(D.7,CLK,WE-BUF,Q.6,TE-BUF);
G.8(Q.8,QB.8) = FD1SLP(D.8,CLK,WE-BUF,Q.7,TE-BUF);
G.9(Q.9,QB.9) = FD1SLP(D.9,CLK,WE-BUF,Q.8,TE-BUF);
G.10(Q.10,QB.10) = FD1SLP(D.10,CLK,WE-BUF,Q.9,TE-BUF);
G.11(Q.11,QB.11) = FD1SLP(D.11,CLK,WE-BUF,Q.10,TE-BUF);
G.12(Q.12,QB.12) = FD1SLP(D.12,CLK,WE-BUF,Q.11,TE-BUF);
G.13(Q.13,QB.13) = FD1SLP(D.13,CLK,WE-BUF,Q.12,TE-BUF);
G.14(Q.14,QB.14) = FD1SLP(D.14,CLK,WE-BUF,Q.13,TE-BUF);
G.15(Q.15,QB.15) = FD1SLP(D.15,CLK,WE-BUF,Q.14,TE-BUF);
G.16(Q.16,QB.16) = FD1SLP(D.16,CLK,WE-BUF,Q.15,TE-BUF);
G.17(Q.17,QB.17) = FD1SLP(D.17,CLK,WE-BUF,Q.16,TE-BUF);
G.18(Q.18,QB.18) = FD1SLP(D.18,CLK,WE-BUF,Q.17,TE-BUF);
G.19(Q.19,QB.19) = FD1SLP(D.19,CLK,WE-BUF,Q.18,TE-BUF);
G.20(Q.20,QB.20) = FD1SLP(D.20,CLK,WE-BUF,Q.19,TE-BUF);
G.21(Q.21,QB.21) = FD1SLP(D.21,CLK,WE-BUF,Q.20,TE-BUF);
G.22(Q.22,QB.22) = FD1SLP(D.22,CLK,WE-BUF,Q.21,TE-BUF);
G.23(Q.23,QB.23) = FD1SLP(D.23,CLK,WE-BUF,Q.22,TE-BUF);
G.24(Q.24,QB.24) = FD1SLP(D.24,CLK,WE-BUF,Q.23,TE-BUF);
G.25(Q.25,QB.25) = FD1SLP(D.25,CLK,WE-BUF,Q.24,TE-BUF);
G.26(Q.26,QB.26) = FD1SLP(D.26,CLK,WE-BUF,Q.25,TE-BUF);
G.27(Q.27,QB.27) = FD1SLP(D.27,CLK,WE-BUF,Q.26,TE-BUF);
G.28(Q.28,QB.28) = FD1SLP(D.28,CLK,WE-BUF,Q.27,TE-BUF);
G.29(Q.29,QB.29) = FD1SLP(D.29,CLK,WE-BUF,Q.28,TE-BUF);
G.30(Q.30,QB.30) = FD1SLP(D.30,CLK,WE-BUF,Q.29,TE-BUF);
G.31(Q.31,QB.31) = FD1SLP(D.31,CLK,WE-BUF,Q.30,TE-BUF);
END MODULE;

MODULE WE-REG_4;
INPUTS CLK,WE,TE,TI,D.0,D.1,D.2,D.3;
OUTPUTS Q.0,Q.1,Q.2,Q.3;
LEVEL FUNCTION;
DEFINE
WE-BUFFER(WE-BUF) = B-BUF(WE);
TE-BUFFER(TE-BUF) = B-BUF(TE);
TI-DEL(TI-BUF) = DEL4(TI);
G.0(Q.0,QB.0) = FD1SLP(D.0,CLK,WE-BUF,TI-BUF,TE-BUF);
G.1(Q.1,QB.1) = FD1SLP(D.1,CLK,WE-BUF,Q.0,TE-BUF);
G.2(Q.2,QB.2) = FD1SLP(D.2,CLK,WE-BUF,Q.1,TE-BUF);
G.3(Q.3,QB.3) = FD1SLP(D.3,CLK,WE-BUF,Q.2,TE-BUF);
END MODULE;

MODULE REG_40;
INPUTS CLK,TE,TI,D.0,D.1,D.2,D.3,D.4,D.5,D.6,D.7,D.8,D.9,D.10,D.11,D.12,D.13,
       D.14,D.15,D.16,D.17,D.18,D.19,D.20,D.21,D.22,D.23,D.24,D.25,D.26,D.27,
       D.28,D.29,D.30,D.31,D.32,D.33,D.34,D.35,D.36,D.37,D.38,D.39;
OUTPUTS Q.0,Q.1,Q.2,Q.3,Q.4,Q.5,Q.6,Q.7,Q.8,Q.9,Q.10,Q.11,Q.12,Q.13,Q.14,
        Q.15,Q.16,Q.17,Q.18,Q.19,Q.20,Q.21,Q.22,Q.23,Q.24,Q.25,Q.26,Q.27,
        Q.28,Q.29,Q.30,Q.31,Q.32,Q.33,Q.34,Q.35,Q.36,Q.37,Q.38,Q.39;
LEVEL FUNCTION;
DEFINE
TE-BUFFER(TE-BUF) = B-BUF-PWR(TE);
TI-DEL(TI-BUF) = DEL4(TI);
G.0(Q.0,QB.0) = FD1S(D.0,CLK,TI-BUF,TE-BUF);
G.1(Q.1,QB.1) = FD1S(D.1,CLK,Q.0,TE-BUF);
G.2(Q.2,QB.2) = FD1S(D.2,CLK,Q.1,TE-BUF);
G.3(Q.3,QB.3) = FD1S(D.3,CLK,Q.2,TE-BUF);
G.4(Q.4,QB.4) = FD1S(D.4,CLK,Q.3,TE-BUF);
G.5(Q.5,QB.5) = FD1S(D.5,CLK,Q.4,TE-BUF);
G.6(Q.6,QB.6) = FD1S(D.6,CLK,Q.5,TE-BUF);
G.7(Q.7,QB.7) = FD1S(D.7,CLK,Q.6,TE-BUF);
G.8(Q.8,QB.8) = FD1S(D.8,CLK,Q.7,TE-BUF);
G.9(Q.9,QB.9) = FD1S(D.9,CLK,Q.8,TE-BUF);
G.10(Q.10,QB.10) = FD1S(D.10,CLK,Q.9,TE-BUF);
G.11(Q.11,QB.11) = FD1S(D.11,CLK,Q.10,TE-BUF);
G.12(Q.12,QB.12) = FD1S(D.12,CLK,Q.11,TE-BUF);
G.13(Q.13,QB.13) = FD1S(D.13,CLK,Q.12,TE-BUF);
G.14(Q.14,QB.14) = FD1S(D.14,CLK,Q.13,TE-BUF);
G.15(Q.15,QB.15) = FD1S(D.15,CLK,Q.14,TE-BUF);
G.16(Q.16,QB.16) = FD1S(D.16,CLK,Q.15,TE-BUF);
G.17(Q.17,QB.17) = FD1S(D.17,CLK,Q.16,TE-BUF);
G.18(Q.18,QB.18) = FD1S(D.18,CLK,Q.17,TE-BUF);
G.19(Q.19,QB.19) = FD1S(D.19,CLK,Q.18,TE-BUF);
G.20(Q.20,QB.20) = FD1S(D.20,CLK,Q.19,TE-BUF);
G.21(Q.21,QB.21) = FD1S(D.21,CLK,Q.20,TE-BUF);
G.22(Q.22,QB.22) = FD1S(D.22,CLK,Q.21,TE-BUF);
G.23(Q.23,QB.23) = FD1S(D.23,CLK,Q.22,TE-BUF);
G.24(Q.24,QB.24) = FD1S(D.24,CLK,Q.23,TE-BUF);
G.25(Q.25,QB.25) = FD1S(D.25,CLK,Q.24,TE-BUF);
G.26(Q.26,QB.26) = FD1S(D.26,CLK,Q.25,TE-BUF);
G.27(Q.27,QB.27) = FD1S(D.27,CLK,Q.26,TE-BUF);
G.28(Q.28,QB.28) = FD1S(D.28,CLK,Q.27,TE-BUF);
G.29(Q.29,QB.29) = FD1S(D.29,CLK,Q.28,TE-BUF);
G.30(Q.30,QB.30) = FD1S(D.30,CLK,Q.29,TE-BUF);
G.31(Q.31,QB.31) = FD1S(D.31,CLK,Q.30,TE-BUF);
G.32(Q.32,QB.32) = FD1S(D.32,CLK,Q.31,TE-BUF);
G.33(Q.33,QB.33) = FD1S(D.33,CLK,Q.32,TE-BUF);
G.34(Q.34,QB.34) = FD1S(D.34,CLK,Q.33,TE-BUF);
G.35(Q.35,QB.35) = FD1S(D.35,CLK,Q.34,TE-BUF);
G.36(Q.36,QB.36) = FD1S(D.36,CLK,Q.35,TE-BUF);
G.37(Q.37,QB.37) = FD1S(D.37,CLK,Q.36,TE-BUF);
G.38(Q.38,QB.38) = FD1S(D.38,CLK,Q.37,TE-BUF);
G.39(Q.39,QB.39) = FD1S(D.39,CLK,Q.38,TE-BUF);
END MODULE;

MODULE EXTEND-IMMEDIATE;
INPUTS SELECT-IMMEDIATE,IMMEDIATE.0,IMMEDIATE.1,IMMEDIATE.2,IMMEDIATE.3,
       IMMEDIATE.4,IMMEDIATE.5,IMMEDIATE.6,IMMEDIATE.7,IMMEDIATE.8,
       REG-DATA.0,REG-DATA.1,REG-DATA.2,REG-DATA.3,REG-DATA.4,REG-DATA.5,
       REG-DATA.6,REG-DATA.7,REG-DATA.8,REG-DATA.9,REG-DATA.10,REG-DATA.11,
       REG-DATA.12,REG-DATA.13,REG-DATA.14,REG-DATA.15,REG-DATA.16,
       REG-DATA.17,REG-DATA.18,REG-DATA.19,REG-DATA.20,REG-DATA.21,
       REG-DATA.22,REG-DATA.23,REG-DATA.24,REG-DATA.25,REG-DATA.26,
       REG-DATA.27,REG-DATA.28,REG-DATA.29,REG-DATA.30,REG-DATA.31;
OUTPUTS Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7,Z.8,Z.9,Z.10,Z.11,Z.12,Z.13,Z.14,
        Z.15,Z.16,Z.17,Z.18,Z.19,Z.20,Z.21,Z.22,Z.23,Z.24,Z.25,Z.26,Z.27,
        Z.28,Z.29,Z.30,Z.31;
LEVEL FUNCTION;
DEFINE
BUFFER(SIGN-BIT) = B-BUF-PWR(IMMEDIATE.8);
MUX(Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7,Z.8,Z.9,Z.10,Z.11,Z.12,Z.13,Z.14,Z.15,
    Z.16,Z.17,Z.18,Z.19,Z.20,Z.21,Z.22,Z.23,Z.24,Z.25,Z.26,Z.27,Z.28,Z.29,
    Z.30,Z.31)
  = TV-IF_32(SELECT-IMMEDIATE,IMMEDIATE.0,IMMEDIATE.1,IMMEDIATE.2,
             IMMEDIATE.3,IMMEDIATE.4,IMMEDIATE.5,IMMEDIATE.6,IMMEDIATE.7,
             IMMEDIATE.8,SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,
             SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,
             SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,
             SIGN-BIT,SIGN-BIT,SIGN-BIT,SIGN-BIT,REG-DATA.0,REG-DATA.1,
             REG-DATA.2,REG-DATA.3,REG-DATA.4,REG-DATA.5,REG-DATA.6,
             REG-DATA.7,REG-DATA.8,REG-DATA.9,REG-DATA.10,REG-DATA.11,
             REG-DATA.12,REG-DATA.13,REG-DATA.14,REG-DATA.15,REG-DATA.16,
             REG-DATA.17,REG-DATA.18,REG-DATA.19,REG-DATA.20,REG-DATA.21,
             REG-DATA.22,REG-DATA.23,REG-DATA.24,REG-DATA.25,REG-DATA.26,
             REG-DATA.27,REG-DATA.28,REG-DATA.29,REG-DATA.30,REG-DATA.31);
END MODULE;

MODULE DEC-PASS_32;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,
       A.15,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,A.26,A.27,A.28,
       A.29,A.30,A.31;
OUTPUTS Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7,Z.8,Z.9,Z.10,Z.11,Z.12,Z.13,Z.14,
        Z.15,Z.16,Z.17,Z.18,Z.19,Z.20,Z.21,Z.22,Z.23,Z.24,Z.25,Z.26,Z.27,
        Z.28,Z.29,Z.30,Z.31;
LEVEL FUNCTION;
DEFINE
M0(CN) = IVA(C);
M1(Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7,Z.8,Z.9,Z.10,Z.11,Z.12,Z.13,Z.14,Z.15,
   Z.16,Z.17,Z.18,Z.19,Z.20,Z.21,Z.22,Z.23,Z.24,Z.25,Z.26,Z.27,Z.28,Z.29,
   Z.30,Z.31)
  = TV-DEC-PASS-NG_32(CN,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,
                      A.12,A.13,A.14,A.15,A.16,A.17,A.18,A.19,A.20,A.21,
                      A.22,A.23,A.24,A.25,A.26,A.27,A.28,A.29,A.30,A.31);
END MODULE;

MODULE TV-DEC-PASS-NG_32;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,
       A.15,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,A.26,A.27,A.28,
       A.29,A.30,A.31;
OUTPUTS Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7,Z.8,Z.9,Z.10,Z.11,Z.12,Z.13,Z.14,
        Z.15,Z.16,Z.17,Z.18,Z.19,Z.20,Z.21,Z.22,Z.23,Z.24,Z.25,Z.26,Z.27,
        Z.28,Z.29,Z.30,Z.31;
LEVEL FUNCTION;
DEFINE
LEFT(GL,Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7,Z.8,Z.9,Z.10,Z.11,Z.12,Z.13,Z.14,
     Z.15)
  = TV-DEC-PASS-G_16(C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,
                     A.12,A.13,A.14,A.15);
CARRY(CX) = OR2(C,GL);
RIGHT(Z.16,Z.17,Z.18,Z.19,Z.20,Z.21,Z.22,Z.23,Z.24,Z.25,Z.26,Z.27,Z.28,Z.29,
      Z.30,Z.31)
  = TV-DEC-PASS-NG_16(CX,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,
                      A.26,A.27,A.28,A.29,A.30,A.31);
END MODULE;

MODULE TV-DEC-PASS-G_16;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,
       A.15;
OUTPUTS G,Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7,Z.8,Z.9,Z.10,Z.11,Z.12,Z.13,Z.14,
        Z.15;
LEVEL FUNCTION;
DEFINE
LEFT(GL,Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7)
  = TV-DEC-PASS-G_8(C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7);
CARRY(CX) = OR2(C,GL);
RIGHT(GR,Z.8,Z.9,Z.10,Z.11,Z.12,Z.13,Z.14,Z.15)
  = TV-DEC-PASS-G_8(CX,A.8,A.9,A.10,A.11,A.12,A.13,A.14,A.15);
GENERATE(G) = OR2(GL,GR);
END MODULE;

MODULE TV-DEC-PASS-NG_16;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,
       A.15;
OUTPUTS Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7,Z.8,Z.9,Z.10,Z.11,Z.12,Z.13,Z.14,
        Z.15;
LEVEL FUNCTION;
DEFINE
LEFT(GL,Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7)
  = TV-DEC-PASS-G_8(C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7);
CARRY(CX) = OR2(C,GL);
RIGHT(Z.8,Z.9,Z.10,Z.11,Z.12,Z.13,Z.14,Z.15)
  = TV-DEC-PASS-NG_8(CX,A.8,A.9,A.10,A.11,A.12,A.13,A.14,A.15);
END MODULE;

MODULE TV-DEC-PASS-G_8;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7;
OUTPUTS G,Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7;
LEVEL FUNCTION;
DEFINE
LEFT(GL,Z.0,Z.1,Z.2,Z.3) = TV-DEC-PASS-G_4(C,A.0,A.1,A.2,A.3);
CARRY(CX) = OR2(C,GL);
RIGHT(GR,Z.4,Z.5,Z.6,Z.7) = TV-DEC-PASS-G_4(CX,A.4,A.5,A.6,A.7);
GENERATE(G) = OR2(GL,GR);
END MODULE;

MODULE TV-DEC-PASS-NG_8;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7;
OUTPUTS Z.0,Z.1,Z.2,Z.3,Z.4,Z.5,Z.6,Z.7;
LEVEL FUNCTION;
DEFINE
LEFT(GL,Z.0,Z.1,Z.2,Z.3) = TV-DEC-PASS-G_4(C,A.0,A.1,A.2,A.3);
CARRY(CX) = OR2(C,GL);
RIGHT(Z.4,Z.5,Z.6,Z.7) = TV-DEC-PASS-NG_4(CX,A.4,A.5,A.6,A.7);
END MODULE;

MODULE TV-DEC-PASS-G_4;
INPUTS C,A.0,A.1,A.2,A.3;
OUTPUTS G,Z.0,Z.1,Z.2,Z.3;
LEVEL FUNCTION;
DEFINE
LEFT(GL,Z.0,Z.1) = TV-DEC-PASS-G_2(C,A.0,A.1);
CARRY(CX) = OR2(C,GL);
RIGHT(GR,Z.2,Z.3) = TV-DEC-PASS-G_2(CX,A.2,A.3);
GENERATE(G) = OR2(GL,GR);
END MODULE;

MODULE TV-DEC-PASS-NG_4;
INPUTS C,A.0,A.1,A.2,A.3;
OUTPUTS Z.0,Z.1,Z.2,Z.3;
LEVEL FUNCTION;
DEFINE
LEFT(GL,Z.0,Z.1) = TV-DEC-PASS-G_2(C,A.0,A.1);
CARRY(CX) = OR2(C,GL);
RIGHT(Z.2,Z.3) = TV-DEC-PASS-NG_2(CX,A.2,A.3);
END MODULE;

MODULE TV-DEC-PASS-G_2;
INPUTS C,A.0,A.1;
OUTPUTS G,Z.0,Z.1;
LEVEL FUNCTION;
DEFINE
LEFT(GL,Z.0) = TV-DEC-PASS-G_1(C,A.0);
CARRY(CX) = OR2(C,GL);
RIGHT(GR,Z.1) = TV-DEC-PASS-G_1(CX,A.1);
GENERATE(G) = OR2(GL,GR);
END MODULE;

MODULE TV-DEC-PASS-NG_2;
INPUTS C,A.0,A.1;
OUTPUTS Z.0,Z.1;
LEVEL FUNCTION;
DEFINE
LEFT(GL,Z.0) = TV-DEC-PASS-G_1(C,A.0);
CARRY(CX) = OR2(C,GL);
RIGHT(Z.1) = TV-DEC-PASS-NG_1(CX,A.1);
END MODULE;

MODULE TV-DEC-PASS-G_1;
INPUTS C,A.0;
OUTPUTS G,Z.0;
LEVEL FUNCTION;
DEFINE
LEAF(G,Z.0) = DEC-PASS-CELL(C,A.0);
END MODULE;

MODULE TV-DEC-PASS-NG_1;
INPUTS C,A.0;
OUTPUTS Z.0;
LEVEL FUNCTION;
DEFINE
LEAF(G,Z.0) = DEC-PASS-CELL(C,A.0);
END MODULE;

MODULE DEC-PASS-CELL;
INPUTS C,A;
OUTPUTS G,Z;
LEVEL FUNCTION;
DEFINE
G0(G) = ID(A);
G1(Z) = EN(A,C);
END MODULE;

MODULE CORE-ALU_32;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,
       A.15,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,A.26,A.27,A.28,
       A.29,A.30,A.31,B.0,B.1,B.2,B.3,B.4,B.5,B.6,B.7,B.8,B.9,B.10,B.11,B.12,
       B.13,B.14,B.15,B.16,B.17,B.18,B.19,B.20,B.21,B.22,B.23,B.24,B.25,B.26,
       B.27,B.28,B.29,B.30,B.31,ZERO,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,
       MPG.6,OP.0,OP.1,OP.2,OP.3;
OUTPUTS CARRY,OVERFLOW,ZEROP,OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,
        OUT.8,OUT.9,OUT.10,OUT.11,OUT.12,OUT.13,OUT.14,OUT.15,OUT.16,OUT.17,
        OUT.18,OUT.19,OUT.20,OUT.21,OUT.22,OUT.23,OUT.24,OUT.25,OUT.26,
        OUT.27,OUT.28,OUT.29,OUT.30,OUT.31;
LEVEL FUNCTION;
DEFINE
M-ALU(P,G,ALU-OUT.0,ALU-OUT.1,ALU-OUT.2,ALU-OUT.3,ALU-OUT.4,ALU-OUT.5,
      ALU-OUT.6,ALU-OUT.7,ALU-OUT.8,ALU-OUT.9,ALU-OUT.10,ALU-OUT.11,
      ALU-OUT.12,ALU-OUT.13,ALU-OUT.14,ALU-OUT.15,ALU-OUT.16,ALU-OUT.17,
      ALU-OUT.18,ALU-OUT.19,ALU-OUT.20,ALU-OUT.21,ALU-OUT.22,ALU-OUT.23,
      ALU-OUT.24,ALU-OUT.25,ALU-OUT.26,ALU-OUT.27,ALU-OUT.28,ALU-OUT.29,
      ALU-OUT.30,ALU-OUT.31)
  = TV-ALU-HELP_32(C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,
                   A.13,A.14,A.15,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,
                   A.24,A.25,A.26,A.27,A.28,A.29,A.30,A.31,B.0,B.1,B.2,B.3,
                   B.4,B.5,B.6,B.7,B.8,B.9,B.10,B.11,B.12,B.13,B.14,B.15,
                   B.16,B.17,B.18,B.19,B.20,B.21,B.22,B.23,B.24,B.25,B.26,
                   B.27,B.28,B.29,B.30,B.31,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,
                   MPG.5,MPG.6);
M-ALU-CARRY(ALU-CARRY) = T-CARRY(C,P,G);
M-CARRY-OUT-HELP(CARRY)
  = CARRY-OUT-HELP(A.0,ALU-CARRY,ZERO,OP.0,OP.1,OP.2,OP.3);
M-OVERFLOW-HELP(OVERFLOW)
  = OVERFLOW-HELP(ALU-OUT.31,A.31,B.31,ZERO,OP.0,OP.1,OP.2,OP.3);
M-SHIFT(OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,OUT.10,
        OUT.11,OUT.12,OUT.13,OUT.14,OUT.15,OUT.16,OUT.17,OUT.18,OUT.19,
        OUT.20,OUT.21,OUT.22,OUT.23,OUT.24,OUT.25,OUT.26,OUT.27,OUT.28,
        OUT.29,OUT.30,OUT.31)
  = TV-SHIFT-OR-BUF_32(C,ALU-OUT.0,ALU-OUT.1,ALU-OUT.2,ALU-OUT.3,ALU-OUT.4,
                       ALU-OUT.5,ALU-OUT.6,ALU-OUT.7,ALU-OUT.8,ALU-OUT.9,
                       ALU-OUT.10,ALU-OUT.11,ALU-OUT.12,ALU-OUT.13,
                       ALU-OUT.14,ALU-OUT.15,ALU-OUT.16,ALU-OUT.17,
                       ALU-OUT.18,ALU-OUT.19,ALU-OUT.20,ALU-OUT.21,
                       ALU-OUT.22,ALU-OUT.23,ALU-OUT.24,ALU-OUT.25,
                       ALU-OUT.26,ALU-OUT.27,ALU-OUT.28,ALU-OUT.29,
                       ALU-OUT.30,ALU-OUT.31,A.31,ZERO,OP.0,OP.1,OP.2,OP.3);
M-ZEROP(ZEROP)
  = FAST-ZERO_32(OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,
                 OUT.9,OUT.10,OUT.11,OUT.12,OUT.13,OUT.14,OUT.15,OUT.16,
                 OUT.17,OUT.18,OUT.19,OUT.20,OUT.21,OUT.22,OUT.23,OUT.24,
                 OUT.25,OUT.26,OUT.27,OUT.28,OUT.29,OUT.30,OUT.31);
END MODULE;

MODULE TV-ALU-HELP_32;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,
       A.15,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,A.26,A.27,A.28,
       A.29,A.30,A.31,B.0,B.1,B.2,B.3,B.4,B.5,B.6,B.7,B.8,B.9,B.10,B.11,B.12,
       B.13,B.14,B.15,B.16,B.17,B.18,B.19,B.20,B.21,B.22,B.23,B.24,B.25,B.26,
       B.27,B.28,B.29,B.30,B.31,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6;
OUTPUTS P,G,OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,
        OUT.10,OUT.11,OUT.12,OUT.13,OUT.14,OUT.15,OUT.16,OUT.17,OUT.18,
        OUT.19,OUT.20,OUT.21,OUT.22,OUT.23,OUT.24,OUT.25,OUT.26,OUT.27,
        OUT.28,OUT.29,OUT.30,OUT.31;
LEVEL FUNCTION;
DEFINE
LHS(PL,GL,OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,OUT.10,
    OUT.11,OUT.12,OUT.13,OUT.14,OUT.15)
  = TV-ALU-HELP_16(C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,
                   A.13,A.14,A.15,B.0,B.1,B.2,B.3,B.4,B.5,B.6,B.7,B.8,B.9,
                   B.10,B.11,B.12,B.13,B.14,B.15,MPG.0,MPG.1,MPG.2,MPG.3,
                   MPG.4,MPG.5,MPG.6);
LHS-CARRY(CL) = T-CARRY(C,PL,GL);
RHS(PR,GR,OUT.16,OUT.17,OUT.18,OUT.19,OUT.20,OUT.21,OUT.22,OUT.23,OUT.24,
    OUT.25,OUT.26,OUT.27,OUT.28,OUT.29,OUT.30,OUT.31)
  = TV-ALU-HELP_16(CL,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,
                   A.26,A.27,A.28,A.29,A.30,A.31,B.16,B.17,B.18,B.19,B.20,
                   B.21,B.22,B.23,B.24,B.25,B.26,B.27,B.28,B.29,B.30,B.31,
                   MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6);
P(P) = AN2(PL,PR);
G(G) = T-CARRY(GL,PR,GR);
END MODULE;

MODULE TV-ALU-HELP_16;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,
       A.15,B.0,B.1,B.2,B.3,B.4,B.5,B.6,B.7,B.8,B.9,B.10,B.11,B.12,B.13,B.14,
       B.15,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6;
OUTPUTS P,G,OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,
        OUT.10,OUT.11,OUT.12,OUT.13,OUT.14,OUT.15;
LEVEL FUNCTION;
DEFINE
LHS(PL,GL,OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7)
  = TV-ALU-HELP_8(C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,B.0,B.1,B.2,B.3,B.4,B.5,
                  B.6,B.7,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6);
LHS-CARRY(CL) = T-CARRY(C,PL,GL);
RHS(PR,GR,OUT.8,OUT.9,OUT.10,OUT.11,OUT.12,OUT.13,OUT.14,OUT.15)
  = TV-ALU-HELP_8(CL,A.8,A.9,A.10,A.11,A.12,A.13,A.14,A.15,B.8,B.9,B.10,
                  B.11,B.12,B.13,B.14,B.15,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,
                  MPG.5,MPG.6);
P(P) = AN2(PL,PR);
G(G) = T-CARRY(GL,PR,GR);
END MODULE;

MODULE TV-ALU-HELP_8;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,B.0,B.1,B.2,B.3,B.4,B.5,B.6,B.7,
       MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6;
OUTPUTS P,G,OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7;
LEVEL FUNCTION;
DEFINE
BUFFERMPG(MPG-.0,MPG-.1,MPG-.2,MPG-.3,MPG-.4,MPG-.5,MPG-.6)
  = V-BUF_7(MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6);
LHS(PL,GL,OUT.0,OUT.1,OUT.2,OUT.3)
  = TV-ALU-HELP_4(C,A.0,A.1,A.2,A.3,B.0,B.1,B.2,B.3,MPG-.0,MPG-.1,MPG-.2,
                  MPG-.3,MPG-.4,MPG-.5,MPG-.6);
LHS-CARRY(CL) = T-CARRY(C,PL,GL);
RHS(PR,GR,OUT.4,OUT.5,OUT.6,OUT.7)
  = TV-ALU-HELP_4(CL,A.4,A.5,A.6,A.7,B.4,B.5,B.6,B.7,MPG-.0,MPG-.1,MPG-.2,
                  MPG-.3,MPG-.4,MPG-.5,MPG-.6);
P(P) = AN2(PL,PR);
G(G) = T-CARRY(GL,PR,GR);
END MODULE;

MODULE TV-ALU-HELP_4;
INPUTS C,A.0,A.1,A.2,A.3,B.0,B.1,B.2,B.3,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,
       MPG.6;
OUTPUTS P,G,OUT.0,OUT.1,OUT.2,OUT.3;
LEVEL FUNCTION;
DEFINE
LHS(PL,GL,OUT.0,OUT.1)
  = TV-ALU-HELP_2(C,A.0,A.1,B.0,B.1,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,
                  MPG.6);
LHS-CARRY(CL) = T-CARRY(C,PL,GL);
RHS(PR,GR,OUT.2,OUT.3)
  = TV-ALU-HELP_2(CL,A.2,A.3,B.2,B.3,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,
                  MPG.6);
P(P) = AN2(PL,PR);
G(G) = T-CARRY(GL,PR,GR);
END MODULE;

MODULE TV-ALU-HELP_2;
INPUTS C,A.0,A.1,B.0,B.1,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6;
OUTPUTS P,G,OUT.0,OUT.1;
LEVEL FUNCTION;
DEFINE
LHS(PL,GL,OUT.0)
  = TV-ALU-HELP_1(C,A.0,B.0,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6);
LHS-CARRY(CL) = T-CARRY(C,PL,GL);
RHS(PR,GR,OUT.1)
  = TV-ALU-HELP_1(CL,A.1,B.1,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6);
P(P) = AN2(PL,PR);
G(G) = T-CARRY(GL,PR,GR);
END MODULE;

MODULE TV-ALU-HELP_1;
INPUTS C,A.0,B.0,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6;
OUTPUTS P,G,OUT.0;
LEVEL FUNCTION;
DEFINE
LEAF(P,G,OUT.0)
  = ALU-CELL(C,A.0,B.0,MPG.0,MPG.1,MPG.2,MPG.3,MPG.4,MPG.5,MPG.6);
END MODULE;

MODULE ALU-CELL;
INPUTS C,A,B,GBN,GAN,GA,PB,PAN,PA,M;
OUTPUTS P,G,Z;
LEVEL FUNCTION;
DEFINE
N0(AN) = IVA(A);
N1(BN) = IVA(B);
P0(P) = P-CELL(A,AN,B,PA,PAN,PB);
G0(G) = G-CELL(A,AN,BN,GA,GAN,GBN);
M0(MC) = ND2(C,M);
Z0(Z) = EN3(MC,P,G);
END MODULE;

MODULE P-CELL;
INPUTS A,AN,B,PA,PAN,PB;
OUTPUTS W-3;
LEVEL FUNCTION;
DEFINE
G-2(W-2) = ND2(B,PB);
G-1(W-1) = ND2(AN,PAN);
G-0(W-0) = ND2(A,PA);
G-3(W-3) = ND3(W-0,W-1,W-2);
END MODULE;

MODULE G-CELL;
INPUTS A,AN,BN,GA,GAN,GBN;
OUTPUTS W-3;
LEVEL FUNCTION;
DEFINE
G-2(W-2) = ND2(BN,GBN);
G-1(W-1) = ND2(AN,GAN);
G-0(W-0) = ND2(A,GA);
G-3(W-3) = AN3(W-0,W-1,W-2);
END MODULE;

MODULE V-BUF_7;
INPUTS A.0,A.1,A.2,A.3,A.4,A.5,A.6;
OUTPUTS Y.0,Y.1,Y.2,Y.3,Y.4,Y.5,Y.6;
LEVEL FUNCTION;
DEFINE
G.0(Y.0) = B-BUF(A.0);
G.1(Y.1) = B-BUF(A.1);
G.2(Y.2) = B-BUF(A.2);
G.3(Y.3) = B-BUF(A.3);
G.4(Y.4) = B-BUF(A.4);
G.5(Y.5) = B-BUF(A.5);
G.6(Y.6) = B-BUF(A.6);
END MODULE;

MODULE T-CARRY;
INPUTS C,PROP,GEN;
OUTPUTS Z;
LEVEL FUNCTION;
DEFINE
G0(Z-) = AO6(C,PROP,GEN);
G1(Z) = IVA(Z-);
END MODULE;

MODULE CARRY-OUT-HELP;
INPUTS A0,RESULT,ZERO,OP0,OP1,OP2,OP3;
OUTPUTS W-22;
LEVEL FUNCTION;
DEFINE
G-21(W-21) = IVA(ZERO);
G-16(W-16) = IVA(OP1);
G-17(W-17) = IVA(W-16);
G-14(W-14) = IVA(OP0);
G-15(W-15) = IVA(W-14);
G-18(W-18) = ND2(W-15,W-17);
G-13(W-13) = IVA(OP2);
G-11(W-11) = IVA(OP3);
G-12(W-12) = IVA(W-11);
G-19(W-19) = ND4(W-12,W-13,W-18,A0);
G-9(W-9) = IVA(RESULT);
G-8(W-8) = IVA(W-13);
G-10(W-10) = ND3(W-11,W-8,W-9);
G-3(W-3) = ND2(W-14,W-16);
G-5(W-5) = ND4(W-11,W-3,W-13,RESULT);
G-20(W-20) = ND3(W-5,W-10,W-19);
G-22(W-22) = AN2(W-20,W-21);
END MODULE;

MODULE OVERFLOW-HELP;
INPUTS RN,AN,BN,ZERO,OP0,OP1,OP2,OP3;
OUTPUTS W-83;
LEVEL FUNCTION;
DEFINE
G-77(W-77) = IVA(AN);
G-78(W-78) = IVA(W-77);
G-76(W-76) = IVA(OP2);
G-79(W-79) = ND2(W-76,W-78);
G-72(W-72) = IVA(OP1);
G-75(W-75) = ND3(OP0,W-72,W-78);
G-69(W-69) = IVA(W-76);
G-71(W-71) = ND2(W-69,W-77);
G-80(W-80) = ND3(W-71,W-75,W-79);
G-81(W-81) = IVA(W-80);
G-66(W-66) = IVA(ZERO);
G-63(W-63) = ND3(W-72,W-76,W-78);
G-57(W-57) = EO(W-78,BN);
G-58(W-58) = ND3(OP1,W-76,W-57);
G-64(W-64) = ND2(W-58,W-63);
G-52(W-52) = ND3(W-72,W-69,W-77);
G-47(W-47) = OR3(W-72,W-76,W-57);
G-41(W-41) = IVA(OP3);
G-53(W-53) = ND3(W-41,W-47,W-52);
G-65(W-65) = NR2(W-53,W-64);
G-67(W-67) = ND2(W-65,W-66);
G-82(W-82) = NR2(W-67,W-81);
G-40(W-40) = NR2(W-67,W-80);
G-83(W-83) = MUX21H(W-82,W-40,RN);
END MODULE;

MODULE TV-SHIFT-OR-BUF_32;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,
       A.15,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,A.26,A.27,A.28,
       A.29,A.30,A.31,AN,ZERO,OP0,OP1,OP2,OP3;
OUTPUTS OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,OUT.10,
        OUT.11,OUT.12,OUT.13,OUT.14,OUT.15,OUT.16,OUT.17,OUT.18,OUT.19,
        OUT.20,OUT.21,OUT.22,OUT.23,OUT.24,OUT.25,OUT.26,OUT.27,OUT.28,
        OUT.29,OUT.30,OUT.31;
LEVEL FUNCTION;
DEFINE
CNTL(CTL,SI) = SHIFT-OR-BUF-CNTL(C,AN,ZERO,OP0,OP1,OP2,OP3);
MUX(OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,OUT.10,
    OUT.11,OUT.12,OUT.13,OUT.14,OUT.15,OUT.16,OUT.17,OUT.18,OUT.19,OUT.20,
    OUT.21,OUT.22,OUT.23,OUT.24,OUT.25,OUT.26,OUT.27,OUT.28,OUT.29,OUT.30,
    OUT.31)
  = TV-IF_32(CTL,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,
             A.13,A.14,A.15,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,
             A.25,A.26,A.27,A.28,A.29,A.30,A.31,A.1,A.2,A.3,A.4,A.5,A.6,A.7,
             A.8,A.9,A.10,A.11,A.12,A.13,A.14,A.15,A.16,A.17,A.18,A.19,A.20,
             A.21,A.22,A.23,A.24,A.25,A.26,A.27,A.28,A.29,A.30,A.31,SI);
END MODULE;

MODULE TV-IF_32;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,
       A.15,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,A.26,A.27,A.28,
       A.29,A.30,A.31,B.0,B.1,B.2,B.3,B.4,B.5,B.6,B.7,B.8,B.9,B.10,B.11,B.12,
       B.13,B.14,B.15,B.16,B.17,B.18,B.19,B.20,B.21,B.22,B.23,B.24,B.25,B.26,
       B.27,B.28,B.29,B.30,B.31;
OUTPUTS OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,OUT.10,
        OUT.11,OUT.12,OUT.13,OUT.14,OUT.15,OUT.16,OUT.17,OUT.18,OUT.19,
        OUT.20,OUT.21,OUT.22,OUT.23,OUT.24,OUT.25,OUT.26,OUT.27,OUT.28,
        OUT.29,OUT.30,OUT.31;
LEVEL FUNCTION;
DEFINE
C-BUF(C-BUF) = B-BUF(C);
LEFT(OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,OUT.10,
     OUT.11,OUT.12,OUT.13,OUT.14,OUT.15)
  = TV-IF_16(C-BUF,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,
             A.13,A.14,A.15,B.0,B.1,B.2,B.3,B.4,B.5,B.6,B.7,B.8,B.9,B.10,
             B.11,B.12,B.13,B.14,B.15);
RIGHT(OUT.16,OUT.17,OUT.18,OUT.19,OUT.20,OUT.21,OUT.22,OUT.23,OUT.24,OUT.25,
      OUT.26,OUT.27,OUT.28,OUT.29,OUT.30,OUT.31)
  = TV-IF_16(C-BUF,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,A.26,
             A.27,A.28,A.29,A.30,A.31,B.16,B.17,B.18,B.19,B.20,B.21,B.22,
             B.23,B.24,B.25,B.26,B.27,B.28,B.29,B.30,B.31);
END MODULE;

MODULE TV-IF_16;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,
       A.15,B.0,B.1,B.2,B.3,B.4,B.5,B.6,B.7,B.8,B.9,B.10,B.11,B.12,B.13,B.14,
       B.15;
OUTPUTS OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,OUT.10,
        OUT.11,OUT.12,OUT.13,OUT.14,OUT.15;
LEVEL FUNCTION;
DEFINE
LEFT(OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7)
  = TV-IF_8(C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,B.0,B.1,B.2,B.3,B.4,B.5,B.6,
            B.7);
RIGHT(OUT.8,OUT.9,OUT.10,OUT.11,OUT.12,OUT.13,OUT.14,OUT.15)
  = TV-IF_8(C,A.8,A.9,A.10,A.11,A.12,A.13,A.14,A.15,B.8,B.9,B.10,B.11,B.12,
            B.13,B.14,B.15);
END MODULE;

MODULE TV-IF_8;
INPUTS C,A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,B.0,B.1,B.2,B.3,B.4,B.5,B.6,B.7;
OUTPUTS OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7;
LEVEL FUNCTION;
DEFINE
LEFT(OUT.0,OUT.1,OUT.2,OUT.3) = TV-IF_4(C,A.0,A.1,A.2,A.3,B.0,B.1,B.2,B.3);
RIGHT(OUT.4,OUT.5,OUT.6,OUT.7) = TV-IF_4(C,A.4,A.5,A.6,A.7,B.4,B.5,B.6,B.7);
END MODULE;

MODULE SHIFT-OR-BUF-CNTL;
INPUTS C,AN,ZERO,OP0,OP1,OP2,OP3;
OUTPUTS W-3,W-9;
LEVEL FUNCTION;
DEFINE
G-6(W-6) = IVA(OP1);
G-5(W-5) = IVA(OP0);
G-7(W-7) = AN2(W-5,W-6);
G-8(W-8) = AN2(W-7,C);
G-4(W-4) = AN2(OP0,AN);
G-9(W-9) = OR2(W-4,W-8);
G-1(W-1) = IVA(OP2);
G-2(W-2) = ND2(W-1,OP3);
G-0(W-0) = AN2(OP0,OP1);
G-3(W-3) = OR3(W-0,W-2,ZERO);
END MODULE;

MODULE FAST-ZERO_32;
INPUTS A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,A.15,
       A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,A.26,A.27,A.28,A.29,
       A.30,A.31;
OUTPUTS Z;
LEVEL FUNCTION;
DEFINE
FRONT(ZFRONT)
  = T-OR_34358165488(A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,
                     A.13,A.14,A.15,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,
                     A.24,A.25,A.26,A.27,A.28,A.29);
RESULT(Z) = NR3(ZFRONT,A.30,A.31);
END MODULE;

MODULE T-OR_34358165488;
INPUTS A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14,A.15,
       A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,A.26,A.27,A.28,A.29;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
LEFT(LEFT-OUT)
  = T-NOR_262136(A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,
                 A.13,A.14);
RIGHT(RIGHT-OUT)
  = T-NOR_262136(A.15,A.16,A.17,A.18,A.19,A.20,A.21,A.22,A.23,A.24,A.25,
                 A.26,A.27,A.28,A.29);
OUTPUT(OUT) = ND2(LEFT-OUT,RIGHT-OUT);
END MODULE;

MODULE T-NOR_262136;
INPUTS A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
LEFT(LEFT-OUT) = T-OR_508(A.0,A.1,A.2,A.3,A.4,A.5,A.6);
RIGHT(RIGHT-OUT) = T-OR_8(A.7,A.8,A.9,A.10,A.11,A.12,A.13,A.14);
OUTPUT(OUT) = NR2(LEFT-OUT,RIGHT-OUT);
END MODULE;

MODULE T-OR_508;
INPUTS A.0,A.1,A.2,A.3,A.4,A.5,A.6;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
LEFT(LEFT-OUT) = T-NOR_14(A.0,A.1,A.2);
RIGHT(RIGHT-OUT) = T-NOR_4(A.3,A.4,A.5,A.6);
OUTPUT(OUT) = ND2(LEFT-OUT,RIGHT-OUT);
END MODULE;

MODULE T-NOR_14;
INPUTS A.0,A.1,A.2;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
LEFT(LEFT-OUT) = T-OR_1(A.0);
RIGHT(RIGHT-OUT) = T-OR_2(A.1,A.2);
OUTPUT(OUT) = NR2(LEFT-OUT,RIGHT-OUT);
END MODULE;

MODULE T-OR_1;
INPUTS A.0;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
LEAF(OUT) = B-BUF(A.0);
END MODULE;

MODULE T-OR_8;
INPUTS A.0,A.1,A.2,A.3,A.4,A.5,A.6,A.7;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
LEFT(LEFT-OUT) = T-NOR_4(A.0,A.1,A.2,A.3);
RIGHT(RIGHT-OUT) = T-NOR_4(A.4,A.5,A.6,A.7);
OUTPUT(OUT) = ND2(LEFT-OUT,RIGHT-OUT);
END MODULE;

MODULE T-NOR_4;
INPUTS A.0,A.1,A.2,A.3;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
LEFT(LEFT-OUT) = T-OR_2(A.0,A.1);
RIGHT(RIGHT-OUT) = T-OR_2(A.2,A.3);
OUTPUT(OUT) = NR2(LEFT-OUT,RIGHT-OUT);
END MODULE;

MODULE T-OR_2;
INPUTS A.0,A.1;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
LEAF(OUT) = OR2(A.0,A.1);
END MODULE;

MODULE NEXT-CNTL-STATE;
INPUTS RESET-,DTACK-,HOLD-,RW-,STATE.0,STATE.1,STATE.2,STATE.3,STATE.4,
       I-REG.0,I-REG.1,I-REG.2,I-REG.3,I-REG.4,I-REG.5,I-REG.6,I-REG.7,
       I-REG.8,I-REG.9,I-REG.10,I-REG.11,I-REG.12,I-REG.13,I-REG.14,I-REG.15,
       I-REG.16,I-REG.17,I-REG.18,I-REG.19,I-REG.20,I-REG.21,I-REG.22,
       I-REG.23,I-REG.24,I-REG.25,I-REG.26,I-REG.27,I-REG.28,I-REG.29,
       I-REG.30,I-REG.31,FLAGS.0,FLAGS.1,FLAGS.2,FLAGS.3,PC-REG.0,PC-REG.1,
       PC-REG.2,PC-REG.3,REGS-ADDRESS.0,REGS-ADDRESS.1,REGS-ADDRESS.2,
       REGS-ADDRESS.3;
OUTPUTS NEXT-CNTL-STATE.0,NEXT-CNTL-STATE.1,NEXT-CNTL-STATE.2,
        NEXT-CNTL-STATE.3,NEXT-CNTL-STATE.4,NEXT-CNTL-STATE.5,
        NEXT-CNTL-STATE.6,NEXT-CNTL-STATE.7,NEXT-CNTL-STATE.8,
        NEXT-CNTL-STATE.9,NEXT-CNTL-STATE.10,NEXT-CNTL-STATE.11,
        NEXT-CNTL-STATE.12,NEXT-CNTL-STATE.13,NEXT-CNTL-STATE.14,
        NEXT-CNTL-STATE.15,NEXT-CNTL-STATE.16,NEXT-CNTL-STATE.17,
        NEXT-CNTL-STATE.18,NEXT-CNTL-STATE.19,NEXT-CNTL-STATE.20,
        NEXT-CNTL-STATE.21,NEXT-CNTL-STATE.22,NEXT-CNTL-STATE.23,
        NEXT-CNTL-STATE.24,NEXT-CNTL-STATE.25,NEXT-CNTL-STATE.26,
        NEXT-CNTL-STATE.27,NEXT-CNTL-STATE.28,NEXT-CNTL-STATE.29,
        NEXT-CNTL-STATE.30,NEXT-CNTL-STATE.31,NEXT-CNTL-STATE.32,
        NEXT-CNTL-STATE.33,NEXT-CNTL-STATE.34,NEXT-CNTL-STATE.35,
        NEXT-CNTL-STATE.36,NEXT-CNTL-STATE.37,NEXT-CNTL-STATE.38,
        NEXT-CNTL-STATE.39;
LEVEL FUNCTION;
DEFINE
CONTROL-SIGNALS(A-IMMEDIATE-P,STORE,SET-SOME-FLAGS,DIRECT-A,DIRECT-B,UNARY,
                PRE-DEC-A,PRE-DEC-B,C,ALL-T-REGS-ADDRESS,SIDE-EFFECT-A,
                SIDE-EFFECT-B)
  = CONTROL-LET(I-REG.0,I-REG.1,I-REG.2,I-REG.3,I-REG.4,I-REG.5,I-REG.6,
                I-REG.7,I-REG.8,I-REG.9,I-REG.10,I-REG.11,I-REG.12,I-REG.13,
                I-REG.14,I-REG.15,I-REG.16,I-REG.17,I-REG.18,I-REG.19,
                I-REG.20,I-REG.21,I-REG.22,I-REG.23,I-REG.24,I-REG.25,
                I-REG.26,I-REG.27,I-REG.28,I-REG.29,I-REG.30,I-REG.31,
                FLAGS.0,FLAGS.1,FLAGS.2,FLAGS.3,REGS-ADDRESS.0,
                REGS-ADDRESS.1,REGS-ADDRESS.2,REGS-ADDRESS.3);
NOT-RESET(RESET) = IVA(RESET-);
RESET5X(RESET5X.0,RESET5X.1,RESET5X.2,RESET5X.3,RESET5X.4) = FANOUT-5(RESET);
XSTATE(XSTATE.0,XSTATE.1,XSTATE.2,XSTATE.3,XSTATE.4)
  = V-OR_5(RESET5X.0,RESET5X.1,RESET5X.2,RESET5X.3,RESET5X.4,STATE.0,
           STATE.1,STATE.2,STATE.3,STATE.4);
DSTATE(DECODED-STATE.0,DECODED-STATE.1,DECODED-STATE.2,DECODED-STATE.3,
       DECODED-STATE.4,DECODED-STATE.5,DECODED-STATE.6,DECODED-STATE.7,
       DECODED-STATE.8,DECODED-STATE.9,DECODED-STATE.10,DECODED-STATE.11,
       DECODED-STATE.12,DECODED-STATE.13,DECODED-STATE.14,DECODED-STATE.15,
       DECODED-STATE.16,DECODED-STATE.17,DECODED-STATE.18,DECODED-STATE.19,
       DECODED-STATE.20,DECODED-STATE.21,DECODED-STATE.22,DECODED-STATE.23,
       DECODED-STATE.24,DECODED-STATE.25,DECODED-STATE.26,DECODED-STATE.27,
       DECODED-STATE.28,DECODED-STATE.29,DECODED-STATE.30,DECODED-STATE.31)
  = DECODE-5(XSTATE.0,XSTATE.1,XSTATE.2,XSTATE.3,XSTATE.4);
NXSTATE(NEXT-STATE.0,NEXT-STATE.1,NEXT-STATE.2,NEXT-STATE.3,NEXT-STATE.4,
        NEXT-STATE.5,NEXT-STATE.6,NEXT-STATE.7,NEXT-STATE.8,NEXT-STATE.9,
        NEXT-STATE.10,NEXT-STATE.11,NEXT-STATE.12,NEXT-STATE.13,
        NEXT-STATE.14,NEXT-STATE.15,NEXT-STATE.16,NEXT-STATE.17,
        NEXT-STATE.18,NEXT-STATE.19,NEXT-STATE.20,NEXT-STATE.21,
        NEXT-STATE.22,NEXT-STATE.23,NEXT-STATE.24,NEXT-STATE.25,
        NEXT-STATE.26,NEXT-STATE.27,NEXT-STATE.28,NEXT-STATE.29,
        NEXT-STATE.30,NEXT-STATE.31)
  = NEXT-STATE(DECODED-STATE.0,DECODED-STATE.1,DECODED-STATE.2,
               DECODED-STATE.3,DECODED-STATE.4,DECODED-STATE.5,
               DECODED-STATE.6,DECODED-STATE.7,DECODED-STATE.8,
               DECODED-STATE.9,DECODED-STATE.10,DECODED-STATE.11,
               DECODED-STATE.12,DECODED-STATE.13,DECODED-STATE.14,
               DECODED-STATE.15,DECODED-STATE.16,DECODED-STATE.17,
               DECODED-STATE.18,DECODED-STATE.19,DECODED-STATE.20,
               DECODED-STATE.21,DECODED-STATE.22,DECODED-STATE.23,
               DECODED-STATE.24,DECODED-STATE.25,DECODED-STATE.26,
               DECODED-STATE.27,DECODED-STATE.28,DECODED-STATE.29,
               DECODED-STATE.30,DECODED-STATE.31,STORE,SET-SOME-FLAGS,UNARY,
               DIRECT-A,DIRECT-B,SIDE-EFFECT-A,SIDE-EFFECT-B,
               ALL-T-REGS-ADDRESS,DTACK-,HOLD-);
CVECTOR(NEXT-CNTL-STATE.0,NEXT-CNTL-STATE.1,NEXT-CNTL-STATE.2,
        NEXT-CNTL-STATE.3,NEXT-CNTL-STATE.4,NEXT-CNTL-STATE.5,
        NEXT-CNTL-STATE.6,NEXT-CNTL-STATE.7,NEXT-CNTL-STATE.8,
        NEXT-CNTL-STATE.9,NEXT-CNTL-STATE.10,NEXT-CNTL-STATE.11,
        NEXT-CNTL-STATE.12,NEXT-CNTL-STATE.13,NEXT-CNTL-STATE.14,
        NEXT-CNTL-STATE.15,NEXT-CNTL-STATE.16,NEXT-CNTL-STATE.17,
        NEXT-CNTL-STATE.18,NEXT-CNTL-STATE.19,NEXT-CNTL-STATE.20,
        NEXT-CNTL-STATE.21,NEXT-CNTL-STATE.22,NEXT-CNTL-STATE.23,
        NEXT-CNTL-STATE.24,NEXT-CNTL-STATE.25,NEXT-CNTL-STATE.26,
        NEXT-CNTL-STATE.27,NEXT-CNTL-STATE.28,NEXT-CNTL-STATE.29,
        NEXT-CNTL-STATE.30,NEXT-CNTL-STATE.31,NEXT-CNTL-STATE.32,
        NEXT-CNTL-STATE.33,NEXT-CNTL-STATE.34,NEXT-CNTL-STATE.35,
        NEXT-CNTL-STATE.36,NEXT-CNTL-STATE.37,NEXT-CNTL-STATE.38,
        NEXT-CNTL-STATE.39)
  = CV(NEXT-STATE.0,NEXT-STATE.1,NEXT-STATE.2,NEXT-STATE.3,NEXT-STATE.4,
       NEXT-STATE.5,NEXT-STATE.6,NEXT-STATE.7,NEXT-STATE.8,NEXT-STATE.9,
       NEXT-STATE.10,NEXT-STATE.11,NEXT-STATE.12,NEXT-STATE.13,
       NEXT-STATE.14,NEXT-STATE.15,NEXT-STATE.16,NEXT-STATE.17,
       NEXT-STATE.18,NEXT-STATE.19,NEXT-STATE.20,NEXT-STATE.21,
       NEXT-STATE.22,NEXT-STATE.23,NEXT-STATE.24,NEXT-STATE.25,
       NEXT-STATE.26,NEXT-STATE.27,NEXT-STATE.28,NEXT-STATE.29,
       NEXT-STATE.30,NEXT-STATE.31,I-REG.0,I-REG.1,I-REG.2,I-REG.3,I-REG.10,
       I-REG.11,I-REG.12,I-REG.13,I-REG.24,I-REG.25,I-REG.26,I-REG.27,
       PC-REG.0,PC-REG.1,PC-REG.2,PC-REG.3,REGS-ADDRESS.0,REGS-ADDRESS.1,
       REGS-ADDRESS.2,REGS-ADDRESS.3,I-REG.16,I-REG.17,I-REG.18,I-REG.19,
       STORE,C,A-IMMEDIATE-P,RW-,DIRECT-A,SIDE-EFFECT-A,SIDE-EFFECT-B,
       PRE-DEC-A,PRE-DEC-B);
END MODULE;

MODULE CONTROL-LET;
INPUTS I-REG.0,I-REG.1,I-REG.2,I-REG.3,I-REG.4,I-REG.5,I-REG.6,I-REG.7,
       I-REG.8,I-REG.9,I-REG.10,I-REG.11,I-REG.12,I-REG.13,I-REG.14,I-REG.15,
       I-REG.16,I-REG.17,I-REG.18,I-REG.19,I-REG.20,I-REG.21,I-REG.22,
       I-REG.23,I-REG.24,I-REG.25,I-REG.26,I-REG.27,I-REG.28,I-REG.29,
       I-REG.30,I-REG.31,FLAGS.0,FLAGS.1,FLAGS.2,FLAGS.3,REGS-ADDRESS.0,
       REGS-ADDRESS.1,REGS-ADDRESS.2,REGS-ADDRESS.3;
OUTPUTS A-IMMEDIATE-P,STORE,SET-SOME-FLAGS,DIRECT-A,DIRECT-B,UNARY,PRE-DEC-A,
        PRE-DEC-B,C,ALL-T-REGS-ADDRESS,SIDE-EFFECT-A,SIDE-EFFECT-B;
LEVEL FUNCTION;
DEFINE
G0(A-IMMEDIATE-P) = ID(I-REG.9);
G1(A-IMMEDIATE-P-) = IVA(A-IMMEDIATE-P);
G2(STORE)
  = B-STORE-RESULTP(I-REG.20,I-REG.21,I-REG.22,I-REG.23,FLAGS.0,FLAGS.1,
                    FLAGS.2,FLAGS.3);
G3(SET-SOME-FLAGS) = OR4(I-REG.16,I-REG.17,I-REG.18,I-REG.19);
G4(ALMOST-DIRECT-A,PRE-DEC-A,ALMOST-SIDE-EFFECT-A)
  = DECODE-REG-MODE(I-REG.4,I-REG.5);
G5(DIRECT-B,PRE-DEC-B,SIDE-EFFECT-B) = DECODE-REG-MODE(I-REG.14,I-REG.15);
G6(UNARY) = UNARY-OP-CODE-P(I-REG.24,I-REG.25,I-REG.26,I-REG.27);
G7(C) = ID(FLAGS.3);
G8(ALL-T-REGS-ADDRESS)
  = AN4(REGS-ADDRESS.0,REGS-ADDRESS.1,REGS-ADDRESS.2,REGS-ADDRESS.3);
G9(SIDE-EFFECT-A) = AN2(A-IMMEDIATE-P-,ALMOST-SIDE-EFFECT-A);
GA(DIRECT-A) = OR2(A-IMMEDIATE-P,ALMOST-DIRECT-A);
END MODULE;

MODULE B-STORE-RESULTP;
INPUTS S0,S1,S2,S3,Z,N,V,C;
OUTPUTS RESULT;
LEVEL FUNCTION;
DEFINE
G0(CZ) = OR2(C,Z);
G1(NV) = EO(N,V);
G2(ZNV) = OR2(Z,NV);
G3(MUX) = STORE-RESULTP-MUX(S1,S2,S3,C,V,N,Z,CZ,NV,ZNV);
G4(RESULT) = EO(S0,MUX);
END MODULE;

MODULE STORE-RESULTP-MUX;
INPUTS S0,S1,S2,D0,D1,D2,D3,D4,D5,D6;
OUTPUTS W-13;
LEVEL FUNCTION;
DEFINE
G-10(W-10) = IVA(S0);
G-11(W-11) = ND2(W-10,D6);
G-9(W-9) = AO2(W-10,D4,S0,D5);
G-7(W-7) = IVA(S1);
G-12(W-12) = AO2(W-7,W-9,S1,W-11);
G-5(W-5) = AO2(W-10,D2,S0,D3);
G-3(W-3) = AO2(W-10,D0,S0,D1);
G-6(W-6) = AO2(W-7,W-3,S1,W-5);
G-0(W-0) = IVA(S2);
G-13(W-13) = AO2(W-0,W-6,S2,W-12);
END MODULE;

MODULE DECODE-REG-MODE;
INPUTS M0,M1;
OUTPUTS DIRECT,PRE-DEC,SIDE-EFFECT;
LEVEL FUNCTION;
DEFINE
G0(DIRECT) = NR2(M0,M1);
G1(M1-) = IVA(M1);
G2(PRE-DEC) = NR2(M0,M1-);
G3(SIDE-EFFECT) = ID(M1);
END MODULE;

MODULE UNARY-OP-CODE-P;
INPUTS OP0,OP1,OP2,OP3;
OUTPUTS Z;
LEVEL FUNCTION;
DEFINE
G0(OP0-) = IVA(OP0);
G1(OP1-) = IVA(OP1);
G2(OP2-) = IVA(OP2);
G3(OP3-) = IVA(OP3);
G4(S0) = ND2(OP3-,OP1-);
G5(S1) = ND2(OP2-,OP1-);
G6(S2) = ND3(OP3,OP1,OP0-);
G7(S3) = ND3(OP3,OP2,OP1);
G8(Z) = ND4(S0,S1,S2,S3);
END MODULE;

MODULE FANOUT-5;
INPUTS A;
OUTPUTS Z0,Z1,Z2,Z3,Z4;
LEVEL FUNCTION;
DEFINE
AA(AA) = B-BUF(A);
G0(Z0) = ID(AA);
G1(Z1) = ID(AA);
G2(Z2) = ID(AA);
G3(Z3) = ID(AA);
G4(Z4) = ID(AA);
END MODULE;

MODULE V-OR_5;
INPUTS A.0,A.1,A.2,A.3,A.4,B.0,B.1,B.2,B.3,B.4;
OUTPUTS Y.0,Y.1,Y.2,Y.3,Y.4;
LEVEL FUNCTION;
DEFINE
G.0(Y.0) = OR2(A.0,B.0);
G.1(Y.1) = OR2(A.1,B.1);
G.2(Y.2) = OR2(A.2,B.2);
G.3(Y.3) = OR2(A.3,B.3);
G.4(Y.4) = OR2(A.4,B.4);
END MODULE;

MODULE DECODE-5;
INPUTS S0,S1,S2,S3,S4;
OUTPUTS X00,X10,X20,X30,X01,X11,X21,X31,X02,X12,X22,X32,X03,X13,X23,X33,X04,
        X14,X24,X34,X05,X15,X25,X35,X06,X16,X26,X36,X07,X17,X27,X37;
LEVEL FUNCTION;
DEFINE
GS0-(S0-) = IVA(S0);
GS1-(S1-) = IVA(S1);
GS2-(S2-) = IVA(S2);
GS3-(S3-) = IVA(S3);
GS4-(S4-) = IVA(S4);
GS0(BS0) = IVA(S0-);
GS1(BS1) = IVA(S1-);
GS2(BS2) = IVA(S2-);
GS3(BS3) = IVA(S3-);
GS4(BS4) = IVA(S4-);
GL0(L0) = ND2(S0-,S1-);
GL1(L1) = ND2(BS0,S1-);
GL2(L2) = ND2(S0-,BS1);
GL3(L3) = ND2(BS0,BS1);
GH0(H0) = ND3(S2-,S3-,S4-);
GH1(H1) = ND3(BS2,S3-,S4-);
GH2(H2) = ND3(S2-,BS3,S4-);
GH3(H3) = ND3(BS2,BS3,S4-);
GH4(H4) = ND3(S2-,S3-,BS4);
GH5(H5) = ND3(BS2,S3-,BS4);
GH6(H6) = ND3(S2-,BS3,BS4);
GH7(H7) = ND3(BS2,BS3,BS4);
GX00(X00) = NR2(L0,H0);
GX10(X10) = NR2(L1,H0);
GX20(X20) = NR2(L2,H0);
GX30(X30) = NR2(L3,H0);
GX01(X01) = NR2(L0,H1);
GX11(X11) = NR2(L1,H1);
GX21(X21) = NR2(L2,H1);
GX31(X31) = NR2(L3,H1);
GX02(X02) = NR2(L0,H2);
GX12(X12) = NR2(L1,H2);
GX22(X22) = NR2(L2,H2);
GX32(X32) = NR2(L3,H2);
GX03(X03) = NR2(L0,H3);
GX13(X13) = NR2(L1,H3);
GX23(X23) = NR2(L2,H3);
GX33(X33) = NR2(L3,H3);
GX04(X04) = NR2(L0,H4);
GX14(X14) = NR2(L1,H4);
GX24(X24) = NR2(L2,H4);
GX34(X34) = NR2(L3,H4);
GX05(X05) = NR2(L0,H5);
GX15(X15) = NR2(L1,H5);
GX25(X25) = NR2(L2,H5);
GX35(X35) = NR2(L3,H5);
GX06(X06) = NR2(L0,H6);
GX16(X16) = NR2(L1,H6);
GX26(X26) = NR2(L2,H6);
GX36(X36) = NR2(L3,H6);
GX07(X07) = NR2(L0,H7);
GX17(X17) = NR2(L1,H7);
GX27(X27) = NR2(L2,H7);
GX37(X37) = NR2(L3,H7);
END MODULE;

MODULE NEXT-STATE;
INPUTS S.0,S.1,S.2,S.3,S.4,S.5,S.6,S.7,S.8,S.9,S.10,S.11,S.12,S.13,S.14,S.15,
       S.16,S.17,S.18,S.19,S.20,S.21,S.22,S.23,S.24,S.25,S.26,S.27,S.28,S.29,
       S.30,S.31,STORE,SET-SOME-FLAGS,UNARY,DIRECT-A,DIRECT-B,SIDE-EFFECT-A,
       SIDE-EFFECT-B,ALL-T-REGS-ADDRESS,DTACK-,HOLD-;
OUTPUTS W-17,W-18,W-19,W-22,W-24,W-27,W-29,W-44,W-47,W-48,W-49,W-52,W-61,
        W-62,W-63,W-66,W-74,W-75,W-76,W-79,W-82,W-83,W-89,W-93,W-98,W-99,
        W-112,W-113,W-105,W-106,W-110,W-111;
LEVEL FUNCTION;
DEFINE
R-0(FETCH0) = ID(S.0);
R-1(FETCH1) = ID(S.1);
R-2(FETCH2) = ID(S.2);
R-3(FETCH3) = ID(S.3);
R-4(DECODE) = ID(S.4);
R-5(REGA) = ID(S.5);
R-6(REGB) = ID(S.6);
R-7(UPDATE) = ID(S.7);
R-8(READA0) = ID(S.8);
R-9(READA1) = ID(S.9);
R-10(READA2) = ID(S.10);
R-11(READA3) = ID(S.11);
R-12(READB0) = ID(S.12);
R-13(READB1) = ID(S.13);
R-14(READB2) = ID(S.14);
R-15(READB3) = ID(S.15);
R-16(WRITE0) = ID(S.16);
R-17(WRITE1) = ID(S.17);
R-18(WRITE2) = ID(S.18);
R-19(WRITE3) = ID(S.19);
R-20(SEFA0) = ID(S.20);
R-21(SEFA1) = ID(S.21);
R-22(SEFB0) = ID(S.22);
R-23(SEFB1) = ID(S.23);
R-24(HOLD0) = ID(S.24);
R-25(HOLD1) = ID(S.25);
R-26(V11010) = ID(S.26);
R-27(V11011) = ID(S.27);
R-28(RESET0) = ID(S.28);
R-29(RESET1) = ID(S.29);
R-30(RESET2) = ID(S.30);
R-31(V11111) = ID(S.31);
G-111(W-111) = VSS();
G-109(W-109) = IVA(RESET1);
G-107(W-107) = IVA(ALL-T-REGS-ADDRESS);
G-108(W-108) = ND2(W-107,RESET2);
G-110(W-110) = ND2(W-108,W-109);
G-106(W-106) = ID(RESET0);
G-104(W-104) = IVA(V11010);
G-103(W-103) = IVA(V11011);
G-102(W-102) = IVA(V11111);
G-105(W-105) = ND3(W-102,W-103,W-104);
G-99(W-99) = AN2(HOLD-,HOLD0);
G-96(W-96) = IVA(HOLD-);
G-97(W-97) = ND2(W-96,FETCH1);
G-95(W-95) = ND2(W-96,HOLD0);
G-98(W-98) = ND2(W-95,W-97);
G-91(W-91) = AN2(SIDE-EFFECT-B,UNARY);
G-92(W-92) = ND2(W-91,UPDATE);
G-90(W-90) = IVA(SEFB0);
G-93(W-93) = ND2(W-90,W-92);
G-86(W-86) = OR2(STORE,SET-SOME-FLAGS);
G-87(W-87) = IVA(W-86);
G-85(W-85) = IVA(SIDE-EFFECT-A);
G-88(W-88) = ND4(SIDE-EFFECT-B,W-85,W-87,DECODE);
G-84(W-84) = ND2(SIDE-EFFECT-B,SEFA1);
G-89(W-89) = ND2(W-84,W-88);
G-83(W-83) = ID(SEFA0);
G-82(W-82) = AN3(SIDE-EFFECT-A,W-87,DECODE);
G-78(W-78) = IVA(WRITE2);
G-77(W-77) = ND2(DTACK-,WRITE3);
G-79(W-79) = ND2(W-77,W-78);
G-76(W-76) = ID(WRITE1);
G-75(W-75) = ID(WRITE0);
G-72(W-72) = IVA(DIRECT-B);
G-73(W-73) = ND3(STORE,W-72,REGA);
G-70(W-70) = IVA(DTACK-);
G-71(W-71) = ND5(STORE,UNARY,W-72,W-70,READA3);
G-68(W-68) = ND3(STORE,W-70,READB3);
G-74(W-74) = ND3(W-68,W-71,W-73);
G-65(W-65) = IVA(READB2);
G-64(W-64) = ND2(DTACK-,READB3);
G-66(W-66) = ND2(W-64,W-65);
G-63(W-63) = ID(READB1);
G-62(W-62) = ID(READB0);
G-57(W-57) = OR2(DIRECT-B,UNARY);
G-58(W-58) = IVA(W-57);
G-60(W-60) = ND4(W-58,DIRECT-A,W-86,DECODE);
G-53(W-53) = IVA(UNARY);
G-56(W-56) = ND4(W-53,W-72,W-70,READA3);
G-61(W-61) = ND2(W-56,W-60);
G-51(W-51) = IVA(READA2);
G-50(W-50) = ND2(DTACK-,READA3);
G-52(W-52) = ND2(W-50,W-51);
G-49(W-49) = ID(READA1);
G-48(W-48) = ID(READA0);
G-45(W-45) = IVA(DIRECT-A);
G-47(W-47) = AN3(W-45,W-86,DECODE);
G-43(W-43) = ND3(UNARY,DIRECT-B,REGA);
G-40(W-40) = IVA(STORE);
G-42(W-42) = ND3(W-40,W-72,REGA);
G-39(W-39) = IVA(REGB);
G-38(W-38) = ND3(DIRECT-B,W-70,READA3);
G-36(W-36) = ND5(W-40,UNARY,W-72,W-70,READA3);
G-32(W-32) = ND3(W-40,W-70,READB3);
G-44(W-44) = ND6(W-32,W-36,W-38,W-39,W-42,W-43);
G-29(W-29) = AN3(W-53,DIRECT-B,REGA);
G-27(W-27) = AN4(W-57,DIRECT-A,W-86,DECODE);
G-24(W-24) = AN2(W-70,FETCH3);
G-21(W-21) = IVA(FETCH2);
G-20(W-20) = ND2(DTACK-,FETCH3);
G-22(W-22) = ND2(W-20,W-21);
G-19(W-19) = AN2(HOLD-,FETCH1);
G-18(W-18) = ID(FETCH0);
G-11(W-11) = IVA(SIDE-EFFECT-B);
G-15(W-15) = ND4(W-11,W-85,W-87,DECODE);
G-9(W-9) = IVA(W-91);
G-10(W-10) = ND2(W-9,UPDATE);
G-7(W-7) = ND2(W-70,WRITE3);
G-16(W-16) = AN3(W-7,W-10,W-15);
G-4(W-4) = ND2(W-11,SEFA1);
G-2(W-2) = IVA(SEFB1);
G-1(W-1) = IVA(HOLD1);
G-0(W-0) = ND2(ALL-T-REGS-ADDRESS,RESET2);
G-5(W-5) = AN4(W-0,W-1,W-2,W-4);
G-17(W-17) = ND2(W-5,W-16);
G-112(W-112) = ID(W-111);
G-113(W-113) = ID(W-111);
END MODULE;

MODULE CV;
INPUTS DECODED-STATE.0,DECODED-STATE.1,DECODED-STATE.2,DECODED-STATE.3,
       DECODED-STATE.4,DECODED-STATE.5,DECODED-STATE.6,DECODED-STATE.7,
       DECODED-STATE.8,DECODED-STATE.9,DECODED-STATE.10,DECODED-STATE.11,
       DECODED-STATE.12,DECODED-STATE.13,DECODED-STATE.14,DECODED-STATE.15,
       DECODED-STATE.16,DECODED-STATE.17,DECODED-STATE.18,DECODED-STATE.19,
       DECODED-STATE.20,DECODED-STATE.21,DECODED-STATE.22,DECODED-STATE.23,
       DECODED-STATE.24,DECODED-STATE.25,DECODED-STATE.26,DECODED-STATE.27,
       DECODED-STATE.28,DECODED-STATE.29,DECODED-STATE.30,DECODED-STATE.31,
       RN-A.0,RN-A.1,RN-A.2,RN-A.3,RN-B.0,RN-B.1,RN-B.2,RN-B.3,OP-CODE.0,
       OP-CODE.1,OP-CODE.2,OP-CODE.3,PC-REG.0,PC-REG.1,PC-REG.2,PC-REG.3,
       REGS-ADDRESS.0,REGS-ADDRESS.1,REGS-ADDRESS.2,REGS-ADDRESS.3,
       SET-FLAGS.0,SET-FLAGS.1,SET-FLAGS.2,SET-FLAGS.3,STORE,C,A-IMMEDIATE-P,
       RW-,DIRECT-A,SIDE-EFFECT-A,SIDE-EFFECT-B,PRE-DEC-A,PRE-DEC-B;
OUTPUTS NEW-RW-,STROBE-,HDACK-,WE-REGS,WE-A-REG,WE-B-REG,WE-I-REG,
        WE-DATA-OUT,WE-ADDR-OUT,WE-HOLD-,WE-PC-REG,DATA-IN-SELECT,
        DEC-ADDR-OUT,SELECT-IMMEDIATE,ALU-C,ALU-ZERO,STATE.0,STATE.1,STATE.2,
        STATE.3,STATE.4,WE-FLAGS.0,WE-FLAGS.1,WE-FLAGS.2,WE-FLAGS.3,
        NEW-REGS-ADDRESS.0,NEW-REGS-ADDRESS.1,NEW-REGS-ADDRESS.2,
        NEW-REGS-ADDRESS.3,ALU-OP.0,ALU-OP.1,ALU-OP.2,ALU-OP.3,ALU-MPG.0,
        ALU-MPG.1,ALU-MPG.2,ALU-MPG.3,ALU-MPG.4,ALU-MPG.5,ALU-MPG.6;
LEVEL FUNCTION;
DEFINE
G-FETCH0(FETCH0) = ID(DECODED-STATE.0);
G-FETCH1(FETCH1) = ID(DECODED-STATE.1);
G-FETCH2(FETCH2) = ID(DECODED-STATE.2);
G-FETCH3(FETCH3) = ID(DECODED-STATE.3);
G-DECODE(DECODE) = ID(DECODED-STATE.4);
G-REGA(REGA) = ID(DECODED-STATE.5);
G-REGB(REGB) = ID(DECODED-STATE.6);
G-UPDATE(UPDATE) = ID(DECODED-STATE.7);
G-READA0(READA0) = ID(DECODED-STATE.8);
G-READA1(READA1) = ID(DECODED-STATE.9);
G-READA2(READA2) = ID(DECODED-STATE.10);
G-READA3(READA3) = ID(DECODED-STATE.11);
G-READB0(READB0) = ID(DECODED-STATE.12);
G-READB1(READB1) = ID(DECODED-STATE.13);
G-READB2(READB2) = ID(DECODED-STATE.14);
G-READB3(READB3) = ID(DECODED-STATE.15);
G-WRITE0(WRITE0) = ID(DECODED-STATE.16);
G-WRITE1(WRITE1) = ID(DECODED-STATE.17);
G-WRITE2(WRITE2) = ID(DECODED-STATE.18);
G-WRITE3(WRITE3) = ID(DECODED-STATE.19);
G-SEFA0(SEFA0) = ID(DECODED-STATE.20);
G-SEFA1(SEFA1) = ID(DECODED-STATE.21);
G-SEFB0(SEFB0) = ID(DECODED-STATE.22);
G-SEFB1(SEFB1) = ID(DECODED-STATE.23);
G-HOLD0(HOLD0) = ID(DECODED-STATE.24);
G-HOLD1(HOLD1) = ID(DECODED-STATE.25);
G-V11010(V11010) = ID(DECODED-STATE.26);
G-V11011(V11011) = ID(DECODED-STATE.27);
G-RESET0(RESET0) = ID(DECODED-STATE.28);
G-RESET1(RESET1) = ID(DECODED-STATE.29);
G-RESET2(RESET2) = ID(DECODED-STATE.30);
G-V11111(V11111) = ID(DECODED-STATE.31);
G0(STORE-) = IVA(STORE);
G1(ALU-ZERO) = OR4(FETCH0,RESET0,RESET1,RESET2);
G2(ALU-SWAP) = OR3(READB2,WRITE1,SEFB1);
G3(INCDECA) = OR2(READA1,SEFA1);
G4(S4) = NR4(FETCH2,INCDECA,ALU-SWAP,ALU-ZERO);
G5(S5) = ND2(INCDECA,PRE-DEC-A);
G6(S6) = ND2(ALU-SWAP,PRE-DEC-B);
G7(S7) = ND2(S5,S6);
G8(ALU-OP.0,ALU-OP.1,ALU-OP.2,ALU-OP.3)
  = SELECT-OP-CODE(S4,S7,OP-CODE.0,OP-CODE.1,OP-CODE.2,OP-CODE.3);
G10(S10) = IVA(RW-);
G11(S11) = ND2(S10,FETCH0);
G12(S12) = NR3(WRITE1,WRITE2,WRITE3);
G13(NEW-RW-) = AN2(S11,S12);
G14(STROBE-) = NR8(FETCH2,FETCH3,READA2,READA3,READB2,READB3,WRITE2,WRITE3);
G15(HDACK-) = IVA(HOLD0);
G17(S17) = ND2(STORE,UPDATE);
G18(S18) = ND2(SIDE-EFFECT-A,READA1);
G19(S19) = ND3(STORE-,SIDE-EFFECT-B,READB2);
G20(S20) = ND2(SIDE-EFFECT-B,WRITE1);
G21(S21) = NR5(FETCH2,SEFA1,SEFB1,RESET0,RESET2);
G22(WE-REGS) = ND5(S17,S18,S19,S20,S21);
G23(S23) = ND2(DIRECT-A,READB1);
G24(S24) = NR6(FETCH0,REGA,READA0,READA3,SEFA0,RESET1);
G25(WE-A-REG) = ND2(S23,S24);
G26(S26) = NR4(REGB,UPDATE,READA2,READB0);
G27(S27) = NR4(READB3,WRITE0,SEFB0,RESET1);
G28(WE-B-REG) = ND2(S26,S27);
G29(WE-I-REG) = OR2(FETCH3,RESET1);
G30(WE-DATA-OUT) = OR2(WRITE0,RESET0);
G31(S31) = NR3(FETCH0,READA0,READB0);
G32(S32) = NR2(WRITE0,RESET1);
G33(WE-ADDR-OUT) = ND2(S31,S32);
G34(WE-HOLD-) = OR3(FETCH0,HOLD0,RESET0);
G35(WE-PC-REG) = OR2(HOLD0,RESET0);
G36(DATA-IN-SELECT) = OR3(FETCH3,READA3,READB3);
G37(S37) = ND2(PRE-DEC-A,READA0);
G38(S38) = OR2(READB0,WRITE0);
G39(S39) = ND2(PRE-DEC-B,S38);
G40(DEC-ADDR-OUT) = ND2(S37,S39);
G41(S41) = OR2(REGA,READB1);
G42(SELECT-IMMEDIATE) = AN2(A-IMMEDIATE-P,S41);
G43(ALU-C) = CARRY-IN-HELP(C,ALU-ZERO,ALU-OP.0,ALU-OP.1,ALU-OP.2,ALU-OP.3);
G44(STATE.0,STATE.1,STATE.2,STATE.3,STATE.4)
  = ENCODE-32(DECODED-STATE.0,DECODED-STATE.1,DECODED-STATE.2,
              DECODED-STATE.3,DECODED-STATE.4,DECODED-STATE.5,
              DECODED-STATE.6,DECODED-STATE.7,DECODED-STATE.8,
              DECODED-STATE.9,DECODED-STATE.10,DECODED-STATE.11,
              DECODED-STATE.12,DECODED-STATE.13,DECODED-STATE.14,
              DECODED-STATE.15,DECODED-STATE.16,DECODED-STATE.17,
              DECODED-STATE.18,DECODED-STATE.19,DECODED-STATE.20,
              DECODED-STATE.21,DECODED-STATE.22,DECODED-STATE.23,
              DECODED-STATE.24,DECODED-STATE.25,DECODED-STATE.26,
              DECODED-STATE.27,DECODED-STATE.28,DECODED-STATE.29,
              DECODED-STATE.30,DECODED-STATE.31);
G45(FANOUT-RESET0.0,FANOUT-RESET0.1,FANOUT-RESET0.2,FANOUT-RESET0.3)
  = FANOUT-4(RESET0);
G46(S46) = NR2(UPDATE,WRITE0);
G47(WE-FLAGS.0,WE-FLAGS.1,WE-FLAGS.2,WE-FLAGS.3)
  = TV-IF_4(S46,FANOUT-RESET0.0,FANOUT-RESET0.1,FANOUT-RESET0.2,
            FANOUT-RESET0.3,SET-FLAGS.0,SET-FLAGS.1,SET-FLAGS.2,SET-FLAGS.3);
G48(S48) = NR3(REGA,READA0,READA1);
G49(S49) = NR3(READB1,SEFA0,SEFA1);
G50(SELECT-RN-A) = ND2(S48,S49);
G51(S51) = NR5(REGB,UPDATE,READA2,READB0,READB2);
G52(S52) = NR4(WRITE0,WRITE1,SEFB0,SEFB1);
G53(SELECT-RN-B) = ND2(S51,S52);
G54(SELECT-ALL-F) = OR2(RESET0,RESET1);
G55(V-INC-REGS-ADDRESS.0,V-INC-REGS-ADDRESS.1,V-INC-REGS-ADDRESS.2,
    V-INC-REGS-ADDRESS.3)
  = V-INC4(REGS-ADDRESS.0,REGS-ADDRESS.1,REGS-ADDRESS.2,REGS-ADDRESS.3);
G56(S56.0,S56.1,S56.2,S56.3)
  = TV-IF_4(RESET2,V-INC-REGS-ADDRESS.0,V-INC-REGS-ADDRESS.1,
            V-INC-REGS-ADDRESS.2,V-INC-REGS-ADDRESS.3,PC-REG.0,PC-REG.1,
            PC-REG.2,PC-REG.3);
G57(S57.0,S57.1,S57.2,S57.3) = V-IF-F-4(SELECT-ALL-F,S56.0,S56.1,S56.2,S56.3);
G58(S58.0,S58.1,S58.2,S58.3)
  = TV-IF_4(SELECT-RN-B,RN-B.0,RN-B.1,RN-B.2,RN-B.3,S57.0,S57.1,S57.2,S57.3);
G59(NEW-REGS-ADDRESS.0,NEW-REGS-ADDRESS.1,NEW-REGS-ADDRESS.2,
    NEW-REGS-ADDRESS.3)
  = TV-IF_4(SELECT-RN-A,RN-A.0,RN-A.1,RN-A.2,RN-A.3,S58.0,S58.1,S58.2,S58.3);
G60(ALU-MPG.0,ALU-MPG.1,ALU-MPG.2,ALU-MPG.3,ALU-MPG.4,ALU-MPG.5,ALU-MPG.6)
  = MPG(ALU-ZERO,ALU-SWAP,ALU-OP.0,ALU-OP.1,ALU-OP.2,ALU-OP.3);
END MODULE;

MODULE SELECT-OP-CODE;
INPUTS SELECT,DEC,OP0,OP1,OP2,OP3;
OUTPUTS Z0,Z1,Z2,Z3;
LEVEL FUNCTION;
DEFINE
I0(OP0-) = IVA(OP0);
G0(Z0) = ND2(SELECT,OP0-);
G1(Z1) = AN2(SELECT,OP1);
G2(Z2) = MUX21H(DEC,OP2,SELECT);
G3(Z3) = AN2(SELECT,OP3);
END MODULE;

MODULE TV-IF_4;
INPUTS C,A.0,A.1,A.2,A.3,B.0,B.1,B.2,B.3;
OUTPUTS OUT.0,OUT.1,OUT.2,OUT.3;
LEVEL FUNCTION;
DEFINE
C-BUF(C-BUF) = B-BUF(C);
LEFT(OUT.0,OUT.1) = TV-IF_2(C-BUF,A.0,A.1,B.0,B.1);
RIGHT(OUT.2,OUT.3) = TV-IF_2(C-BUF,A.2,A.3,B.2,B.3);
END MODULE;

MODULE TV-IF_2;
INPUTS C,A.0,A.1,B.0,B.1;
OUTPUTS OUT.0,OUT.1;
LEVEL FUNCTION;
DEFINE
LEFT(OUT.0) = TV-IF_1(C,A.0,B.0);
RIGHT(OUT.1) = TV-IF_1(C,A.1,B.1);
END MODULE;

MODULE TV-IF_1;
INPUTS C,A.0,B.0;
OUTPUTS OUT.0;
LEVEL FUNCTION;
DEFINE
LEAF(OUT.0) = MUX21H(B.0,A.0,C);
END MODULE;

MODULE CARRY-IN-HELP;
INPUTS CIN,Z,OP0IN,OP1IN,OP2IN,OP3IN;
OUTPUTS COUT;
LEVEL FUNCTION;
DEFINE
G0(C-,C) = IVDA(CIN);
G1(OP0-,OP0) = IVDA(OP0IN);
G2(OP1-,OP1) = IVDA(OP1IN);
G3(OP2-,OP2) = IVDA(OP2IN);
G4(OP3-,OP3) = IVDA(OP3IN);
G5(S5) = ND3(OP1-,OP2-,OP3-);
G6(S6) = ND3(OP0-,OP1-,OP2);
G7(S7) = ND3(OP0,OP1,OP2);
G8(S8) = ND3(S5,S6,S7);
G9(S9) = ND2(OP3,C);
G10(S10) = ND3(OP0-,OP2-,C);
G11(S11) = ND3(OP0-,OP2,C-);
G12(S12) = ND3(S9,S10,S11);
G13(COUT) = OR2(S8,S12);
END MODULE;

MODULE ENCODE-32;
INPUTS S0,S1,S2,S3,S4,S5,S6,S7,S8,S9,S10,S11,S12,S13,S14,S15,S16,S17,S18,S19,
       S20,S21,S22,S23,S24,S25,S26,S27,S28,S29,S30,S31;
OUTPUTS W-4,W-9,W-14,W-19,W-24;
LEVEL FUNCTION;
DEFINE
G-23(W-23) = NR3(S28,S29,S30);
G-22(W-22) = NR2(S24,S25);
G-21(W-21) = NR4(S20,S21,S22,S23);
G-20(W-20) = NR4(S16,S17,S18,S19);
G-24(W-24) = ND4(W-20,W-21,W-22,W-23);
G-16(W-16) = NR4(S12,S13,S14,S15);
G-15(W-15) = NR4(S8,S9,S10,S11);
G-19(W-19) = ND4(W-15,W-16,W-22,W-23);
G-10(W-10) = NR4(S4,S5,S6,S7);
G-14(W-14) = ND4(W-10,W-16,W-21,W-23);
G-8(W-8) = IVA(S30);
G-7(W-7) = NR4(S18,S19,S22,S23);
G-6(W-6) = NR4(S10,S11,S14,S15);
G-5(W-5) = NR4(S2,S3,S6,S7);
G-9(W-9) = ND4(W-5,W-6,W-7,W-8);
G-3(W-3) = NR2(S25,S29);
G-2(W-2) = NR4(S17,S19,S21,S23);
G-1(W-1) = NR4(S9,S11,S13,S15);
G-0(W-0) = NR4(S1,S3,S5,S7);
G-4(W-4) = ND4(W-0,W-1,W-2,W-3);
END MODULE;

MODULE FANOUT-4;
INPUTS A;
OUTPUTS Z0,Z1,Z2,Z3;
LEVEL FUNCTION;
DEFINE
AA(AA) = B-BUF(A);
G0(Z0) = ID(AA);
G1(Z1) = ID(AA);
G2(Z2) = ID(AA);
G3(Z3) = ID(AA);
END MODULE;

MODULE V-INC4;
INPUTS A0,A1,A2,A3;
OUTPUTS W-10,W-3,W-8,W-14;
LEVEL FUNCTION;
DEFINE
G-12(W-12) = IVA(A2);
G-11(W-11) = IVA(A1);
G-10(W-10) = IVA(A0);
G-13(W-13) = NR3(W-10,W-11,W-12);
G-9(W-9) = IVA(A3);
G-14(W-14) = EN(W-9,W-13);
G-7(W-7) = NR2(W-10,W-11);
G-8(W-8) = EN(W-12,W-7);
G-3(W-3) = EO(W-11,W-10);
END MODULE;

MODULE V-IF-F-4;
INPUTS C,A0,A1,A2,A3;
OUTPUTS Z0,Z1,Z2,Z3;
LEVEL FUNCTION;
DEFINE
CB(C-) = IVA(C);
G0(Z0) = AN2(C-,A0);
G1(Z1) = AN2(C-,A1);
G2(Z2) = AN2(C-,A2);
G3(Z3) = AN2(C-,A3);
END MODULE;

MODULE MPG;
INPUTS ZERO,SWAP,OP0,OP1,OP2,OP3;
OUTPUTS GBN,GAN,GA,PB,PAN,PA,MODE;
LEVEL FUNCTION;
DEFINE
M(MODE) = DECODE-MODE(OP0,OP1,OP2,OP3);
P(PB,PAN,PA) = DECODE-PROP(ZERO,SWAP,OP0,OP1,OP2,OP3);
G(GBN,GAN,GA) = DECODE-GEN(ZERO,SWAP,OP0,OP1,OP2,OP3);
END MODULE;

MODULE DECODE-MODE;
INPUTS OP0,OP1,OP2,OP3;
OUTPUTS W-1;
LEVEL FUNCTION;
DEFINE
G-0(W-0) = NR3(OP0,OP1,OP2);
G-1(W-1) = NR2(W-0,OP3);
END MODULE;

MODULE DECODE-PROP;
INPUTS ZERO,SWAP,OP0,OP1,OP2,OP3;
OUTPUTS W-16,W-24,W-48;
LEVEL FUNCTION;
DEFINE
G-47(W-47) = IVA(ZERO);
G-44(W-44) = IVA(OP3);
G-42(W-42) = IVA(OP2);
G-43(W-43) = IVA(W-42);
G-41(W-41) = IVA(OP1);
G-39(W-39) = IVA(OP0);
G-40(W-40) = IVA(W-39);
G-45(W-45) = ND4(W-40,W-41,W-43,W-44);
G-34(W-34) = IVA(SWAP);
G-35(W-35) = IVA(W-34);
G-37(W-37) = ND2(W-35,W-44);
G-38(W-38) = ND2(W-42,W-37);
G-30(W-30) = IVA(W-41);
G-31(W-31) = EN(W-40,W-30);
G-26(W-26) = IVA(W-44);
G-32(W-32) = ND2(W-26,W-31);
G-46(W-46) = ND3(W-32,W-38,W-45);
G-48(W-48) = AN2(W-46,W-47);
G-22(W-22) = NR2(W-40,W-41);
G-23(W-23) = NR2(W-44,W-22);
G-24(W-24) = NR2(W-42,W-23);
G-15(W-15) = ND3(W-42,W-44,W-35);
G-10(W-10) = ND2(W-30,W-44);
G-6(W-6) = ND4(W-39,W-41,W-43,W-26);
G-16(W-16) = ND3(W-6,W-10,W-15);
END MODULE;

MODULE DECODE-GEN;
INPUTS ZERO,SWAP,OP0,OP1,OP2,OP3;
OUTPUTS W-22,W-41,W-66;
LEVEL FUNCTION;
DEFINE
G-64(W-64) = IVA(ZERO);
G-65(W-65) = IVA(W-64);
G-61(W-61) = IVA(OP3);
G-60(W-60) = IVA(OP2);
G-58(W-58) = IVA(OP1);
G-59(W-59) = IVA(W-58);
G-62(W-62) = ND3(W-59,W-60,W-61);
G-56(W-56) = IVA(W-60);
G-52(W-52) = IVA(OP0);
G-53(W-53) = IVA(W-52);
G-57(W-57) = ND3(W-53,W-58,W-56);
G-50(W-50) = EO(W-59,W-56);
G-45(W-45) = IVA(W-61);
G-51(W-51) = ND3(W-53,W-45,W-50);
G-63(W-63) = ND3(W-51,W-57,W-62);
G-66(W-66) = NR2(W-63,W-65);
G-35(W-35) = IVA(SWAP);
G-36(W-36) = ND2(W-58,W-35);
G-37(W-37) = ND3(W-56,W-61,W-36);
G-30(W-30) = ND4(W-53,W-59,W-60,W-45);
G-38(W-38) = ND2(W-30,W-37);
G-41(W-41) = NR2(W-38,W-65);
G-22(W-22) = ND3(W-51,W-37,W-62);
END MODULE;

MODULE TTL-INPUT-PADS_4;
INPUTS PI,IN.0,IN.1,IN.2,IN.3;
OUTPUTS PO.3,B-OUT.0,B-OUT.1,B-OUT.2,B-OUT.3;
LEVEL FUNCTION;
DEFINE
G.0(OUT.0,PO.0) = &TLCHT(IN.0,PI);
B.0(B-OUT.0) = B-BUF(OUT.0);
G.1(OUT.1,PO.1) = &TLCHT(IN.1,PO.0);
B.1(B-OUT.1) = B-BUF(OUT.1);
G.2(OUT.2,PO.2) = &TLCHT(IN.2,PO.1);
B.2(B-OUT.2) = B-BUF(OUT.2);
G.3(OUT.3,PO.3) = &TLCHT(IN.3,PO.2);
B.3(B-OUT.3) = B-BUF(OUT.3);
END MODULE;

MODULE TTL-TRI-OUTPUT-PADS_32;
INPUTS ENABLE,IN.0,IN.1,IN.2,IN.3,IN.4,IN.5,IN.6,IN.7,IN.8,IN.9,IN.10,IN.11,
       IN.12,IN.13,IN.14,IN.15,IN.16,IN.17,IN.18,IN.19,IN.20,IN.21,IN.22,
       IN.23,IN.24,IN.25,IN.26,IN.27,IN.28,IN.29,IN.30,IN.31;
OUTPUTS OUT.0,OUT.1,OUT.2,OUT.3,OUT.4,OUT.5,OUT.6,OUT.7,OUT.8,OUT.9,OUT.10,
        OUT.11,OUT.12,OUT.13,OUT.14,OUT.15,OUT.16,OUT.17,OUT.18,OUT.19,
        OUT.20,OUT.21,OUT.22,OUT.23,OUT.24,OUT.25,OUT.26,OUT.27,OUT.28,
        OUT.29,OUT.30,OUT.31;
LEVEL FUNCTION;
DEFINE
ENABLE-BUFFER(ENABLE-BUF) = B-BUF-PWR(ENABLE);
G.0(OUT.0) = &BT8RP(IN.0,ENABLE-BUF);
G.1(OUT.1) = &BT8RP(IN.1,ENABLE-BUF);
G.2(OUT.2) = &BT8RP(IN.2,ENABLE-BUF);
G.3(OUT.3) = &BT8RP(IN.3,ENABLE-BUF);
G.4(OUT.4) = &BT8RP(IN.4,ENABLE-BUF);
G.5(OUT.5) = &BT8RP(IN.5,ENABLE-BUF);
G.6(OUT.6) = &BT8RP(IN.6,ENABLE-BUF);
G.7(OUT.7) = &BT8RP(IN.7,ENABLE-BUF);
G.8(OUT.8) = &BT8RP(IN.8,ENABLE-BUF);
G.9(OUT.9) = &BT8RP(IN.9,ENABLE-BUF);
G.10(OUT.10) = &BT8RP(IN.10,ENABLE-BUF);
G.11(OUT.11) = &BT8RP(IN.11,ENABLE-BUF);
G.12(OUT.12) = &BT8RP(IN.12,ENABLE-BUF);
G.13(OUT.13) = &BT8RP(IN.13,ENABLE-BUF);
G.14(OUT.14) = &BT8RP(IN.14,ENABLE-BUF);
G.15(OUT.15) = &BT8RP(IN.15,ENABLE-BUF);
G.16(OUT.16) = &BT8RP(IN.16,ENABLE-BUF);
G.17(OUT.17) = &BT8RP(IN.17,ENABLE-BUF);
G.18(OUT.18) = &BT8RP(IN.18,ENABLE-BUF);
G.19(OUT.19) = &BT8RP(IN.19,ENABLE-BUF);
G.20(OUT.20) = &BT8RP(IN.20,ENABLE-BUF);
G.21(OUT.21) = &BT8RP(IN.21,ENABLE-BUF);
G.22(OUT.22) = &BT8RP(IN.22,ENABLE-BUF);
G.23(OUT.23) = &BT8RP(IN.23,ENABLE-BUF);
G.24(OUT.24) = &BT8RP(IN.24,ENABLE-BUF);
G.25(OUT.25) = &BT8RP(IN.25,ENABLE-BUF);
G.26(OUT.26) = &BT8RP(IN.26,ENABLE-BUF);
G.27(OUT.27) = &BT8RP(IN.27,ENABLE-BUF);
G.28(OUT.28) = &BT8RP(IN.28,ENABLE-BUF);
G.29(OUT.29) = &BT8RP(IN.29,ENABLE-BUF);
G.30(OUT.30) = &BT8RP(IN.30,ENABLE-BUF);
G.31(OUT.31) = &BT8RP(IN.31,ENABLE-BUF);
END MODULE;

MODULE B-BUF-PWR;
INPUTS IN;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
G0(OUT-) = IVA(IN);
G1(OUT) = B4IP(OUT-);
END MODULE;

MODULE TTL-OUTPUT-PADS_4;
INPUTS IN.0,IN.1,IN.2,IN.3;
OUTPUTS OUT.0,OUT.1,OUT.2,OUT.3;
LEVEL FUNCTION;
DEFINE
B.0(B-IN.0) = B-BUF(IN.0);
G.0(OUT.0) = &B8RP(B-IN.0);
B.1(B-IN.1) = B-BUF(IN.1);
G.1(OUT.1) = &B8RP(B-IN.1);
B.2(B-IN.2) = B-BUF(IN.2);
G.2(OUT.2) = &B8RP(B-IN.2);
B.3(B-IN.3) = B-BUF(IN.3);
G.3(OUT.3) = &B8RP(B-IN.3);
END MODULE;

MODULE TTL-OUTPUT-PADS_5;
INPUTS IN.0,IN.1,IN.2,IN.3,IN.4;
OUTPUTS OUT.0,OUT.1,OUT.2,OUT.3,OUT.4;
LEVEL FUNCTION;
DEFINE
B.0(B-IN.0) = B-BUF(IN.0);
G.0(OUT.0) = &B8RP(B-IN.0);
B.1(B-IN.1) = B-BUF(IN.1);
G.1(OUT.1) = &B8RP(B-IN.1);
B.2(B-IN.2) = B-BUF(IN.2);
G.2(OUT.2) = &B8RP(B-IN.2);
B.3(B-IN.3) = B-BUF(IN.3);
G.3(OUT.3) = &B8RP(B-IN.3);
B.4(B-IN.4) = B-BUF(IN.4);
G.4(OUT.4) = &B8RP(B-IN.4);
END MODULE;

MODULE B-BUF;
INPUTS IN;
OUTPUTS OUT;
LEVEL FUNCTION;
DEFINE
G0(OUT-,OUT) = IVDA(IN);
END MODULE;

MODULE RAM-ENABLE-CIRCUIT;
INPUTS CLK,TEST-REGFILE-,DISABLE-REGFILE-,WE;
OUTPUTS Z;
LEVEL FUNCTION;
DEFINE
G0(CLK-10) = DEL10(CLK);
G1(TEST-REGFILE) = IVA(TEST-REGFILE-);
G2(GATE-CLK) = OR2(CLK-10,TEST-REGFILE);
G3(Z) = ND3P(WE,DISABLE-REGFILE-,GATE-CLK);
END MODULE;

MODULE ID;
INPUTS A;
OUTPUTS Z;
LEVEL FUNCTION;
DEFINE
Z = (A);
END MODULE;

MODULE VDD;
OUTPUTS Z;
LEVEL FUNCTION;
DEFINE
G0(Z) = ID(NC/1/);
END MODULE;

MODULE VSS;
OUTPUTS Z;
LEVEL FUNCTION;
DEFINE
G0(Z) = ID(NC/0/);
END MODULE;

END COMPILE;
END;
