Use VHDL to implement a simple digital Combination Locker State Machine on the Nexys4 FPGA Board. Designed in Xilinx Vivado.