
autoidx 10

attribute \keep 1
attribute \top 1
attribute \src "ultra_minimal.sv:2.1-22.10"
module \bug

  wire $auto$rtlil.cc:2949:ReduceOr$8

  attribute \src "ultra_minimal.sv:20.29-20.66"
  wire width 24 $ternary$ultra_minimal.sv:20$6_Y

  attribute \src "ultra_minimal.sv:20.29-20.50"
  wire $eq$ultra_minimal.sv:20$5_Y

  attribute \src "ultra_minimal.sv:19.12-20.68"
  wire $display$ultra_minimal.sv:19$4_EN

  attribute \src "ultra_minimal.sv:0.0-0.0"
  wire $1\clk[0:0]

  attribute \src "ultra_minimal.sv:8.9-8.16"
  wire $0\clk[0:0]

  attribute \src "ultra_minimal.sv:11.5-15.38"
  wire width 7 $0\reg_bug[6:0]

  attribute \src "ultra_minimal.sv:8.9-8.12"
  wire \clk

  attribute \src "ultra_minimal.sv:7.15-7.22"
  wire width 7 \reg_bug

  attribute \src "ultra_minimal.sv:5.16-5.29"
  wire width 7 \expected_data

  attribute \src "ultra_minimal.sv:4.10-4.15"
  wire \reset

  attribute \always_ff 1
  attribute \src "ultra_minimal.sv:11.5-15.38"
  cell $adff $procdff$9
    parameter \CLK_POLARITY 1'0
    parameter \ARST_VALUE 7'0000000
    parameter \ARST_POLARITY 1'1
    parameter \WIDTH 7
    connect \CLK 1'0
    connect \ARST 1'0
    connect \Q \reg_bug
    connect \D 7'0011111
  end

  attribute \src "ultra_minimal.sv:20.29-20.66"
  cell $mux $ternary$ultra_minimal.sv:20$6
    parameter \WIDTH 24
    connect \Y $ternary$ultra_minimal.sv:20$6_Y
    connect \S $eq$ultra_minimal.sv:20$5_Y
    connect \B 24'111000101001110010010011
    connect \A 24'111000101001110010010111
  end

  attribute \src "ultra_minimal.sv:20.29-20.50"
  cell $eq $eq$ultra_minimal.sv:20$5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_SIGNED 0
    connect \Y $eq$ultra_minimal.sv:20$5_Y
    connect \B 7'0011111
    connect \A \reg_bug
  end

  attribute \src "ultra_minimal.sv:19.12-20.68"
  cell $print $display$ultra_minimal.sv:19$4
    parameter \ARGS_WIDTH 31
    parameter \FORMAT "reg_bug={7:>07b-u} expected=0011111 {24:> c}\n"
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 1
    parameter \TRG_WIDTH 0
    connect \ARGS { $ternary$ultra_minimal.sv:20$6_Y \reg_bug }
    connect \EN 1'1
    connect \TRG { }
  end

  connect \reset 1'0
  connect \expected_data 7'0011111
  connect $display$ultra_minimal.sv:19$4_EN 1'1
  connect $1\clk[0:0] 1'0
  connect $0\clk[0:0] 1'1
  connect $0\reg_bug[6:0] 7'0011111
  connect \clk 1'0
  connect \clk 1'1
  connect $auto$rtlil.cc:2949:ReduceOr$8 \reset
end
