// Seed: 2146172282
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    output tri id_6,
    input supply1 id_7,
    output wire id_8,
    input tri0 void id_9,
    output wire id_10,
    output supply0 id_11,
    input tri1 id_12,
    input wand id_13,
    input supply1 id_14,
    input tri1 id_15,
    input wor id_16,
    input supply1 id_17,
    input supply0 id_18,
    input wor id_19,
    output tri id_20,
    output uwire id_21,
    output tri0 id_22,
    output wand id_23,
    output tri0 id_24,
    input wand id_25,
    input wire id_26
);
  logic id_28;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd82
) (
    input wor id_0,
    input supply1 void _id_1,
    output wor id_2,
    output uwire id_3
);
  parameter id_5[-1  -  id_1 : 1] = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0
  );
  wire id_6;
  ;
endmodule
