
---------- Begin Simulation Statistics ----------
final_tick                                80153387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179398                       # Simulator instruction rate (inst/s)
host_mem_usage                                 690584                       # Number of bytes of host memory used
host_op_rate                                   196318                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   557.42                       # Real time elapsed on the host
host_tick_rate                              143793188                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431930                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080153                       # Number of seconds simulated
sim_ticks                                 80153387500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.617250                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8711912                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9943147                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                349                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            157457                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16514401                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300026                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          529764                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           229738                       # Number of indirect misses.
system.cpu.branchPred.lookups                20582996                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050695                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1098                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431930                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.603068                       # CPI: cycles per instruction
system.cpu.discardedOps                        789390                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49891980                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17201386                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9960762                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37428636                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.623804                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        160306775                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955325     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646456     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534177     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431930                       # Class of committed instruction
system.cpu.tickCycles                       122878139                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46607                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       310439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2412272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          373                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4824971                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            373                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1062                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6564                       # Transaction distribution
system.membus.trans_dist::CleanEvict              169                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1062                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        86481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  86481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2972032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2972032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39874                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39874    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39874                       # Request fanout histogram
system.membus.respLayer1.occupancy          213246250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            81275500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2150509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       827392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       678175                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          913808                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           262193                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          262193                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        678576                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1471933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2035327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5202346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7237673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     86832064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    163517056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              250349120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7106                       # Total snoops (count)
system.tol2bus.snoopTraffic                    420096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2419808                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.128446                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.334586                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2108993     87.16%     87.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 310815     12.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2419808                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3911488500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2601192992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1017864499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               678062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1694760                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2372822                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              678062                       # number of overall hits
system.l2.overall_hits::.cpu.data             1694760                       # number of overall hits
system.l2.overall_hits::total                 2372822                       # number of overall hits
system.l2.demand_misses::.cpu.inst                514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39366                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39880                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               514                       # number of overall misses
system.l2.overall_misses::.cpu.data             39366                       # number of overall misses
system.l2.overall_misses::total                 39880                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39098500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3151490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3190589000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39098500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3151490500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3190589000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           678576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1734126                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2412702                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          678576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1734126                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2412702                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000757                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.022701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016529                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000757                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.022701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016529                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76067.120623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80056.152517                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80004.739218                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76067.120623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80056.152517                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80004.739218                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6564                       # number of writebacks
system.l2.writebacks::total                      6564                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39874                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39874                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33904000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2757553500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2791457500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33904000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2757553500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2791457500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.022698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.022698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016527                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66089.668616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70058.014278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70006.959422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66089.668616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70058.014278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70006.959422                       # average overall mshr miss latency
system.l2.replacements                           7106                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       820828                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           820828                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       820828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       820828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       678175                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           678175                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       678175                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       678175                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            223381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                223381                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3103081500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3103081500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        262193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            262193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.148028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.148028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79951.600021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79951.600021                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2714961500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2714961500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.148028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.148028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69951.600021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69951.600021                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         678062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             678062                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39098500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39098500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       678576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         678576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76067.120623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76067.120623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33904000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33904000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66089.668616                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66089.668616                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1471379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1471379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     48409000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48409000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1471933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1471933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87380.866426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87380.866426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     42592000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42592000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77581.056466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77581.056466                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25973.886041                       # Cycle average of tags in use
system.l2.tags.total_refs                     4514526                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39874                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    113.219792                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       319.742846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25654.143195                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.009758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.782902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.792660                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29721                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36156130                       # Number of tag accesses
system.l2.tags.data_accesses                 36156130                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2519104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2551936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       420096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          420096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           39361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6564                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6564                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            409615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          31428541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31838155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       409615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           409615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5241151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5241151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5241151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           409615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         31428541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             37079306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026919462500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          363                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          363                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              106865                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6188                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39874                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6564                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39874                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6564                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              414                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    406700500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  199355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1154281750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10200.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28950.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    24983                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5535                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39874                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6564                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.901586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.464816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.969991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2111     13.28%     13.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10259     64.55%     77.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1867     11.75%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1142      7.19%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          168      1.06%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      0.24%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           45      0.28%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      0.30%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          215      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15892                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.812672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.955266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1509.435676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          360     99.17%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.55%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           363                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.016529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.016093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.127674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              357     98.35%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      1.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           363                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2551744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  418560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2551936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               420096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80152615000                       # Total gap between requests
system.mem_ctrls.avgGap                    1726013.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2518912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       418560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 409614.627953185351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 31426145.276766996831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5221987.654607860371                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        39361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6564                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12902750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1141379000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1050101710500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25151.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28997.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 159978932.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             57012900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             30303075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           142871400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17137260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6327104160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17886321840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15716735040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40177485675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.257488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  40692007500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2676440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36784940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             56463120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             30007065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141807540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17001540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6327104160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17356417350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16162970400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40091771175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.188107                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41858173500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2676440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35618774000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     80153387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27947411                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27947411                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27947411                       # number of overall hits
system.cpu.icache.overall_hits::total        27947411                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       678576                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         678576                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       678576                       # number of overall misses
system.cpu.icache.overall_misses::total        678576                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8860977500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8860977500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8860977500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8860977500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28625987                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28625987                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28625987                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28625987                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023705                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023705                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023705                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023705                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13058.194661                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13058.194661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13058.194661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13058.194661                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       678175                       # number of writebacks
system.cpu.icache.writebacks::total            678175                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       678576                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       678576                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       678576                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       678576                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8182401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8182401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8182401500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8182401500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023705                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023705                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023705                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023705                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12058.194661                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12058.194661                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12058.194661                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12058.194661                       # average overall mshr miss latency
system.cpu.icache.replacements                 678175                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27947411                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27947411                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       678576                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        678576                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8860977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8860977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28625987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28625987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13058.194661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13058.194661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       678576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       678576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8182401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8182401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12058.194661                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12058.194661                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           400.700720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28625987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            678576                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.185381                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   400.700720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.782619                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.782619                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57930550                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57930550                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     32889222                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32889222                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     32889257                       # number of overall hits
system.cpu.dcache.overall_hits::total        32889257                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2008081                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2008081                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2011411                       # number of overall misses
system.cpu.dcache.overall_misses::total       2011411                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30095241500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30095241500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30095241500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30095241500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34897303                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34897303                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34900668                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34900668                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057543                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057543                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14987.065512                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14987.065512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14962.253612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14962.253612                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       820828                       # number of writebacks
system.cpu.dcache.writebacks::total            820828                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       277280                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277280                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       277280                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277280                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1730801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1730801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1734125                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1734125                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23999582000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23999582000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24040405000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24040405000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.049597                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049597                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.049687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049687                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13866.170634                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13866.170634                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13863.132704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13863.132704                       # average overall mshr miss latency
system.cpu.dcache.replacements                1734094                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19006716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19006716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1591369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1591369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21364184500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21364184500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20598085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20598085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.077258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13425.034986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13425.034986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       122760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       122760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1468609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1468609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18140978500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18140978500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.071298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12352.490350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12352.490350                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13882506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13882506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       416712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       416712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8731057000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8731057000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20952.257194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20952.257194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       154520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       154520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       262192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       262192                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5858603500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5858603500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22344.707314                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22344.707314                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3330                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3330                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3365                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.989599                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.989599                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3324                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3324                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     40823000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     40823000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.987816                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.987816                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12281.287605                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12281.287605                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.998403                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34801546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1734126                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.068637                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.998403                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71891790                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71891790                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80153387500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
