This a project in MS108 in Spring 2013.

Created time:
	2013

General description:
	imply a classic 5-level pipeline in verilog.

Platform:
	ModolSim 10.1a/c SE
	iverilog

Schedule(updata details):
	20130621: first commit with some uncompiled files cause modernsim down and repaired needed.
	forwarding and stall unfinished.
