
---------- Begin Simulation Statistics ----------
final_tick                               593560779000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78905                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702640                       # Number of bytes of host memory used
host_op_rate                                    79167                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7763.32                       # Real time elapsed on the host
host_tick_rate                               76457105                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612562037                       # Number of instructions simulated
sim_ops                                     614599661                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.593561                       # Number of seconds simulated
sim_ticks                                593560779000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            75.697602                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78263241                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           103389326                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7243699                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123730231                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12715226                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12863052                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          147826                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159807374                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061712                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018212                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5095459                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143210907                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19557789                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058596                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63397643                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580299273                       # Number of instructions committed
system.cpu0.commit.committedOps             581318798                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1052453079                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.552347                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.375710                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    782114654     74.31%     74.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    161275110     15.32%     89.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38133380      3.62%     93.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33382255      3.17%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10847750      1.03%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2149402      0.20%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1919332      0.18%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3073407      0.29%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19557789      1.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1052453079                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887931                       # Number of function calls committed.
system.cpu0.commit.int_insts                561295104                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179955569                       # Number of loads committed
system.cpu0.commit.membars                    2037626                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037635      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322239654     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180973769     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70914052     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581318798                       # Class of committed instruction
system.cpu0.commit.refs                     251887856                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580299273                       # Number of Instructions Simulated
system.cpu0.committedOps                    581318798                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.024380                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.024380                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            195324019                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2157786                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77399017                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             657833789                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               400460921                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                458663256                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5103499                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7127365                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3947077                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159807374                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                115001776                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    658869279                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2755378                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          190                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     669831081                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          287                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14503564                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136036                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         397376986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90978467                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570192                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1063498772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630797                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879259                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               582492083     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               358980463     33.75%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73271905      6.89%     95.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36960419      3.48%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6744764      0.63%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3857702      0.36%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  165565      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021964      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3907      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1063498772                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      111247332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5166651                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150801946                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.543218                       # Inst execution rate
system.cpu0.iew.exec_refs                   286418175                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  80047300                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              158084721                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205971551                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021623                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2613497                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            81026626                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          644699225                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206370875                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3976520                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            638143462                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1046197                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4020607                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5103499                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6231589                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        85437                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11237562                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29064                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8297                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4119717                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26015982                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9094339                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8297                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       852091                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4314560                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270028619                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630603401                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852403                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230173142                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536800                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     630696501                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               776685386                       # number of integer regfile reads
system.cpu0.int_regfile_writes              404423468                       # number of integer regfile writes
system.cpu0.ipc                              0.493978                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.493978                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038549      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            347007358     54.04%     54.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139437      0.64%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018078      0.16%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208608425     32.49%     87.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79308069     12.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             642119983                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                67                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1309907                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002040                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 239006     18.25%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                922943     70.46%     88.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               147955     11.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             641391271                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2349137182                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630603335                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        708087052                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 641639745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                642119983                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059480                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63380423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            88675                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           884                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13959191                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1063498772                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.603781                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816939                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          598800964     56.30%     56.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          323538093     30.42%     86.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114338391     10.75%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20599226      1.94%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3956299      0.37%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1612026      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             430867      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             146346      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76560      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1063498772                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546603                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9598831                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2016058                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205971551                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           81026626                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    909                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1174746104                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12376286                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              172128661                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370578658                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6729137                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               406261029                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7580781                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19928                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            795111872                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             652286637                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          420256160                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                456233136                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9073672                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5103499                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23620866                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49677497                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       795111816                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        151581                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2892                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14154003                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2892                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1677600577                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1300492041                       # The number of ROB writes
system.cpu0.timesIdled                       12173475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  865                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.954217                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4557294                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6162318                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           814367                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7808092                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            259978                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         401336                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          141358                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8795605                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3191                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           483440                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095443                       # Number of branches committed
system.cpu1.commit.bw_lim_events               818943                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054451                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4444177                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262764                       # Number of instructions committed
system.cpu1.commit.committedOps              33280863                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    201012358                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.165566                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.809964                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    187268183     93.16%     93.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6909095      3.44%     96.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2269588      1.13%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2017044      1.00%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       519669      0.26%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       180845      0.09%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       955922      0.48%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        73069      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       818943      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    201012358                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320812                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047565                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248498                       # Number of loads committed
system.cpu1.commit.membars                    2035969                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035969      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082514     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266425     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895817      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280863                       # Class of committed instruction
system.cpu1.commit.refs                      12162254                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262764                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280863                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.265253                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.265253                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            180844484                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               334284                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4368489                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39733459                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5423633                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12813517                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                483683                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               623353                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2314454                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8795605                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5025832                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    195534614                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                53647                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40667413                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1629220                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043514                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5530544                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4817272                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201190                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         201879771                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.206489                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.646309                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               176994278     87.67%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14406918      7.14%     94.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6070695      3.01%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2953085      1.46%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1124197      0.56%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  202234      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128177      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      54      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           201879771                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         254619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              514830                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7735052                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.179964                       # Inst execution rate
system.cpu1.iew.exec_refs                    12975779                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2944832                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155906934                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10091475                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018686                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           589706                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2978741                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37717370                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10030947                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           580633                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36376853                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1034466                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2219210                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                483683                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4411669                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19742                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          153603                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4565                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          426                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       842977                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        64985                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           176                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92068                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        422762                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21250881                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36102633                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.871785                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18526201                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.178607                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36112760                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44715611                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24612159                       # number of integer regfile writes
system.cpu1.ipc                              0.159610                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.159610                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036091      5.51%      5.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21874893     59.19%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11111503     30.07%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934855      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36957486                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1102780                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029839                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 203738     18.47%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                809109     73.37%     91.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                89930      8.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36024160                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         276969923                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36102621                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42153999                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34662565                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36957486                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054805                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4436506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            72427                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           354                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1468463                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    201879771                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.183067                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.638786                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          179386858     88.86%     88.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14654922      7.26%     96.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4348641      2.15%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1478026      0.73%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1428052      0.71%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             202740      0.10%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             251777      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              95406      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33349      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      201879771                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.182836                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6175051                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          534835                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10091475                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2978741                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    122                       # number of misc regfile reads
system.cpu1.numCycles                       202134390                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   984978844                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              167501088                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412726                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6550197                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6655470                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1732716                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                11128                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47901466                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38846726                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26753650                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13417429                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5369601                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                483683                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13803470                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4340924                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47901454                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18631                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               639                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13241862                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           658                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   237917987                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76319693                       # The number of ROB writes
system.cpu1.timesIdled                           3998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6415482                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5065897                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12210657                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              65521                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1182666                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7165003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14297869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        86547                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        39722                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36597052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2631544                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     73169297                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2671266                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5781580                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1625899                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5506865                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              409                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            283                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1382220                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1382213                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5781581                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           612                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21461662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21461662                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    562540288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               562540288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              594                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7165105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7165105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7165105                       # Request fanout histogram
system.membus.respLayer1.occupancy        36860581649                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22298781302                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   593560779000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   593560779000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       773518375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1175019695.594314                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        56500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3320639500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   587372632000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6188147000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98780104                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98780104                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98780104                       # number of overall hits
system.cpu0.icache.overall_hits::total       98780104                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16221670                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16221670                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16221670                       # number of overall misses
system.cpu0.icache.overall_misses::total     16221670                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 227017362994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 227017362994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 227017362994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 227017362994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    115001774                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    115001774                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    115001774                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    115001774                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141056                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141056                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141056                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141056                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13994.697401                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13994.697401                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13994.697401                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13994.697401                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3054                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.835616                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     15198683                       # number of writebacks
system.cpu0.icache.writebacks::total         15198683                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1022953                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1022953                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1022953                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1022953                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     15198717                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     15198717                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     15198717                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     15198717                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 202226776495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 202226776495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 202226776495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 202226776495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132161                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13305.516281                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13305.516281                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13305.516281                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13305.516281                       # average overall mshr miss latency
system.cpu0.icache.replacements              15198683                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98780104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98780104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16221670                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16221670                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 227017362994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 227017362994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    115001774                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    115001774                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141056                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141056                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13994.697401                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13994.697401                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1022953                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1022953                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     15198717                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     15198717                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 202226776495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 202226776495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13305.516281                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13305.516281                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999917                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113978542                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         15198683                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.499238                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999917                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        245202263                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       245202263                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    233235150                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       233235150                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    233235150                       # number of overall hits
system.cpu0.dcache.overall_hits::total      233235150                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28356035                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28356035                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28356035                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28356035                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 752863061727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 752863061727                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 752863061727                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 752863061727                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261591185                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261591185                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261591185                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261591185                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108398                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108398                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108398                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108398                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26550.364384                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26550.364384                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26550.364384                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26550.364384                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5083217                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       228709                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           102529                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2568                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.578334                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.061137                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20298598                       # number of writebacks
system.cpu0.dcache.writebacks::total         20298598                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8451350                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8451350                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8451350                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8451350                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19904685                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19904685                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19904685                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19904685                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 365485224674                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 365485224674                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 365485224674                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 365485224674                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076091                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076091                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076091                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076091                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18361.768834                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18361.768834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18361.768834                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18361.768834                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20298598                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168463151                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168463151                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22215843                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22215843                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 484625645000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 484625645000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190678994                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190678994                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.116509                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.116509                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21814.416180                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21814.416180                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4978586                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4978586                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17237257                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17237257                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 270411860000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 270411860000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090399                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090399                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15687.638700                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15687.638700                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64771999                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64771999                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6140192                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6140192                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 268237416727                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 268237416727                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70912191                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70912191                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086589                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086589                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43685.509627                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43685.509627                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3472764                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3472764                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2667428                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2667428                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  95073364674                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  95073364674                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037616                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037616                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35642.335866                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35642.335866                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1144                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1144                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     41578000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41578000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.407561                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.407561                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 52831.003812                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 52831.003812                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       902000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       902000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006732                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006732                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69384.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69384.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       598500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       598500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076433                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076433                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4156.250000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4156.250000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       456500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       456500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.075372                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.075372                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3214.788732                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3214.788732                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611548                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611548                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406664                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406664                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31498596000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31498596000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018212                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018212                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399390                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399390                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77456.071843                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77456.071843                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406663                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406663                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31091932000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31091932000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399389                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399389                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76456.259852                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76456.259852                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.963065                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          254157087                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20311030                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.513254                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.963065                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545537486                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545537486                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            15024081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19051059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              217508                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34295529                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           15024081                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19051059                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2881                       # number of overall hits
system.l2.overall_hits::.cpu1.data             217508                       # number of overall hits
system.l2.overall_hits::total                34295529                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            174634                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1245520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2202                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            849359                       # number of demand (read+write) misses
system.l2.demand_misses::total                2271715                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           174634                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1245520                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2202                       # number of overall misses
system.l2.overall_misses::.cpu1.data           849359                       # number of overall misses
system.l2.overall_misses::total               2271715                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  14730342995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 128612586604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    198904499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92073782268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     235615616366                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  14730342995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 128612586604                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    198904499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92073782268                       # number of overall miss cycles
system.l2.overall_miss_latency::total    235615616366                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        15198715                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20296579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5083                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1066867                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36567244                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       15198715                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20296579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5083                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1066867                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36567244                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.433209                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.796125                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062124                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.433209                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.796125                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062124                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84349.800125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103260.153674                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90329.018619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108403.846039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103717.066783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84349.800125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103260.153674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90329.018619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108403.846039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103717.066783                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             426505                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     13424                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.771827                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4721202                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1625899                       # number of writebacks
system.l2.writebacks::total                   1625899                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         105236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          44191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              149544                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        105236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         44191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             149544                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       174563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1140284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       805168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2122171                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       174563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1140284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       805168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5103447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7225618                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12980710996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 108827676419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    175437499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  79718204455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 201702029369                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12980710996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 108827676419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    175437499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  79718204455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 471416209540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 673118238909                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.056181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.424159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.754703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058035                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.056181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.424159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.754703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.197598                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74361.181900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95439.097996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81371.752783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99008.162837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95045.135085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74361.181900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95439.097996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81371.752783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99008.162837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92372.118206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93157.185850                       # average overall mshr miss latency
system.l2.replacements                        9720757                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4977440                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4977440                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4977440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4977440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31506730                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31506730                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31506730                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31506730                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5103447                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5103447                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 471416209540                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 471416209540                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92372.118206                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92372.118206                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       242500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       242500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.894737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.897959                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2852.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2755.681818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1698000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1758500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.894737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.897959                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19976.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19982.954545                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        97500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        97500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6964.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         6500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       260500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       280000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20038.461538                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2254227                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            98104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2352331                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         805522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         646378                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1451900                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80838046294                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67109884731                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  147947931025                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3059749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3804231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.263264                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.868225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100354.858457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103824.518673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101899.532354                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        50822                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20622                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            71444                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       754700                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       625756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1380456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68846962917                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58597569798                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 127444532715                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.246654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.840525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.362874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91224.278411                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93642.841296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92320.604724                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      15024081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15026962                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       174634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           176836                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  14730342995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    198904499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14929247494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     15198715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       15203798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.433209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84349.800125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90329.018619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84424.254643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           117                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       174563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2156                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       176719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12980710996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    175437499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13156148495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011485                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.424159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74361.181900                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81371.752783                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74446.711983                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16796832                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       119404                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16916236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       439998                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       202981                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          642979                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47774540310                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24963897537                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  72738437847                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17236830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       322385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17559215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.629623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108578.994245                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122986.375754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113127.237199                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        54414                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        23569                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        77983                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       385584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       179412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       564996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39980713502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  21120634657                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  61101348159                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.556515                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103688.725419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117721.415831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108144.744669                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          112                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               132                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          903                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           73                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             976                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     26940984                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1552991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     28493975                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1015                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           93                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1108                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.889655                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.784946                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.880866                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29834.976744                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21273.849315                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29194.646516                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          346                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          364                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          557                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           55                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          612                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11085474                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1122495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12207969                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.548768                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.591398                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.552347                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19902.107720                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20409                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19947.661765                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999862                       # Cycle average of tags in use
system.l2.tags.total_refs                    77943307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9721253                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.017825                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.242441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.567486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.916676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.046066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.218713                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.456913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.170573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.315917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 594142405                       # Number of tag accesses
system.l2.tags.data_accesses                594142405                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11171968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      73104704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        137984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51574720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    322493376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          458482752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11171968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       137984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11309952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104057536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104057536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         174562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1142261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         805855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5038959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7163793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1625899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1625899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18821944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        123162963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           232468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86890377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    543319888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             772427640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18821944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       232468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19054413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175310667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175310667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175310667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18821944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       123162963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          232468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86890377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    543319888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            947738307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1571323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    174561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1078307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    789356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5029500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003813071750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96098                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96098                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12176370                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1480490                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7163794                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1625899                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7163794                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1625899                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  89914                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 54576                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            337237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            337858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            386755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            793520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            492194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            587037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            561409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            482894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            483348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            428959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           410054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           365886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           361553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           349628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           348514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           347034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            123302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            141140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            186192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            146958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68095                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 293687270880                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                35369400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            426322520880                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41517.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60267.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5789233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  997300                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7163794                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1625899                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1211592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1120632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  792422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  602458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  414168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  391463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  367815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  335384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  284154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  213226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 231324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 486033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 240964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 108713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  92724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  79143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  61799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  93509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 100182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1858631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.686011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.609517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.383263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       574421     30.91%     30.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       588225     31.65%     62.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       156398      8.41%     70.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       104493      5.62%     76.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       136957      7.37%     83.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        67429      3.63%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29505      1.59%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18741      1.01%     90.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       182462      9.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1858631                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.610679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.736075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    368.377814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96093     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96098                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.351006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.327721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.917467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81372     84.68%     84.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2313      2.41%     87.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8237      8.57%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2678      2.79%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              941      0.98%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              334      0.35%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              138      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96098                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              452728320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5754496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100563136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               458482816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104057536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       762.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    772.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  593560767000                       # Total gap between requests
system.mem_ctrls.avgGap                      67529.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11171904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     69011648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       137984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50518784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    321888000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100563136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18821836.609254803509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 116267196.960464924574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 232468.190085719922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85111391.768693655729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 542299982.391525149345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169423485.442254930735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       174562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1142261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       805855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5038960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1625899                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5787521503                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  62044806715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     85311871                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46368849139                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 312036031652                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14229271200082                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33154.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54317.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39569.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57539.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61924.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8751632.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6149346420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3268428570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22098128640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3702055320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46854621840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     119066665590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127660673760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       328799920140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.944822                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 330532908968                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19820060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 243207810032                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7121386020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3785076075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28409374560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4500125460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46854621840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     203845801410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56267717280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       350784102645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        590.982617                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 144078155032                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19820060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 429662563968                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5722549843.023255                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27693148268.549534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     96.51%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222841548500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101421492500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 492139286500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5019609                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5019609                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5019609                       # number of overall hits
system.cpu1.icache.overall_hits::total        5019609                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6223                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6223                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6223                       # number of overall misses
system.cpu1.icache.overall_misses::total         6223                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    294128499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    294128499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    294128499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    294128499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5025832                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5025832                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5025832                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5025832                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001238                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001238                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001238                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001238                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 47264.743532                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47264.743532                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 47264.743532                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47264.743532                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          291                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5051                       # number of writebacks
system.cpu1.icache.writebacks::total             5051                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1140                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1140                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1140                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1140                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5083                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5083                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5083                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5083                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    238991500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    238991500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    238991500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    238991500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001011                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 47017.804446                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47017.804446                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 47017.804446                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47017.804446                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5051                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5019609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5019609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6223                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6223                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    294128499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    294128499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5025832                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5025832                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 47264.743532                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47264.743532                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1140                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1140                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5083                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5083                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    238991500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    238991500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 47017.804446                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47017.804446                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.207963                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4768725                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5051                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           944.115027                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        354415500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.207963                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975249                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975249                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10056747                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10056747                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9353915                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9353915                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9353915                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9353915                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2341831                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2341831                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2341831                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2341831                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 234277576620                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 234277576620                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 234277576620                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 234277576620                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11695746                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11695746                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11695746                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11695746                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200229                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200229                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200229                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100040.343056                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100040.343056                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100040.343056                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100040.343056                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1214621                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       108131                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21525                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            929                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.428386                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   116.395048                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1066493                       # number of writebacks
system.cpu1.dcache.writebacks::total          1066493                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1687320                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1687320                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1687320                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1687320                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       654511                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       654511                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       654511                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       654511                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61106692489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61106692489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61106692489                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61106692489                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055961                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93362.361349                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93362.361349                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93362.361349                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93362.361349                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1066493                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8404054                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8404054                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1396296                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1396296                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 126185646000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 126185646000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9800350                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9800350                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142474                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142474                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90371.701989                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90371.701989                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1072999                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1072999                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       323297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       323297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27031759500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27031759500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032988                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032988                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83612.775559                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83612.775559                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       949861                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        949861                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       945535                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       945535                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 108091930620                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 108091930620                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895396                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895396                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.498859                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.498859                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114318.275495                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114318.275495                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       614321                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       614321                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331214                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331214                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34074932989                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34074932989                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174747                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174747                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102878.903032                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102878.903032                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4023500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4023500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345815                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345815                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25627.388535                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25627.388535                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        60500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        60500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011013                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011013                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        12100                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12100                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          287                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          287                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1038500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1038500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.332558                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.332558                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7262.237762                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7262.237762                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       896500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       896500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.332558                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.332558                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6269.230769                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6269.230769                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592270                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592270                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425657                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425657                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35982145000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35982145000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418161                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418161                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84533.192218                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84533.192218                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425657                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425657                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35556488000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35556488000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418161                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418161                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83533.192218                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83533.192218                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.358789                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11025823                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1080030                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.208812                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        354427000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.358789                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948712                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948712                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26509172                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26509172                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 593560779000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32764364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6603339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31591368                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8094858                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8591593                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             416                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           284                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            700                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3829445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3829445                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      15203799                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17560566                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1108                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1108                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     45596113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60907787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3213780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             109732897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1945433408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2598091008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       648576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136534656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4680707648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18339510                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105758208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         54910544                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051419                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.224103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               52126845     94.93%     94.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2743969      5.00%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39726      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           54910544                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        73155779336                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30467153292                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22818493576                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1620536172                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7646456                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2538143279500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72420                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704500                       # Number of bytes of host memory used
host_op_rate                                    72491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34084.71                       # Real time elapsed on the host
host_tick_rate                               57051458                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468413504                       # Number of instructions simulated
sim_ops                                    2470846424                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.944583                       # Number of seconds simulated
sim_ticks                                1944582500500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.601062                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              163637421                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164292848                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12871774                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185254041                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            308387                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         325728                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17341                       # Number of indirect misses.
system.cpu0.branchPred.lookups              195528060                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11166                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        197622                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12854822                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 123958942                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33375012                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         600128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      249860536                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           927033708                       # Number of instructions committed
system.cpu0.commit.committedOps             927231487                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3835466009                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.241752                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.182817                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3609959082     94.12%     94.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     78644315      2.05%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20283137      0.53%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9281533      0.24%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8893335      0.23%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5497446      0.14%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     36609410      0.95%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32922739      0.86%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33375012      0.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3835466009                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317166336                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              673131                       # Number of function calls committed.
system.cpu0.commit.int_insts                760488577                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246169414                       # Number of loads committed
system.cpu0.commit.membars                     391893                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       392904      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       467983062     50.47%     50.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13631      0.00%     50.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117629587     12.69%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36515255      3.94%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8353043      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12185635      1.31%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      140963473     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        710087      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105403563     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24936130      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        927231487                       # Class of committed instruction
system.cpu0.commit.refs                     272013253                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  927033708                       # Number of Instructions Simulated
system.cpu0.committedOps                    927231487                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.194839                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.194839                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3419206645                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17145                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143276303                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1277527253                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100183672                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                272354965                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13605803                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25830                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             69459151                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  195528060                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 78400184                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3775386275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1631554                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          346                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1456494653                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          523                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27245668                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.050280                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          85800061                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163945808                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.374540                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3874810236                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.375965                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.976725                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3036248002     78.36%     78.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               601394705     15.52%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43762849      1.13%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               130989631      3.38%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5885391      0.15%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  620152      0.02%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43121534      1.11%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12772776      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   15196      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3874810236                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                358096195                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               314741303                       # number of floating regfile writes
system.cpu0.idleCycles                       13946966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14944665                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146003669                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.398324                       # Inst execution rate
system.cpu0.iew.exec_refs                   811241309                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27871666                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1536176904                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            309643951                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            261257                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17404863                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32738108                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1175432014                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            783369643                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12830065                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1548983719                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12899339                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            986792715                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13605803                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1013238453                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     51939727                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          388954                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          343                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       912890                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     63474537                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6894269                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        912890                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      6986184                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7958481                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                824576584                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1029499490                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840387                       # average fanout of values written-back
system.cpu0.iew.wb_producers                692963075                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.264737                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1033731527                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1601849095                       # number of integer regfile reads
system.cpu0.int_regfile_writes              545503353                       # number of integer regfile writes
system.cpu0.ipc                              0.238388                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.238388                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           395939      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            539911714     34.57%     34.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14266      0.00%     34.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1997      0.00%     34.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124639393      7.98%     42.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                998      0.00%     42.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47603305      3.05%     45.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8765165      0.56%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     46.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13522829      0.87%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           482045549     30.86%     78.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             724718      0.05%     78.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      305018008     19.53%     98.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27027773      1.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1561813783                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              632622548                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1171867230                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341475100                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         515531250                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  193129840                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.123657                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6866651      3.56%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                65873      0.03%      3.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               131202      0.07%      3.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               48820      0.03%      3.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             60919793     31.54%     35.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              218907      0.11%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              92350407     47.82%     83.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9830      0.01%     83.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         32513277     16.83%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            5076      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1121925136                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6023594643                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    688024390                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        909012606                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1174674361                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1561813783                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             757653                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      248200530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3894230                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        157525                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    203703548                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3874810236                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.403068                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.154393                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3275548141     84.53%     84.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          227598314      5.87%     90.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111870862      2.89%     93.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           68860739      1.78%     95.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          107221602      2.77%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           52739053      1.36%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           14544212      0.38%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7373921      0.19%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9053392      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3874810236                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.401623                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17497964                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10768593                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           309643951                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32738108                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363345838                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             186826643                       # number of misc regfile writes
system.cpu0.numCycles                      3888757202                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      407908                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2733475957                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            777674531                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             166096820                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               132643833                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             595237586                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8336010                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1742990770                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1232363926                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1034105463                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                294284866                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2499603                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13605803                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            700249481                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               256430937                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        491106941                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1251883829                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        550296                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12176                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                417467542                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12046                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4979134764                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2393576251                       # The number of ROB writes
system.cpu0.timesIdled                         160723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2948                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.716795                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              163671505                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           164136347                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12683268                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        184878658                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            278745                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         286649                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7904                       # Number of indirect misses.
system.cpu1.branchPred.lookups              195017205                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4374                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        194925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12674854                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 124166065                       # Number of branches committed
system.cpu1.commit.bw_lim_events             33123124                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         595510                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      247574796                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           928817759                       # Number of instructions committed
system.cpu1.commit.committedOps             929015276                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3831113184                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.242492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.185624                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3606213176     94.13%     94.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     77900524      2.03%     96.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     20085290      0.52%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9200977      0.24%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8839799      0.23%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5438215      0.14%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     36378575      0.95%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33933504      0.89%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     33123124      0.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3831113184                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317752439                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              608330                       # Number of function calls committed.
system.cpu1.commit.int_insts                762124787                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246874350                       # Number of loads committed
system.cpu1.commit.membars                     390827                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       390827      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       469342391     50.52%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     118051389     12.71%     63.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36340864      3.91%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8273197      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12098912      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      141072334     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        455637      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105996941     11.41%     97.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24849056      2.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        929015276                       # Class of committed instruction
system.cpu1.commit.refs                     272373968                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  928817759                       # Number of Instructions Simulated
system.cpu1.committedOps                    929015276                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.170482                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.170482                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3418419259                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8429                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143484186                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1275794963                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                96788515                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                271978040                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13414458                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                17897                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             69476266                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  195017205                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77540639                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3774512568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1592643                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1452865701                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26845744                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050345                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          82141098                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         163950250                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.375067                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3870076538                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.375487                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.974424                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3031995011     78.34%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               601542353     15.54%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43536043      1.12%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               131309784      3.39%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5778625      0.15%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  607924      0.02%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42687900      1.10%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12614343      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4555      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3870076538                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                358368745                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315288621                       # number of floating regfile writes
system.cpu1.idleCycles                        3541477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14749570                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146053146                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.398839                       # Inst execution rate
system.cpu1.iew.exec_refs                   806471286                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27522706                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1543639837                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            309759800                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            257663                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17110414                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32335727                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1174944817                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            778948580                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12665829                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1544950584                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              13097433                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            981594828                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13414458                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1008333145                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51477254                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          377519                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          258                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       899767                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     62885450                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6836109                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        899767                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6887249                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7862321                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                826144107                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1030450294                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841226                       # average fanout of values written-back
system.cpu1.iew.wb_producers                694974227                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.266018                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1034652922                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1598300875                       # number of integer regfile reads
system.cpu1.int_regfile_writes              546142181                       # number of integer regfile writes
system.cpu1.ipc                              0.239780                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.239780                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           393161      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            540581946     34.71%     34.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.00%     34.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          125027859      8.03%     42.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47343933      3.04%     45.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8683578      0.56%     46.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13435762      0.86%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     48.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           478794480     30.74%     78.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             460969      0.03%     78.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      303809163     19.50%     98.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26941831      1.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1557616413                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              630910025                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1168809218                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    341934030                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         514441169                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  191931748                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.123221                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6946770      3.62%      3.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                66686      0.03%      3.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               131643      0.07%      3.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               50274      0.03%      3.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             60825829     31.69%     35.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              219690      0.11%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              91458960     47.65%     83.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  199      0.00%     83.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         32226916     16.79%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4781      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1118244975                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        6012285347                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    688516264                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        907331354                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1174192138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1557616413                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             752679                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      245929541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3853453                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        157169                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    201738294                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3870076538                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.402477                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.153991                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3272177830     84.55%     84.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          227381195      5.88%     90.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111712696      2.89%     93.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           68819281      1.78%     95.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          106460778      2.75%     97.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           52399162      1.35%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           14525717      0.38%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7440273      0.19%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9159606      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3870076538                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.402109                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17368570                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10698060                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           309759800                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32335727                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              363622266                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186906442                       # number of misc regfile writes
system.cpu1.numCycles                      3873618015                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15433154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2735298424                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            779560910                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             165250718                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               129171648                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             592560697                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8257724                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1741441207                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1231129930                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1033449390                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                293979458                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2546154                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13414458                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            697855232                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               253888480                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        489963228                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1251477979                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        357318                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11114                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                417437745                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11117                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4974546436                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2392192051                       # The number of ROB writes
system.cpu1.timesIdled                          36928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        165092576                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             42331007                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           224373568                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           10644083                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              11289517                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    242960955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     481472067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8505309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4096012                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139671618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    114983025                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279346671                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      119079037                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          241455387                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4222997                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1878                       # Transaction distribution
system.membus.trans_dist::CleanEvict        234291594                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           304870                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5534                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1189799                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1188198                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     241455388                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    724115652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              724115652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  15799581440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             15799581440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           239335                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         242955598                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               242955598    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           242955598                       # Request fanout histogram
system.membus.respLayer1.occupancy       1246110340917                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             64.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        567931855025                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1108                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          554                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    368648.014440                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   337863.687545                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          554    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      3276500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            554                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1944378269500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    204231000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     78235100                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        78235100                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     78235100                       # number of overall hits
system.cpu0.icache.overall_hits::total       78235100                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       165079                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        165079                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       165079                       # number of overall misses
system.cpu0.icache.overall_misses::total       165079                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10742996994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10742996994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10742996994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10742996994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     78400179                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     78400179                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     78400179                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     78400179                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002106                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002106                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002106                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002106                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65077.914174                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65077.914174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65077.914174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65077.914174                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10494                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              148                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    70.905405                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       150777                       # number of writebacks
system.cpu0.icache.writebacks::total           150777                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14302                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14302                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14302                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14302                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       150777                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       150777                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       150777                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       150777                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9892322994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9892322994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9892322994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9892322994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001923                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001923                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001923                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001923                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65608.965519                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65608.965519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65608.965519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65608.965519                       # average overall mshr miss latency
system.cpu0.icache.replacements                150777                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     78235100                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       78235100                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       165079                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       165079                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10742996994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10742996994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     78400179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     78400179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002106                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002106                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65077.914174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65077.914174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14302                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14302                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       150777                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       150777                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9892322994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9892322994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001923                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001923                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65608.965519                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65608.965519                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           78386154                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           150809                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           519.771061                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        156951135                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       156951135                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    151267751                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       151267751                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    151267751                       # number of overall hits
system.cpu0.dcache.overall_hits::total      151267751                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    153738461                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     153738461                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    153738461                       # number of overall misses
system.cpu0.dcache.overall_misses::total    153738461                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 12401239955716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 12401239955716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 12401239955716                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 12401239955716                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305006212                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305006212                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305006212                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305006212                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.504050                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.504050                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.504050                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.504050                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80664.525162                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80664.525162                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80664.525162                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80664.525162                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2524967915                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       664459                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53067361                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10879                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.580431                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.077213                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69586640                       # number of writebacks
system.cpu0.dcache.writebacks::total         69586640                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     83945253                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     83945253                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     83945253                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     83945253                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69793208                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69793208                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69793208                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69793208                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6401764054924                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6401764054924                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6401764054924                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6401764054924                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.228826                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.228826                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.228826                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.228826                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91724.742828                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91724.742828                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91724.742828                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91724.742828                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69586535                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    131942088                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      131942088                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    147424561                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    147424561                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 12031265972500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 12031265972500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279366649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279366649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.527710                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.527710                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81609.644220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81609.644220                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     79013901                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     79013901                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68410660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68410660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6310729761000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6310729761000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.244878                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.244878                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92247.754385                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92247.754385                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     19325663                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19325663                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6313900                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6313900                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 369973983216                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 369973983216                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25639563                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25639563                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.246256                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.246256                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 58596.744202                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58596.744202                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4931352                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4931352                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1382548                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1382548                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  91034293924                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  91034293924                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053922                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053922                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65845.304412                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65845.304412                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5581                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5581                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1679                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1679                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     69261500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     69261500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.231267                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.231267                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41251.637880                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41251.637880                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1523                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1523                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          156                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          156                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.021488                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.021488                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9669.871795                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9669.871795                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4042                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4042                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2539                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2539                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     12452500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12452500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6581                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6581                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.385808                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.385808                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4904.489957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4904.489957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2538                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2538                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9914500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9914500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.385656                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.385656                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3906.422380                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3906.422380                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6534                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6534                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191088                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191088                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3997113999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3997113999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       197622                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       197622                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.966937                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.966937                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20917.660968                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20917.660968                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191087                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191087                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3806023499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3806023499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.966932                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.966932                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19917.752118                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19917.752118                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950280                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          221435737                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69847107                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.170292                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950280                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998446                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998446                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        680282425                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       680282425                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               42423                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11163127                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9712                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11190877                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22406139                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              42423                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11163127                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9712                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11190877                       # number of overall hits
system.l2.overall_hits::total                22406139                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            108355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          58426800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             28329                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          58157185                       # number of demand (read+write) misses
system.l2.demand_misses::total              116720669                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           108355                       # number of overall misses
system.l2.overall_misses::.cpu0.data         58426800                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            28329                       # number of overall misses
system.l2.overall_misses::.cpu1.data         58157185                       # number of overall misses
system.l2.overall_misses::total             116720669                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9195515926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 6138464245224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2558986939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 6108359814522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     12258578562611                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9195515926                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 6138464245224                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2558986939                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 6108359814522                       # number of overall miss cycles
system.l2.overall_miss_latency::total    12258578562611                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          150778                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69589927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38041                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69348062                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139126808                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         150778                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69589927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38041                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69348062                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139126808                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.718639                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.839587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.744697                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838952                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.718639                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.839587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.744697                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838952                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84864.712528                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105062.475529                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90331.001412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105031.903015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105024.916903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84864.712528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105062.475529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90331.001412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105031.903015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105024.916903                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           20773823                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    808166                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.704896                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 133464810                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4222935                       # number of writebacks
system.l2.writebacks::total                   4222935                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            885                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        6337649                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            539                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        6391864                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            12730937                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           885                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       6337649                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           539                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       6391864                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           12730937                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       107470                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     52089151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        27790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     51765321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         103989732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       107470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     52089151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        27790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     51765321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    143132855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        247122587                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8067703433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5208801442706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2256765942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5178207088476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10397333000557                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8067703433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5208801442706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2256765942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5178207088476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 12557417984854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 22954750985411                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.712770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.748516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.730528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.746457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.747446                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.712770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.748516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.730528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.746457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.776240                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75069.353615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99997.818024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81207.842461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100032.357347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99984.227294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75069.353615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99997.818024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81207.842461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100032.357347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87732.603286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92888.113806                       # average overall mshr miss latency
system.l2.replacements                      352830758                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5334814                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5334814                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           62                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             62                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5334876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5334876                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000012                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000012                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           62                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           62                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125707485                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125707485                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1878                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1878                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125709363                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125709363                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000015                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000015                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1878                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1878                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000015                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000015                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    143132855                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      143132855                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 12557417984854                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 12557417984854                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87732.603286                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87732.603286                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           14428                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           14528                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                28956                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         37332                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         36258                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              73590                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    270014500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    277238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    547252500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        51760                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        50786                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           102546                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.721252                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.713937                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.717629                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7232.789564                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7646.257378                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7436.506319                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2786                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2825                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5611                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        34546                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        33433                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         67979                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    791060627                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    768705631                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1559766258                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.667427                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.658311                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.662912                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22898.761854                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22992.421589                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22944.824990                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           72                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          156                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              228                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        84000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       838000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       922000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            270                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.878049                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.829787                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.844444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5371.794872                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4043.859649                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          148                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          219                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1447500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3702500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5150000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.865854                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.787234                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.811111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20387.323944                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 25016.891892                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23515.981735                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           491630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           459619                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                951249                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         845319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         827409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1672728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82487625007                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81708462478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164196087485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1336949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1287028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2623977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.632275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.642883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.637478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97581.652615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98752.204143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98160.661796                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       247012                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       241034                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           488046                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       598307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       586375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1184682                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  60674167038                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  60115147118                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 120789314156                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.447517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.455604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.451483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101409.756259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102519.969504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101959.271903                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         42423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              52135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       108355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        28329                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           136684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9195515926                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2558986939                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11754502865                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       150778                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38041                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         188819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.718639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.744697                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.723889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84864.712528                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90331.001412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85997.650530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          885                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          539                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1424                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       107470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        27790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       135260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8067703433                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2256765942                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10324469375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.712770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.730528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.716347                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75069.353615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81207.842461                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76330.543952                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     10671497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10731258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21402755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57581481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57329776                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       114911257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 6055976620217                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6026651352044                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 12082627972261                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68252978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68061034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136314012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.843648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.842329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.842989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105172.296979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105122.534441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105147.470211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      6090637                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      6150830                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     12241467                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     51490844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     51178946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    102669790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5148127275668                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5118091941358                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10266219217026                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.754412                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.751957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.753186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99981.411757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100003.855909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99992.599742                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       288996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       426998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       715994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        48166                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 60999.714286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 55076.461538                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        43499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       107498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       150997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.285714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.466667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21749.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21499.600000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        21571                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   396127496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 352830830                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.122712                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.144664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.019239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.530613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.459424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.840508                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.314760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.132179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.419383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2515057150                       # Number of tag accesses
system.l2.tags.data_accesses               2515057150                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6878144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3339899200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1778624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3319355264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   8861278208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        15529189440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6878144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1778624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8656768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    270271808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       270271808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         107471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       52185925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          27791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       51864926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    138457472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           242643585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4222997                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4222997                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3537080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1717540500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           914656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1706975797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4556905251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7985873284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3537080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       914656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4451736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      138987062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            138987062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      138987062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3537080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1717540500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          914656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1706975797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4556905251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8124860346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3237765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    107472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  51673481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     27791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  51350934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 138227487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004352939750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       201926                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       201926                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           339437143                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3057060                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   242643586                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4224875                       # Number of write requests accepted
system.mem_ctrls.readBursts                 242643586                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4224875                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1256421                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                987110                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           8669103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7859311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7511435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           7077749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6934693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7255497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          38987331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          34111273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          28637131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          21972415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         16245493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         13653180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         11565077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         10795711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          9486909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         10624857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            206395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            256208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            243398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            254199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168648                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 9738229164183                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1206935825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            14264238507933                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40342.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59092.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                210556328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2996243                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             242643586                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4224875                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4052032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7668757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                12087263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                17772083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                23320988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                26027490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                24233263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                21335735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                18865072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                16863043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               17016292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               22586811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               14634651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                5741361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                4088095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2775527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1587313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 598503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  94088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  38798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 103117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 108490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 111259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 113628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 115789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 117400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 119372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 121506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 124293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 123154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 123856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 124475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 125174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 126181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 126695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  16049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  40674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  69817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  83798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  86650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  86366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  85495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  84343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  83240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  82378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  81407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  80353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  79480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  78440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  77562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  76758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  79206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     31072368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    503.855905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   340.896955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.792751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2672201      8.60%      8.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8861900     28.52%     37.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3607482     11.61%     48.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2383710      7.67%     56.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1783710      5.74%     62.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1154503      3.72%     65.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       933692      3.00%     68.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       812995      2.62%     71.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      8862175     28.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     31072368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       201926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1195.423923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    340.091951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3633.917602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       182336     90.30%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         7508      3.72%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         3364      1.67%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1317      0.65%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1475      0.73%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1201      0.59%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          718      0.36%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          701      0.35%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          580      0.29%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          418      0.21%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          501      0.25%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          523      0.26%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          405      0.20%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          223      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          120      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          134      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          134      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           57      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           31      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           45      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           62      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           55      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        201926                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       201926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.032200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.283083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           198327     98.22%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1164      0.58%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1802      0.89%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              446      0.22%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              127      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        201926                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            15448778560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                80410944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               207217344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             15529189504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            270392000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7944.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7985.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        62.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    62.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1944582489000                       # Total gap between requests
system.mem_ctrls.avgGap                       7877.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6878208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3307102784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1778624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3286459776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   8846559168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    207217344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3537112.978354707826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1700674969.125590085983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 914655.973476400250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1690059318.725212574005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4549335996.660121917725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106561353.887901037931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       107472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     52185925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        27791                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     51864926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    138457472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4224875                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3614423898                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 3038997607326                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1099727929                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 3021840157817                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 8198686590963                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50819793444615                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33631.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58234.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39571.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58263.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59214.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12028709.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         117841430280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          62634213180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        878082719220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8353988820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     153503881440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     879134680650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6395738400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2105946651990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1082.981386                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8892369749                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64933960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1870756170751                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         104015255820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          55285423380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        845421638880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8547175800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     153503881440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     879089928240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6433424640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2052296728200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1055.391956                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8880757909                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64933960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1870767782591                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2264                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6861481.906443                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7922134.366190                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1133    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     61079500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1936808441500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7774059000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77499307                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77499307                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77499307                       # number of overall hits
system.cpu1.icache.overall_hits::total       77499307                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41332                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41332                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41332                       # number of overall misses
system.cpu1.icache.overall_misses::total        41332                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2961616500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2961616500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2961616500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2961616500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77540639                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77540639                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77540639                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77540639                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000533                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000533                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000533                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000533                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71654.323527                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71654.323527                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71654.323527                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71654.323527                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38041                       # number of writebacks
system.cpu1.icache.writebacks::total            38041                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3291                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3291                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3291                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3291                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38041                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38041                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38041                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38041                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2728472500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2728472500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2728472500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2728472500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000491                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000491                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000491                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000491                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71724.520912                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71724.520912                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71724.520912                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71724.520912                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38041                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77499307                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77499307                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41332                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41332                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2961616500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2961616500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77540639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77540639                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000533                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000533                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71654.323527                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71654.323527                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3291                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3291                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38041                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38041                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2728472500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2728472500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71724.520912                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71724.520912                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77793315                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38073                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2043.267276                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        155119319                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       155119319                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    149969305                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       149969305                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    149969305                       # number of overall hits
system.cpu1.dcache.overall_hits::total      149969305                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    155073055                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     155073055                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    155073055                       # number of overall misses
system.cpu1.dcache.overall_misses::total    155073055                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 12475656933614                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 12475656933614                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 12475656933614                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 12475656933614                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    305042360                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305042360                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    305042360                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305042360                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.508366                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.508366                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.508366                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.508366                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80450.191257                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80450.191257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80450.191257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80450.191257                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2505903545                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       666260                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         52606201                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11060                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.635136                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.240506                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69334230                       # number of writebacks
system.cpu1.dcache.writebacks::total         69334230                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     85527276                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     85527276                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     85527276                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     85527276                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69545779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69545779                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69545779                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69545779                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6371106935863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6371106935863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6371106935863                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6371106935863                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.227987                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.227987                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.227987                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.227987                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91610.260572                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91610.260572                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91610.260572                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91610.260572                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69334114                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    130936771                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      130936771                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    148808320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    148808320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 12103498703500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 12103498703500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    279745091                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    279745091                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.531943                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.531943                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81336.169265                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81336.169265                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     80590595                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     80590595                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68217725                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68217725                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6281495096000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6281495096000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243857                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243857                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92080.102290                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92080.102290                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     19032534                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      19032534                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6264735                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6264735                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 372158230114                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 372158230114                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25297269                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25297269                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.247645                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.247645                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59405.262970                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59405.262970                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4936681                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4936681                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1328054                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1328054                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  89611839863                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  89611839863                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052498                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052498                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67476.051322                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67476.051322                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1521                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1521                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     69708000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     69708000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         7957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.191152                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.191152                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45830.374753                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45830.374753                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1222                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1222                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          299                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          299                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3767500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3767500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037577                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037577                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12600.334448                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12600.334448                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4230                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4230                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3041                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3041                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17558500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17558500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7271                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7271                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.418237                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.418237                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5773.923052                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5773.923052                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3040                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3040                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14519500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14519500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.418099                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.418099                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4776.151316                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4776.151316                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3981                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3981                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       190944                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       190944                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3986303000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3986303000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       194925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       194925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979577                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979577                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 20876.817287                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 20876.817287                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       190944                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       190944                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3795359000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3795359000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979577                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979577                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 19876.817287                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 19876.817287                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.928590                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          219888268                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69600994                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.159269                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.928590                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997768                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997768                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        680105992                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       680105992                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1944582500500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136817550                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9557811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133774367                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       348608102                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        212948472                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          334973                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5577                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         340550                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2819514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2819514                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        188819                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136628732                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       452332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209246192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       114123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208504008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418316655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19299456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8907288448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4869248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8875659200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17807116352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       566527644                       # Total snoops (count)
system.tol2bus.snoopTraffic                 302933504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        705902773                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.187158                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.404642                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              577883535     81.86%     81.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1              123923226     17.56%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4096012      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          705902773                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278921159299                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105064512258                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         226510309                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104697920675                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57286549                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           214573                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
