# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Mon Nov  6 21:51:50 2023 


#
# I/O constraints
#

set_io ADC_FD G11
set_io ADC_GPIO_0 G14
set_io ADC_GPIO_1 K6
set_io ADC_GPIO_2 D9
set_io ADC_GPIO_3 G12
set_io ADC_GPIO_4 H14
set_io ADC_LDO_PWR_GOOD E11
set_io ADC_PWDN A5
set_io ADC_PWR_RUN A8
set_io ADC_sclk B5
set_io ADC_sdio F7
set_io ADC_ss_n F9
set_io BOARD_PWR_RUN A7
set_io BTN_1 T4
set_io CLK_OUT_N A10
set_io CLK_OUT_P B10
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AL20
set_io DBGport_9 AG25
set_io EXT_ADC_Reset_N G9
set_io EXT_HMC_Reset_N J14
set_io EXT_LMX1_Reset_N J19
set_io EXT_LMX2_Reset_N K7
set_io FTDI_BE[0] P5
set_io FTDI_BE[1] P6
set_io FTDI_BE[2] L2
set_io FTDI_BE[3] L3
set_io FTDI_CLK H1
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] C1
set_io FTDI_DATA[2] F5
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] C2
set_io FTDI_DATA[6] E8
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] T8
set_io FTDI_DATA[9] T7
set_io FTDI_DATA[10] D6
set_io FTDI_DATA[11] E6
set_io FTDI_DATA[12] P3
set_io FTDI_DATA[13] P4
set_io FTDI_DATA[14] M5
set_io FTDI_DATA[15] M6
set_io FTDI_DATA[16] C8
set_io FTDI_DATA[17] D8
set_io FTDI_DATA[18] H8
set_io FTDI_DATA[19] H9
set_io FTDI_DATA[20] N6
set_io FTDI_DATA[21] N7
set_io FTDI_DATA[22] M1
set_io FTDI_DATA[23] M2
set_io FTDI_DATA[24] C4
set_io FTDI_DATA[25] C3
set_io FTDI_DATA[26] H3
set_io FTDI_DATA[27] H4
set_io FTDI_DATA[28] A3
set_io FTDI_DATA[29] A2
set_io FTDI_DATA[30] M4
set_io FTDI_DATA[31] L4
set_io FTDI_GPIO_0 N3
set_io FTDI_GPIO_1 N4
set_io FTDI_RESET_N N1
set_io FTDI_nOE K5
set_io FTDI_nRD L5
set_io FTDI_nRXF H7
set_io FTDI_nTXE G7
set_io FTDI_nWR R5
set_io GPIO_0 L19
set_io GPIO_1 L18
set_io HMC_CLK_IN_N E2
set_io HMC_CLK_IN_P F2
set_io HMC_GPIO_0 H12
set_io HMC_GPIO_1 H13
set_io HMC_GPIO_2 G16
set_io HMC_GPIO_3 G15
set_io HMC_SYNC J13
set_io HMC_sclk J16
set_io HMC_sdio H17
set_io HMC_ss_n K16
set_io LDO_PWR_GOOD E10
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso J18
set_io LMX1_mosi K18
set_io LMX1_sclk K17
set_io LMX1_ss_n H16
set_io LMX2_miso J8
set_io LMX2_mosi R7
set_io LMX2_sclk R8
set_io LMX2_ss_n K8
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N AH23
set_io SMPS_PWR_GOOD H2
set_io SYNCINB_N F10
set_io SYNCINB_P G10
set_io SYNC_IN_N E12
set_io SYNC_IN_P F12
set_io SYNC_OUT_1_N M17
set_io SYNC_OUT_1_P L17
set_io SYNC_OUT_2_N M7
set_io SYNC_OUT_2_P N8
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 327 57
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 472 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 635 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 406 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 434 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 316 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 467 73
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 513 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 429 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[3] 269 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 384 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 280 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 601 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1218 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 989 160
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1[1] 387 48
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1009 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 481 46
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[6] 521 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 603 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 494 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 423 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 342 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 510 55
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[3] 647 33
set_location Controler_0/ADI_SPI_1/data_counter[15] 748 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 260 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_1 553 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 304 37
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 693 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1602 153
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1425 223
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 299 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 426 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 448 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 406 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 997 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 429 51
set_location Controler_0/ADI_SPI_0/addr_counter[19] 716 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 283 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 1013 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 223 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 369 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 919 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 376 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 293 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 685 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 648 72
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 597 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 211 142
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 522 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1061 144
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1066 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 470 70
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 543 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 317 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[30] 330 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 310 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 328 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 468 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 289 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 657 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 218 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 345 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 995 160
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 429 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 564 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 271 60
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 474 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIG39N[5] 662 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 208 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 423 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 385 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 396 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 323 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1045 145
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 287 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 697 70
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 646 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 293 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1362 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 683 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 427 64
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[7] 675 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 634 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 379 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 302 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 453 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 441 61
set_location Controler_0/ADI_SPI_0/data_counter[12] 661 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1421 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 1286 166
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 669 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 602 52
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1072 199
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[9] 374 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 263 160
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 448 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 306 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 359 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 265 160
set_location Controler_0/Reset_Controler_0/state_reg[1] 603 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 850 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 476 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 283 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 668 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 938 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 243 37
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 666 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 697 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 311 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 378 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1021 196
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 1977 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 517 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 888 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 903 109
set_location Controler_0/gpio_controler_0/read_data_frame[0] 643 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 665 27
set_location Controler_0/ADI_SPI_0/data_counter[25] 674 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 414 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 211 43
set_location Communication_0/UART_Protocol_0/INV_0 275 63
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 608 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 307 18
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 430 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 264 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 261 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 664 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 451 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 238 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 289 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 716 151
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 321 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 237 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1359 160
set_location Controler_0/gpio_controler_0/read_data_frame[13] 660 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 511 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 666 60
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 569 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 315 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 625 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 627 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 303 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 434 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1338 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 991 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 375 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1332 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 233 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 434 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1375 154
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 493 36
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1008 166
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 547 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1161 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 520 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 321 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 787 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 683 75
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 610 48
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 674 42
set_location Controler_0/Command_Decoder_0/counter[28] 568 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 320 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 328 58
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_2 637 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 452 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 366 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 642 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1723 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 369 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 444 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9] 661 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 338 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 544 160
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1191 208
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 312 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 279 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 457 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 419 42
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 551 37
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_143_i 636 24
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 431 24
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 692 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 240 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1169 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 722 211
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 603 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1335 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 235 46
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[13] 660 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1122 171
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2302 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 657 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_0 631 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 385 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 939 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 404 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 444 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 398 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 358 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1365 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 378 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 661 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 310 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 399 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[31] 161 37
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1082 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 473 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1612 132
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 902 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 834 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 468 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 371 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1681 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 521 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 491 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 286 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 402 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 677 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 309 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 458 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 555 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 852 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 358 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 234 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 337 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 322 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1050 160
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 534 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 551 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 601 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 323 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_0[3] 916 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 513 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1130 105
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[7] 666 42
set_location Controler_0/ADI_SPI_0/addr_counter[10] 707 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 385 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1707 72
set_location Controler_0/REGISTERS_0/state_reg[4] 625 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 944 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 575 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1345 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 281 160
set_location Controler_0/ADI_SPI_0/data_counter[21] 670 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1643 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 415 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 515 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 546 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1166 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1182 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 243 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[12] 387 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 445 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 551 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 254 52
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 386 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 375 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 542 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 236 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 504 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 447 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 683 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 325 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 322 60
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 361 24
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0_0[0] 388 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 361 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 387 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[28] 318 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 947 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 241 28
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 504 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 291 37
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 647 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 378 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 468 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[2] 267 61
set_location Controler_0/ADI_SPI_0/state_reg_RNI1S6F1[2] 640 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 419 37
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1000 166
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 434 42
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1035 208
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 307 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 263 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 380 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 589 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 625 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 164 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 567 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 290 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 397 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1357 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 965 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 498 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[7] 210 34
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1050 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 342 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 526 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[7] 356 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1059 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 399 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 431 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 304 22
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector7 455 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 222 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_0_0 641 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1271 342
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 305 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 208 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 637 72
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[13] 666 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 334 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 289 55
set_location Controler_0/gpio_controler_0/read_data_frame[5] 667 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 639 57
set_location Controler_0/ADI_SPI_0/data_counter[15] 664 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 547 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 420 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1390 172
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 2033 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 330 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 463 60
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[7] 356 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 526 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1164 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[3] 378 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 368 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 611 342
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[4] 460 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1141 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 252 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1031 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 859 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1104 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 425 58
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 42 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 421 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 634 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 489 48
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1063 207
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 620 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 300 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 370 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 450 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 726 174
set_location Controler_0/ADI_SPI_0/addr_counter[9] 706 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 567 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 596 30
set_location Communication_0/Communication_Switch_0/state_reg[0] 522 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 904 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 463 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 452 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 652 52
set_location Controler_0/Command_Decoder_0/decode_vector[8] 530 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 346 34
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[0] 696 46
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1031 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 480 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 426 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 448 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 390 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 407 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1333 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 653 60
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[20] 716 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 300 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 564 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 692 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 2229 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 470 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 422 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 485 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 386 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[3] 202 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 333 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 323 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 313 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 473 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 340 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 588 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 289 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 455 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 811 153
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 277 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 608 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1171 105
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 571 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 679 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 287 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 317 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 440 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 383 43
set_location Controler_0/Answer_Encoder_0/periph_data[7] 545 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 241 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 330 64
set_location Communication_0/Communication_Switch_0/state_reg[1] 524 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 314 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 402 48
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_0_a2_0_0 637 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 506 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 314 52
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[10] 859 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 304 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 164 42
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 388 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 311 64
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 604 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 345 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1020 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 378 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 450 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[3] 447 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 243 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 436 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 460 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1371 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 665 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 314 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 550 141
set_location Controler_0/ADI_SPI_0/addr_counter[31] 728 28
set_location Controler_0/ADI_SPI_1/addr_counter[8] 753 34
set_location Communication_0/Communication_Switch_0/read_data_frame_4[2] 498 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 305 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 303 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 335 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 332 57
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2_0_a2 642 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 359 21
set_location Controler_0/Command_Decoder_0/state_reg[9] 525 34
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 285 21
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 644 52
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 749 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 287 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 397 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 312 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 282 57
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 610 33
set_location Controler_0/ADI_SPI_0/data_counter[11] 660 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 319 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 606 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 269 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 433 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 374 43
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1067 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 248 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 627 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 494 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2051 282
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 785 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 593 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 344 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 487 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 399 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 835 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[6] 646 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 779 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[31] 313 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 500 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 470 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1003 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 336 51
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 689 43
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 707 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 327 52
set_location Controler_0/Answer_Encoder_0/periph_data[6] 531 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 360 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1009 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 433 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 333 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 619 73
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 341 27
set_location Controler_0/Answer_Encoder_0/periph_data[8] 544 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 223 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 69 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 354 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 465 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 368 111
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[7] 674 30
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 693 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 385 51
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 436 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 412 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 325 64
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[17] 166 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 234 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 443 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 346 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 944 172
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1059 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 264 28
set_location I_2/U0_RGB1 583 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 270 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 487 60
set_location Controler_0/Command_Decoder_0/counter[20] 560 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 589 33
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 343 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 242 27
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 619 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 248 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 288 57
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 614 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 167 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 336 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 899 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 406 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 476 25
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 640 34
set_location Controler_0/gpio_controler_0/read_data_frame[2] 672 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1049 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_o4 681 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 920 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 515 60
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1070 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 360 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 990 183
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1043 165
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 688 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 477 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[11] 359 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 735 142
set_location Controler_0/ADI_SPI_0/addr_counter[25] 722 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 338 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 466 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_1 594 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 441 52
set_location Data_Block_0/Test_Generator_0/Test_Data_3[3] 900 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 374 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 426 21
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 283 24
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[4] 635 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 483 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 272 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1391 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1060 144
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 308 63
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 615 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 841 220
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 612 36
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1011 165
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 535 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 505 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 262 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 439 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 490 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 405 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 434 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[19] 335 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 376 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 473 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1002 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 401 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1369 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 455 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 382 64
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 367 48
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1030 207
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 642 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 349 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 352 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 662 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1221 159
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 651 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 115 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 680 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 263 34
set_location Data_Block_0/Test_Generator_0/Test_Data_7[7] 940 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 340 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 242 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 390 31
set_location Controler_0/Answer_Encoder_0/periph_data[3] 531 36
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 390 49
set_location Controler_0/ADI_SPI_0/sclk_4 630 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 219 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 630 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 706 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 279 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 471 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1344 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 503 60
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1054 184
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1045 184
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[11] 635 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1417 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 501 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 391 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 320 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 631 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 306 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 364 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[13] 352 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 412 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5_RNO[12] 670 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 259 63
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 643 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 623 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 307 37
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[14] 647 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 421 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 479 28
set_location Controler_0/gpio_controler_0/Outputs_RNO[2] 663 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 247 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 213 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 347 55
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 630 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1396 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 210 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 409 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 412 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 340 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1933 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 383 57
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 697 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 464 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 468 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 728 174
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 695 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 437 61
set_location Communication_0/Communication_CMD_MUX_0/state_reg[0] 402 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[6] 386 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 559 97
set_location Communication_0/Communication_Switch_0/DataFifo_RD_1_1_0 511 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1002 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 240 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 695 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 296 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 461 16
set_location Communication_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 400 30
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 609 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 295 60
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 605 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 397 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 217 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 672 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 293 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 556 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 91 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 1285 166
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 290 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 912 141
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 364 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[17] 373 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 632 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 400 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 265 52
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 989 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 815 154
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[21] 339 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9] 682 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 257 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2165 234
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 671 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 711 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1045 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 998 154
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[21] 166 36
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 556 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n2 450 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 469 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1414 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 813 297
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 333 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 459 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 279 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 735 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 719 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1030 181
set_location Controler_0/gpio_controler_0/Outputs_RNO[6] 692 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[2] 450 73
set_location Data_Block_0/Test_Generator_0/Test_Data_6[1] 718 145
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 643 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_2[0] 212 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 723 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 403 64
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 442 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 844 136
set_location Communication_0/Communication_Switch_0/read_data_frame_1[2] 498 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 361 28
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 988 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 515 64
set_location Data_Block_0/Test_Generator_0/Test_Data_3[9] 906 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 991 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 396 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 230 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 456 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 464 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 727 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 395 52
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1093 183
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 571 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 307 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 677 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1208 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 334 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 291 64
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 717 54
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 564 42
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 684 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 938 100
set_location Communication_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 402 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 410 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 358 21
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1047 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 677 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 374 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 367 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 314 55
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_13 763 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1704 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 370 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1050 145
set_location Data_Block_0/Test_Generator_0/Test_Data_2[10] 619 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 589 75
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 438 10
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 617 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 530 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 299 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 644 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 299 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 940 172
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[7] 215 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 637 76
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[17] 373 30
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[8] 681 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_0 653 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 373 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 737 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 232 49
set_location Controler_0/ADI_SPI_1/counter[0] 726 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 570 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 712 171
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[9] 694 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 309 54
set_location Controler_0/gpio_controler_0/PULSE_MASK[1] 683 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 590 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 662 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 342 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 622 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 457 57
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 443 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 261 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 679 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 348 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 342 124
set_location Controler_0/ADI_SPI_0/state_reg_RNI23831[2] 641 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 956 144
set_location Communication_0/Communication_Switch_0/state_reg[2] 518 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 382 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 256 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 289 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 316 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0_1 677 75
set_location Controler_0/gpio_controler_0/state_reg[1] 605 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 214 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1388 171
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 535 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 464 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 298 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 224 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[6] 342 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 380 22
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1037 166
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 603 76
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2[0] 514 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1641 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 241 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 426 10
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 564 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 291 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 371 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 248 64
set_location Controler_0/Command_Decoder_0/decode_vector[2] 532 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 268 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 550 159
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 632 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 435 100
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 621 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 724 193
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 488 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 249 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 290 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 1229 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1365 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 498 58
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1033 165
set_location Controler_0/gpio_controler_0/un40_write_signal_0_a2_0_a2_0_1 647 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 289 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 667 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 242 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 295 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 630 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 462 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 691 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 450 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1053 145
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 458 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 295 36
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 305 51
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 671 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 725 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 393 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1277 211
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 435 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 614 48
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 644 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 652 31
set_location Controler_0/gpio_controler_0/state_reg[5] 609 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 465 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 660 73
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[27] 345 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 468 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 338 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 369 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 328 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 320 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 200 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 549 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[13] 352 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 650 46
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 616 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 442 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 331 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 588 78
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[15] 651 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 446 52
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u 448 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 464 57
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 494 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 87 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 212 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 351 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 369 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 440 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 742 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 289 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 614 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 526 58
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 531 37
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[6] 634 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 381 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_3_tz 674 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 1026 228
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1041 165
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1047 208
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 297 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 323 114
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 661 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[19] 475 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0 679 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 296 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1163 106
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1317 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 495 55
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 589 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 535 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 399 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 829 186
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 500 69
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1029 183
set_location CFG0_GND_INST 594 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1386 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 460 16
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 651 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1341 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 340 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 338 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 490 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 403 15
set_location Controler_0/Answer_Encoder_0/periph_data[2] 536 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 454 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 446 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 517 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 345 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 475 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 450 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1383 127
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 595 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 320 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1374 159
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 445 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 346 27
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[25] 721 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 471 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 440 58
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 550 37
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1023 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 667 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 644 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 717 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 331 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 229 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 235 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 409 43
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 511 52
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[23] 351 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 949 145
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 573 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38] 363 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 646 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 366 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 317 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 492 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1128 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 999 160
set_location Synchronizer_0/Chain[0] 667 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1171 109
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 601 30
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[2] 634 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 381 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1351 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 997 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 234 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 472 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 368 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 493 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 311 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[13] 253 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 506 30
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[4] 691 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 289 60
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 440 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1168 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1371 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 384 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 851 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 416 27
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[2] 671 51
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 634 49
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 658 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1403 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 397 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 351 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 338 27
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1616 211
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 524 30
set_location Controler_0/ADI_SPI_1/addr_counter[6] 751 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 552 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 598 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 433 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 689 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1147 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 447 24
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11] 689 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 293 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 339 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 408 48
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 610 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 347 108
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 900 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 318 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1119 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 277 160
set_location Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_0_i 673 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[8] 321 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 635 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 895 159
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 654 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 723 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 433 57
set_location Controler_0/ADI_SPI_1/divider_enable 723 34
set_location Controler_0/gpio_controler_0/Counter_PULSE[20] 717 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 347 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 947 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 643 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 468 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 515 55
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 449 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 325 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 228 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 257 160
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 533 37
set_location Communication_0/Communication_Switch_0/state_reg[3] 519 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 376 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 428 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 568 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 370 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 422 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 455 55
set_location Data_Block_0/Test_Generator_0/Test_Data_7[0] 937 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 301 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 343 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 448 34
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 689 36
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 604 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 610 64
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1000 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 358 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 838 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 512 55
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1039 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 313 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 344 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 688 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 305 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 692 132
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 296 15
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 443 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 361 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1012 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1365 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 255 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 445 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 256 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[13] 165 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1046 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 373 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 558 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 326 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 354 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 691 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1047 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 374 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 326 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 600 27
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_10_0_a2_0_a2 695 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 523 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 311 60
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 1042 165
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 451 70
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1051 183
set_location Controler_0/gpio_controler_0/Counter_PULSE[31] 728 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 796 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 590 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 394 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 598 30
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 991 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 498 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 525 51
set_location Data_Block_0/Test_Generator_0/Test_Data_2[3] 612 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 717 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 311 58
set_location Data_Block_0/Test_Generator_0/Test_Data_5[4] 613 145
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 324 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 503 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 843 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 367 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1387 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 619 75
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1059 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 403 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 669 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 350 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 450 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 472 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 377 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 419 36
set_location Controler_0/ADI_SPI_1/addr_counter[20] 765 34
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 343 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1916 315
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 646 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1016 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 227 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 656 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 535 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 980 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 279 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1114 234
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 574 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 644 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 220 81
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1152 162
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 194 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 278 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1361 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 591 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1969 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 634 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 457 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 160 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 219 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 488 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF 702 129
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 844 145
set_location Controler_0/Command_Decoder_0/counter[9] 549 34
set_location Controler_0/Command_Decoder_0/decode_vector[5] 530 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 380 49
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 566 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 222 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf 221 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 342 30
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 706 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 484 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 76 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1428 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 227 33
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 409 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 481 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 672 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQLC7[0] 371 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 446 49
set_location Controler_0/gpio_controler_0/Counter_PULSE[28] 725 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 564 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 847 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 688 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 476 52
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 623 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1615 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 245 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 428 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 348 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 413 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 429 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1357 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1433 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1028 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 416 64
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0_0 644 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1416 309
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1704 255
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 218 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 424 55
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 522 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 256 145
set_location Controler_0/ADI_SPI_0/counter[4] 697 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1027 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 795 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 953 144
set_location Controler_0/ADI_SPI_1/busy 724 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 687 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 499 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 254 160
set_location Communication_0/Communication_CMD_MUX_0/un2_communication_req 396 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 309 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 438 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[3] 167 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 913 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 230 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1394 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 367 64
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[3] 633 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1526 282
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 863 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 302 34
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1010 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 332 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1427 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 299 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1337 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 201 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 600 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 608 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_m2 283 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 609 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 429 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 450 25
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_13 664 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 290 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[4] 206 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 418 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 408 37
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 686 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[5] 687 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 360 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 415 21
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ_2 398 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 373 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1224 160
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 633 33
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 705 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 733 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 206 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 483 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 411 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 333 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 437 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 397 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 387 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1346 129
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 341 45
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 453 25
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 625 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 637 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 407 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 222 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 443 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 627 91
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNIPH2I 521 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 459 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 306 54
set_location Controler_0/gpio_controler_0/Outputs_8_2[1] 679 33
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 628 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 375 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 397 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 392 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 676 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 812 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 359 46
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 439 25
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 605 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 239 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 335 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 344 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 483 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 466 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI6ELC[0] 673 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 361 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 251 46
set_location Controler_0/Command_Decoder_0/counter[21] 561 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 382 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 340 31
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 655 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 439 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 680 127
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1[0] 389 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 709 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 1008 189
set_location Controler_0/gpio_controler_0/PULSE_MASK[2] 670 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 297 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 457 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 649 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 285 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 370 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 334 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 451 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1001 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 436 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 368 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 475 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 504 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 752 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 195 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 376 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 307 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 727 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 634 79
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 463 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 383 52
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 571 43
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 370 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 389 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 717 151
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 446 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 420 48
set_location Controler_0/ADI_SPI_0/state_reg[1] 647 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 943 172
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 433 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_0 673 129
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 626 106
set_location Communication_0/Communication_Switch_0/un11_read_signal_0_a2 640 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1381 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 463 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 347 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 659 57
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 295 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 921 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 496 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[1] 162 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 439 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 351 19
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 654 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 372 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 292 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 306 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 723 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 333 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 449 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1301 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 318 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[36] 393 27
set_location Data_Block_0/Test_Generator_0/Test_Data_4[7] 616 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 278 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1189 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_1 682 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1197 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 301 46
set_location Controler_0/ADI_SPI_1/addr_counter[12] 757 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 450 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 660 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 508 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 416 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 418 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2050 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 483 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 281 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 307 49
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 659 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIBJ8B1[1] 209 33
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 549 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 288 19
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 453 46
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1071 199
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 602 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 963 144
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1286 226
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 300 48
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[11] 665 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 430 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 566 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 219 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1003 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 668 73
set_location Controler_0/ADI_SPI_1/addr_counter[7] 752 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 159 37
set_location Data_Block_0/Test_Generator_0/Test_Data_6[11] 716 145
set_location Controler_0/ADI_SPI_0/addr_counter[27] 724 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 396 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 285 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 424 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 238 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 867 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 913 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[27] 326 16
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1039 202
set_location Data_Block_0/Test_Generator_0/Test_Data_3[6] 903 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 257 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 996 172
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 590 30
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1012 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 338 64
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 669 31
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1305 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 434 54
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 393 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 433 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 447 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 236 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 416 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 392 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 348 37
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 511 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 308 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 464 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 288 18
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 685 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 428 24
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 599 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 299 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1377 153
set_location Controler_0/ADI_SPI_1/data_counter[21] 754 28
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[7] 673 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 389 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 527 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 654 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 536 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 629 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 430 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 689 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 337 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 455 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 730 159
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 466 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 452 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 484 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 838 126
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 512 31
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[1] 646 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 1424 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 425 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 353 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 383 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 343 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 682 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 697 168
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1046 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 407 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2244 144
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 594 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 634 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 292 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 373 63
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1080 199
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 434 24
set_location Controler_0/ADI_SPI_0/data_counter[0] 649 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 320 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 347 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[11] 624 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 446 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 424 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1396 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 352 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 618 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 394 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 338 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 221 141
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 327 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 470 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1077 199
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[29] 156 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 416 36
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1227 159
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 632 31
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1038 202
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_a2_0_a2 630 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 666 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 708 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 313 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35] 383 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 469 52
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 642 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 432 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 367 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1201 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 862 142
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 206 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 346 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 438 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 239 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1615 129
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 454 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 420 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 276 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 663 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 354 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1288 226
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 982 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 256 160
set_location Controler_0/ADI_SPI_1/data_counter[30] 763 28
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[5] 645 33
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 689 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 327 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 850 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1103 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 328 54
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[5] 854 145
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1020 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 718 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1005 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 288 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 1714 64
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[2] 660 51
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[12] 551 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 505 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1051 201
set_location Controler_0/gpio_controler_0/Outputs[4] 684 31
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 644 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 490 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 329 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[12] 607 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[20] 319 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 344 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 357 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 478 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 349 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 669 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1162 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 422 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 494 33
set_location Controler_0/ADI_SPI_0/ss_n 631 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 828 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 312 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 269 21
set_location Controler_0/ADI_SPI_1/addr_counter[16] 761 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 379 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1318 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 734 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 680 61
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 642 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 628 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 238 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 255 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 644 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 334 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 305 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 265 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 658 57
set_location Data_Block_0/Test_Generator_0/Test_Data_6[9] 714 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 74 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 80 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 1720 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 156 37
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 639 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 281 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 369 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 445 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 734 141
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_13 748 30
set_location Controler_0/ADI_SPI_0/state_reg_RNI0DLL[1] 642 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1614 129
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 221 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 337 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 290 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 562 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 556 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 291 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 459 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 523 57
set_location Controler_0/Answer_Encoder_0/periph_data[1] 534 36
set_location Communication_0/Communication_Switch_0/Builder_Enable_1 508 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 295 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 484 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 541 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1006 165
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 458 24
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 695 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 525 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 614 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 608 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 344 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 315 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 269 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 439 21
set_location Controler_0/ADI_SPI_0/addr_counter[8] 705 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 302 31
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 647 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1019 201
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 591 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 334 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1161 219
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 642 90
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1039 166
set_location Controler_0/ADI_SPI_0/data_counter[27] 676 25
set_location Controler_0/Answer_Encoder_0/periph_data[9] 540 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 363 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 659 60
set_location Controler_0/gpio_controler_0/Outputs[14] 680 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 335 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 635 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 436 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 700 70
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 683 24
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 461 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1309 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 386 46
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[3] 681 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 376 58
set_location Controler_0/ADI_SPI_1/data_counter[11] 744 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 569 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 199 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 310 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 675 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 305 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 549 141
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[16] 315 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 328 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 1424 174
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[24] 720 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 245 34
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1280 210
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 840 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 1288 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 286 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 723 145
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 519 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 295 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 283 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 306 28
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 645 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 493 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 672 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 196 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 488 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 389 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 245 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 545 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 311 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 249 64
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 531 30
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_4_a2 644 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1386 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1272 210
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 611 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1340 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3 634 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1180 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 318 54
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 385 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 347 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 645 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 912 144
set_location Controler_0/gpio_controler_0/Counter_PULSE[10] 707 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 375 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 474 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 728 97
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 683 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 431 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD_o 218 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 294 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 383 61
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 690 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 251 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 519 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 596 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 657 61
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 586 232
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 382 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 458 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 410 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 412 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 290 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 242 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 479 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1048 175
set_location Data_Block_0/Test_Generator_0/Test_Data_0_4_fast[3] 861 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 459 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 467 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 696 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 357 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 513 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 850 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 291 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1170 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1319 210
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[0] 418 49
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1070 208
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1422 133
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 386 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 1235 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 541 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 669 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 203 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 549 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 505 63
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 657 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 322 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 443 36
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1008 165
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[4] 661 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 294 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 451 48
set_location Communication_0/Communication_Switch_0/read_data_frame_1[3] 499 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1195 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 426 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 522 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 654 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 668 37
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 546 46
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 304 48
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 411 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 354 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 201 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1315 208
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 551 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 308 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1417 133
set_location Controler_0/ADI_SPI_1/state_reg_RNI5HF81[2] 730 30
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 600 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 386 54
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 602 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 456 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 945 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 518 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 312 54
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36] 394 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 330 60
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[5] 632 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 367 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 423 28
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[0] 214 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 254 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 417 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 617 45
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2_1_a2 632 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1710 63
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1054 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1418 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 342 25
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 518 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 529 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 708 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 368 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 378 27
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_2[0] 395 48
set_location Data_Block_0/Test_Generator_0/Test_Data_2[9] 618 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 328 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 511 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 433 52
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1092 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 641 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 991 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 326 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 332 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 649 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 354 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 699 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1387 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 707 70
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0_0_a2 644 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 374 61
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 513 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 299 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 257 52
set_location Controler_0/gpio_controler_0/Outputs_RNO[15] 679 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 362 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 509 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 350 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 792 175
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 432 60
set_location Controler_0/gpio_controler_0/Counter_PULSE[18] 715 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 297 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 258 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 994 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 63 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1403 150
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 283 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 482 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 282 28
set_location Data_Block_0/Test_Generator_0/Test_Data_6[8] 713 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1183 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 435 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 431 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 656 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 377 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 454 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 244 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 638 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 353 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 451 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 358 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 676 75
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2_1_0 646 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 306 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1 677 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 725 97
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 705 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 622 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 518 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 449 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 849 151
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 592 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 473 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 430 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 224 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1235 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 480 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 290 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1148 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 336 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 285 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[12] 678 42
set_location Controler_0/ADI_SPI_0/data_counter[17] 666 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 255 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 380 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 215 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 362 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 715 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 224 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 374 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 972 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1389 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1396 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 425 61
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1034 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 433 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 458 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[5] 214 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[10] 384 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 356 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 574 48
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 2224 145
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 543 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 549 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 415 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 443 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 368 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 442 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 218 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 436 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1351 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 261 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 451 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 327 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 608 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 727 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 333 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 588 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 567 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 333 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1324 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1386 171
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 714 51
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 537 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 629 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 550 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 216 46
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[14] 649 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1989 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 670 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 666 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 296 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 675 127
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1035 165
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 445 60
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 456 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 468 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1053 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 411 22
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 649 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 852 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 529 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 255 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 376 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1214 160
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1074 199
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 240 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 458 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 388 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 622 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1363 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 296 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 486 31
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 723 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 664 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 374 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1431 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 234 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 449 55
set_location Communication_0/Communication_Switch_0/Builder_Enable 508 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 295 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1360 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 538 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 267 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 475 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 360 15
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 999 184
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 319 48
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1017 201
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[13] 165 37
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1020 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1347 127
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 1833 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 351 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 416 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 514 61
set_location Controler_0/gpio_controler_0/PULSE_MASK[7] 679 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 458 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 837 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 208 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 296 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 320 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 469 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 335 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 335 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 357 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 343 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 633 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 831 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 164 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 810 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 442 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 448 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 621 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 946 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 613 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 683 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 548 46
set_location Controler_0/ADI_SPI_0/data_counter[5] 654 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 345 51
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 646 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 676 61
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1102 184
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 268 21
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1037 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1177 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 313 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[0] 164 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 399 52
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1030 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1191 108
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 615 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 350 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 324 150
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 495 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 683 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1367 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 353 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 679 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 353 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 454 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 317 52
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[2] 661 51
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 436 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 67 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 405 49
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 613 28
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 694 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 366 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 474 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 372 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1339 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1420 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1157 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 386 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 256 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 346 153
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[20] 193 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 741 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 527 61
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 704 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 316 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1336 127
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 766 27
set_location Controler_0/ADI_SPI_1/counter_3[0] 726 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 345 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 246 28
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 648 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1315 210
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1029 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 260 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 612 64
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_0_a2_0_a2 688 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 494 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 685 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 440 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 298 58
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 622 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 514 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 489 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 443 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 518 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 390 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 369 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 560 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 294 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 430 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1979 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 445 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1402 127
set_location Controler_0/Command_Decoder_0/decode_vector[3] 538 31
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1072 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 453 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 322 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 466 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 548 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1401 282
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 591 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 806 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 608 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 310 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 469 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 469 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 297 19
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1047 183
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 538 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 648 60
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0[6] 526 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 336 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 685 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 498 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 653 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 371 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 333 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1380 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 442 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 355 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 631 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 417 22
set_location Controler_0/Command_Decoder_0/counter[30] 570 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[6] 215 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1388 184
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[5] 662 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1430 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 245 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1432 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 626 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 213 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1054 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 436 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 660 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 354 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 682 61
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1309 211
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 493 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1191 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 501 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 465 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 509 27
set_location Controler_0/gpio_controler_0/read_data_frame[1] 669 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 418 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_5 632 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 511 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 410 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 228 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 246 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 841 219
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 998 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 918 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[4] 338 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 597 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 360 64
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[22] 718 46
set_location Communication_0/Communication_Switch_0/state_reg_RNIFHTC[5] 522 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 590 73
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 459 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 395 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1351 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1183 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 527 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 280 64
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 623 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 260 160
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 300 21
set_location Data_Block_0/Test_Generator_0/Test_Data_5[5] 614 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 78 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 615 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 670 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[2] 328 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 440 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 498 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 475 52
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 223 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 666 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 674 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 347 154
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 475 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 637 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[2] 682 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 329 31
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 591 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1346 130
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 688 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 207 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1028 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 638 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 664 81
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 613 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 221 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 291 255
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 454 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 332 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 468 70
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 617 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 339 31
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 628 48
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 522 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1345 156
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 690 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 964 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 308 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 619 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 355 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 687 37
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1018 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 381 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 436 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 440 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1365 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 440 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 506 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 358 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1006 160
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1068 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1154 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 286 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 333 22
set_location Controler_0/gpio_controler_0/read_data_frame[14] 653 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[23] 158 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 848 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 363 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1281 342
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 470 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 727 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 441 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 616 70
set_location Controler_0/gpio_controler_0/Outputs_RNO[10] 677 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1215 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1050 181
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 648 48
set_location Controler_0/ADI_SPI_0/addr_counter[6] 703 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 670 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 331 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 711 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1349 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 448 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 265 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 694 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 647 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 451 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 720 213
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 472 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1031 181
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 458 70
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1030 183
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 945 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 421 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 453 55
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1082 184
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 989 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 695 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 474 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 279 54
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 462 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 332 64
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[35] 381 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 624 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1351 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 400 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1970 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 513 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[13] 670 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 455 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[15] 202 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 335 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 300 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 408 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 570 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 350 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 449 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 477 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 282 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1178 157
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 338 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 491 64
set_location Controler_0/ADI_SPI_0/data_counter[24] 673 25
set_location Communication_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable 325 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 476 57
set_location Controler_0/ADI_SPI_1/addr_counter[5] 750 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 233 31
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 579 66
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 1241 106
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1073 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 502 45
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1061 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 853 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 215 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 266 63
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 298 64
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 309 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 279 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 722 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 522 151
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[7] 677 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 742 142
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2_0_a2 640 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 353 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 360 55
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1040 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1352 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 321 54
set_location Controler_0/ADI_SPI_1/counter[2] 710 34
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1022 159
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 417 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 303 18
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 449 61
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 647 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 366 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 353 43
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 638 31
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 565 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 413 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 410 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 326 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 338 21
set_location Data_Block_0/Test_Generator_0/Test_Data_4[11] 620 91
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 643 51
set_location Controler_0/ADI_SPI_1/sdio_cl 727 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 328 123
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1096 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 348 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 997 159
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 487 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1220 160
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 473 73
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 272 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 464 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 221 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 235 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 325 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 459 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 354 58
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 636 51
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1062 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 680 133
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[14] 680 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 357 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_4 626 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 511 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1369 151
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 292 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 316 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 279 61
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 514 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 336 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 238 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 987 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1051 180
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 706 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10 595 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 342 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 421 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 922 282
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 632 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 519 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1036 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 249 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1388 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 372 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 541 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 250 64
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 433 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1640 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 402 27
set_location Communication_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 412 48
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 349 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1065 145
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 433 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 845 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 979 159
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[8] 704 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5_RNO[14] 667 57
set_location Data_Block_0/Test_Generator_0/Test_Data_3[8] 905 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 349 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 684 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 679 76
set_location Controler_0/ADI_SPI_0/addr_counter[15] 712 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 351 10
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1018 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 919 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 503 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1753 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1005 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 362 54
set_location Controler_0/gpio_controler_0/Outputs_RNO[11] 666 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 447 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 359 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 296 61
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 815 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 341 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 343 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 359 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 362 18
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 508 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 463 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1381 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 334 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 343 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1075 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 727 175
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 304 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 873 145
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 306 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 845 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 391 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 363 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 660 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1177 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 344 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 285 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_i_o2 726 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 271 21
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 650 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 336 27
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 641 31
set_location Controler_0/gpio_controler_0/Outputs_8[13] 677 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 621 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 310 63
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[13] 635 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 225 52
set_location Controler_0/Answer_Encoder_0/periph_data[11] 543 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 428 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[6] 198 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 920 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1020 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 391 61
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 2221 145
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 449 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 426 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1145 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 301 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1068 207
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 369 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1386 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 538 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 422 28
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1157 162
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 357 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 690 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 468 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 548 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 386 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 409 24
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 716 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1227 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 340 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 196 28
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 718 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 594 73
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 435 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 422 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 312 33
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[10] 633 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1045 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 324 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 620 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1342 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 397 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 378 19
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 530 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1344 157
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 426 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 848 190
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 349 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 853 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 349 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 886 195
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 405 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 474 51
set_location Controler_0/Answer_Encoder_0/periph_data[12] 542 42
set_location Controler_0/Command_Decoder_0/counter[8] 548 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 649 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 361 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 243 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 726 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 292 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 470 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 2298 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 300 61
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[5] 701 46
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1061 175
set_location Controler_0/ADI_SPI_0/data_counter[14] 663 25
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 495 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 510 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 838 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[11] 630 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 573 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 273 63
set_location Data_Block_0/Test_Generator_0/Test_Data_3[4] 901 115
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 305 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 672 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 422 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 221 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 276 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1383 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 475 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 548 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1184 157
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[20] 346 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 395 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 244 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 724 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 633 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 355 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 320 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 652 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 944 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 411 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 472 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 230 34
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1010 165
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 986 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 366 57
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 613 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 344 37
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 626 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1028 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1156 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 464 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 330 30
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2[4] 605 33
set_location Data_Block_0/Test_Generator_0/Test_Data_5[10] 619 145
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 398 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 332 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 325 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 685 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 303 61
set_location Controler_0/ADI_SPI_1/counter[6] 714 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 595 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1366 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 244 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 403 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 426 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 297 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 517 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 690 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 651 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 266 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 378 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 617 70
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1077 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 334 22
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 619 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[30] 329 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 428 55
set_location Data_Block_0/Test_Generator_0/Test_Data_7[10] 943 97
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2_RNIAJHB1 683 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 410 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1007 165
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 734 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 450 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 687 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[3] 682 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1983 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 385 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 402 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 994 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 462 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 496 25
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 542 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 465 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 998 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1363 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 238 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 256 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 595 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 424 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 667 58
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 514 31
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1023 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 306 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 726 214
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 275 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 416 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 277 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1180 157
set_location Controler_0/ADI_SPI_0/data_counter[28] 677 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 291 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 629 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 320 43
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_i_a2[0] 644 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 446 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 433 58
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2_0_a2_0 631 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 276 31
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_108_i 725 30
set_location Controler_0/ADI_SPI_0/addr_counter[7] 704 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 471 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 330 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 328 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1193 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 446 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1426 42
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 267 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1242 345
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[3] 660 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 250 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 300 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 356 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 222 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 400 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 339 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1793 331
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1429 124
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 645 51
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2[1] 393 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 435 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 486 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 304 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 434 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 295 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 363 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 558 36
set_location Controler_0/gpio_controler_0/read_data_frame[10] 681 46
set_location Controler_0/ADI_SPI_1/state_reg[2] 724 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 351 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 460 21
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 4 4
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 331 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 687 36
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 452 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[1] 162 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 999 153
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 619 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 478 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 459 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1387 172
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14] 686 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1233 160
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 606 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1318 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 445 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 715 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 842 136
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 420 10
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 669 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 347 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 963 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1402 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 546 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 285 30
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1052 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 296 27
set_location Controler_0/gpio_controler_0/Outputs_8[1] 682 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 248 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 352 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 387 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 467 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 590 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 459 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 378 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 456 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 321 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 992 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1002 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 331 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1683 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 294 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 301 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 421 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 448 31
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1012 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 450 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1356 157
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 659 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 540 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 681 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 654 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1286 225
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 541 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 612 79
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 284 63
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[10] 682 51
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 384 49
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[20] 522 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 463 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 650 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 431 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 987 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 339 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 372 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 222 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 478 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 294 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1234 160
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 281 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 737 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 612 52
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 520 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 475 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 384 64
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 607 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 931 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 323 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 245 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 697 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1000 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 599 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 998 180
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 317 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 706 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 711 160
set_location Controler_0/ADI_SPI_0/counter[1] 685 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 530 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 454 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 363 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 371 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1387 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 688 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 410 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 1233 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1699 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 438 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 460 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 287 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 500 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[13] 657 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1088 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 437 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 600 69
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 627 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 448 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 361 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 282 64
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 545 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 230 28
set_location Data_Block_0/Test_Generator_0/Test_Data_4[2] 631 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 460 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 454 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1608 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 467 54
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 550 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 811 154
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1065 184
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 476 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 321 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 453 63
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 532 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 692 126
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 1084 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 375 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 198 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 446 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 438 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 1412 129
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 289 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 703 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 395 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 290 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 453 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 332 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1211 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 260 49
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 532 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 326 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 262 168
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 474 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 425 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 602 75
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 516 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 271 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 738 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 450 48
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 663 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 726 268
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 627 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 607 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 339 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 450 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 484 63
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0_0_a2 722 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 490 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 617 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 206 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 668 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 236 37
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1061 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 512 45
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[13] 679 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 428 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 922 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 600 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 222 103
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 594 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 451 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 940 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 731 97
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1053 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 241 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 331 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 417 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 679 69
set_location Controler_0/ADI_SPI_0/data_counter[18] 667 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 850 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 857 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 616 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 638 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1061 145
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 379 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 302 30
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 620 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 432 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2209 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 372 52
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 549 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 308 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1022 202
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 671 37
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 385 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 497 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 465 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 564 52
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 334 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 412 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 448 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 350 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 547 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1192 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 524 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 280 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 488 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 547 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1065 202
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 664 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 535 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 274 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 714 151
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 618 42
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 501 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 348 49
set_location Communication_0/Communication_Switch_0/Communication_vote_vector[1] 512 49
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1009 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 351 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 621 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 464 21
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 304 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 432 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 371 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 211 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 710 172
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 434 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 353 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 464 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 715 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 406 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 460 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 836 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 644 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 385 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 461 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 640 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 297 28
set_location Controler_0/Command_Decoder_0/counter[31] 571 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 315 61
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[26] 482 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 423 60
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 459 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 297 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 383 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 401 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 404 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 464 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 533 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 664 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 379 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 375 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 333 48
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1011 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 380 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 478 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 300 54
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 472 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1357 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 920 300
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 217 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1380 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 483 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 615 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1295 225
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 522 51
set_location Controler_0/gpio_controler_0/state_reg[2] 607 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 399 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 330 58
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[34] 324 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 167 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 164 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 437 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 275 160
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[6] 342 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1027 201
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 607 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 404 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1421 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 328 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1382 175
set_location Controler_0/ADI_SPI_1/addr_counter[10] 755 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 271 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 290 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 427 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 348 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 267 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 468 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 161 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 201 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0 591 69
set_location Controler_0/ADI_SPI_1/counter[4] 722 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 1026 186
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 607 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 439 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 940 151
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 612 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 422 58
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 659 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 544 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1026 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 718 172
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 347 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 299 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 255 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 442 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 795 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 950 145
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 560 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 608 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1179 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 370 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 435 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1044 234
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 449 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 293 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 308 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 240 28
set_location Controler_0/gpio_controler_0/PULSE_MASK[0] 677 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 359 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 397 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 445 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 347 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 490 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 294 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 998 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 534 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 536 61
set_location Data_Block_0/Test_Generator_0/Test_Data_6[7] 712 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 495 69
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 0 5
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 474 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 744 262
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 646 57
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1004 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 356 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1361 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 998 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 365 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 531 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39] 405 24
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 526 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 476 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 494 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 457 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 628 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 229 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 618 45
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1028 199
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1315 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 466 58
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 706 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 231 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[12] 468 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1388 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1346 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 305 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 318 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 295 15
set_location Controler_0/ADI_SPI_1/addr_counter[27] 772 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 361 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 595 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 284 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1096 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 474 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 603 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 393 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1024 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 992 159
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 500 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 431 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 369 27
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 596 28
set_location Controler_0/ADI_SPI_0/state_reg_RNI2FLL[3] 640 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 860 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 417 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 255 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 435 60
set_location Data_Block_0/Test_Generator_0/Test_Data_1[11] 944 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 437 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 295 30
set_location Communication_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 369 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 415 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 724 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 396 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 276 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 604 342
set_location Controler_0/gpio_controler_0/read_data_frame[9] 683 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 434 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 300 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 301 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 589 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 469 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 602 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 362 30
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 606 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 393 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 287 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 595 79
set_location Controler_0/ADI_SPI_1/counter[3] 711 34
set_location Data_Block_0/Test_Generator_0/Test_Data_5[0] 630 103
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[9] 688 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 373 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 417 25
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 516 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1535 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[26] 308 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 359 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 668 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 163 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1007 172
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 322 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1391 175
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1101 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 636 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 952 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1424 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 434 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 414 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 367 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 998 171
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 507 16
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 640 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 894 159
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 667 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 296 22
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[10] 466 19
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1298 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 465 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 317 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 692 129
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1052 183
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[11] 162 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 616 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 602 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 684 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 312 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 465 57
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 693 37
set_location Controler_0/Command_Decoder_0/counter[23] 563 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 1397 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1392 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 709 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1045 181
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 423 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 462 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 420 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 478 64
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 505 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 854 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1762 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 466 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 525 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 359 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 474 30
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 615 37
set_location Communication_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 397 30
set_location Communication_0/Communication_Switch_0/Communication_vote_vector[2] 505 49
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 621 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 303 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 327 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 327 22
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 719 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 409 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 420 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 442 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1160 106
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 681 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 450 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1229 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 983 160
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1060 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 800 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 449 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 265 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2304 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 375 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 525 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 425 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 806 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 355 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1358 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 659 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 155 225
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 565 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 471 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 792 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5_RNO[15] 661 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1005 153
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e 747 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 524 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 269 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1058 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2247 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 334 64
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 630 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 483 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1216 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 852 174
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 938 172
set_location Controler_0/ADI_SPI_0/data_counter[29] 678 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 357 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 413 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1029 180
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1066 174
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 493 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 469 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 492 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 378 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 381 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1225 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 350 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 461 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 1082 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 422 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 356 21
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[32] 380 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 71 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 218 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1052 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 713 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 345 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 373 48
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 620 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 625 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 258 37
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1013 165
set_location Controler_0/gpio_controler_0/read_data_frame[3] 682 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 325 54
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[21] 717 46
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1302 211
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 662 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 623 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 727 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 350 48
set_location Controler_0/ADI_SPI_0/addr_counter[17] 714 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1359 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2017 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 407 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1347 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 373 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 268 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 669 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 462 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 307 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 998 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1421 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34] 372 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 335 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 301 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 621 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 943 229
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 631 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1355 130
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 622 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 698 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 467 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 210 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 394 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 396 57
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 337 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 645 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 251 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 371 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 296 37
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 370 30
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1019 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 341 52
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_i_0_o2_i_a2 670 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 248 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[14] 638 60
set_location Communication_0/Communication_Switch_0/state_reg_RNO[4] 525 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 509 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 440 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 292 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a3 638 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 1232 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 407 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[5] 645 72
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 1426 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 256 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 376 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12] 700 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 255 45
set_location Controler_0/ADI_SPI_1/counter[8] 716 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 669 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 511 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 536 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 359 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 381 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 726 175
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1079 208
set_location Controler_0/ADI_SPI_0/data_counter[20] 669 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 312 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 427 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 439 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 309 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 527 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 335 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 380 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 379 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 318 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 505 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 414 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 693 126
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 390 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1058 207
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1045 183
set_location Controler_0/gpio_controler_0/Counter_PULSE[25] 722 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[0] 643 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 216 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 332 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 392 57
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1099 183
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 685 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 401 24
set_location Controler_0/gpio_controler_0/read_data_frame[7] 665 43
set_location Controler_0/Command_Decoder_0/Perif_BUSY 526 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1349 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 360 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 405 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 365 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 475 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 346 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 356 34
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2[4] 603 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 489 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI35JG 511 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 656 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 491 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 381 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 705 172
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[5] 219 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 350 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 219 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 641 70
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 650 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 609 342
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 297 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 413 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 377 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 863 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 309 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 249 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 349 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 682 73
set_location Controler_0/Command_Decoder_0/counter[22] 562 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 521 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 340 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 236 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 939 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1007 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 683 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 369 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 250 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1671 336
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 571 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 997 202
set_location Controler_0/gpio_controler_0/PULSE_MASK[9] 694 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1348 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 353 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1390 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 621 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 324 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 246 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 317 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 629 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 432 27
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 297 22
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 386 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1307 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 843 126
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 429 21
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 498 36
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 602 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 288 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 292 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 521 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1131 109
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 350 27
set_location Controler_0/ADI_SPI_0/data_counter[19] 668 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 328 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 471 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 637 60
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 628 31
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 606 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 626 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 246 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 445 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1425 42
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 703 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 316 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1389 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1323 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 337 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 285 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 366 30
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 625 34
set_location Controler_0/Command_Decoder_0/state_reg[2] 523 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 451 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1384 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 846 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1202 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 332 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 618 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 833 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 355 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 426 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 458 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 1091 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 733 141
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_0 194 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 441 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 681 69
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 636 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 467 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 330 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 445 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 433 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 807 153
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[10] 706 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIAOVH[4] 662 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 318 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 515 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 880 228
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1055 207
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 55 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1024 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 237 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 242 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 546 141
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1020 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 254 49
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 643 30
set_location Controler_0/ADI_SPI_0/addr_counter[5] 702 28
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIDOF8[4] 525 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 479 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 465 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7LM3[8] 366 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 209 28
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 693 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 471 60
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1399 226
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 994 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 710 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 669 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 599 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 363 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 110 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1421 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 357 18
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[18] 474 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 813 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 638 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 308 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 664 145
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 630 37
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1076 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1360 154
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 593 28
set_location Communication_0/Communication_Switch_0/read_data_frame_4[1] 497 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 853 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 422 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 608 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 441 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 726 159
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 634 55
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 705 36
set_location Controler_0/ADI_SPI_1/addr_counter[0] 745 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 554 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 1037 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 380 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 666 76
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 303 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 430 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1307 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 437 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 226 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 282 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 273 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 223 52
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 537 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 354 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 590 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 2292 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1386 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 228 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 457 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 644 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 426 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 546 64
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_fast[2] 219 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 356 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 493 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 807 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 443 64
set_location Controler_0/ADI_SPI_0/addr_counter[26] 723 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1395 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 294 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 432 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1344 130
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 765 27
set_location Controler_0/ADI_SPI_1/addr_counter[4] 749 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 516 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 219 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 470 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 233 34
set_location Controler_0/ADI_SPI_0/data_counter[10] 659 25
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1049 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 524 28
set_location Controler_0/Command_Decoder_0/counter[26] 566 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[7] 689 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 295 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1718 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 344 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1137 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 331 48
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 619 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 239 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 278 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 648 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 632 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1065 144
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 170 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1343 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 439 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 479 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 464 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 305 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1372 153
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 599 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1380 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 217 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 861 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 293 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 294 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 637 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 391 24
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1012 187
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 415 36
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 617 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 349 19
set_location Controler_0/Command_Decoder_0/counter[3] 543 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 318 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 521 28
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1014 184
set_location BUFD_0 601 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1133 109
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 648 45
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_i_0_o2_i_a2_0 669 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1385 123
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 534 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 407 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1423 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[13] 312 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 631 145
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[11] 668 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1271 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 465 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 265 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 389 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1186 157
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 913 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1219 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1050 201
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 599 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 746 262
set_location Controler_0/ADI_SPI_0/state_reg[0] 643 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 534 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 591 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 494 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 652 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 673 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 545 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 441 64
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1062 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 357 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 310 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 996 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 292 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 480 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 439 51
set_location Controler_0/gpio_controler_0/Counter_PULSE[4] 701 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 308 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 502 70
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 746 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 358 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2048 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1690 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 1024 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1363 157
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 659 31
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 701 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1027 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 345 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 278 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1078 199
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1060 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 620 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 542 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 295 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 442 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 216 33
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1046 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 294 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 344 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 709 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 601 69
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 549 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 473 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[34] 293 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 526 63
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 574 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 340 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 165 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 808 154
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 662 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 475 64
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 639 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_2 552 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 627 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 447 34
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 538 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 458 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 1035 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 541 51
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1073 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 456 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 647 60
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1027 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 611 79
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 608 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 369 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 522 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 432 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 359 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 803 175
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 437 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 414 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 404 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[3] 167 31
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 571 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[31] 353 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 615 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 440 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 195 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 353 22
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1] 1156 162
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 288 64
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 474 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 458 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1075 189
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 533 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 402 63
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 623 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[31] 161 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 433 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 603 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 348 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 680 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 517 48
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[11] 625 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 632 70
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1337 207
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 733 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1181 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 403 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 309 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 797 175
set_location Controler_0/Command_Decoder_0/counter[24] 564 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 469 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1385 175
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 645 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 320 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 56 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 684 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 362 15
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[14] 668 48
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1094 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 403 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1317 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 351 15
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2_0_a2 647 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 294 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 310 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 397 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 422 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1360 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 307 61
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 497 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 321 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 499 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 282 60
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 499 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 253 36
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 641 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 81 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 662 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 303 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 365 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 377 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 211 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1026 207
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 669 255
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 691 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 435 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[2] 220 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1132 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 991 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 338 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 462 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 242 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 419 63
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 656 30
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 708 51
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_17 715 24
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 544 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 242 64
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[7] 215 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 220 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 300 43
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1306 211
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 498 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 363 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 281 31
set_location Controler_0/ADI_SPI_1/data_counter[28] 761 28
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[2] 681 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 214 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 590 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 642 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[31] 314 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 338 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 355 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 330 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 307 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 571 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 422 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 499 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 472 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 493 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 625 70
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 513 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 507 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 493 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUOM01[0] 383 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[14] 670 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 307 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 306 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 655 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 623 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 229 42
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1100 183
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[29] 694 46
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2 637 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1007 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 693 342
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 380 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1066 144
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 567 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 331 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 330 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 414 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI46EK3[0] 659 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 524 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 379 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 545 141
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 682 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 836 160
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 566 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 329 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 383 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[20] 348 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11] 677 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 254 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 454 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 118 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1055 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 282 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 482 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 404 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1382 171
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_15 778 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 163 37
set_location Controler_0/Command_Decoder_0/state_reg[3] 520 34
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 523 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1013 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 426 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 445 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[33] 308 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1107 234
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 987 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 673 127
set_location Controler_0/ADI_SPI_0/addr_counter[21] 718 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 451 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1316 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 379 22
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1075 208
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 560 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 663 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 322 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1023 196
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 338 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 459 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 855 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1381 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 469 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 251 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 305 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 694 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1387 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 640 70
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[2] 686 46
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 655 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[9] 157 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 954 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 590 69
set_location Controler_0/gpio_controler_0/Counter_PULSE[5] 702 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 356 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 364 52
set_location Controler_0/ADI_SPI_0/divider_enable 693 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 368 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 296 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 889 160
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[7] 856 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 292 30
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[6] 702 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 392 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 531 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 588 48
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1059 184
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0] 509 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1401 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1306 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 317 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 395 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1186 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 655 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 424 19
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 270 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 804 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 635 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 600 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 399 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 435 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 473 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 704 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 300 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 366 58
set_location Controler_0/gpio_controler_0/un1_write_signal_4_0_o2 657 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 331 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1811 45
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 479 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 463 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 660 61
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[19] 160 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 868 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 226 43
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[8] 857 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 364 54
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 608 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[29] 485 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[26] 306 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 288 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 293 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 471 21
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1050 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 686 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 357 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 357 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 333 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 201 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 547 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 374 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1182 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 417 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 365 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 283 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 365 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 440 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 327 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 438 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n4 446 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 355 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 489 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 550 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[22] 301 45
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 477 73
set_location Controler_0/ADI_SPI_1/state_reg_RNI1EQS[1] 731 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 349 48
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[2] 204 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 392 51
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 456 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 397 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 454 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[12] 311 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 159 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 996 181
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1022 184
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1312 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1045 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 377 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 672 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 308 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 597 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 276 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 451 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 474 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 354 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 477 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 354 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 452 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[15] 471 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 427 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 480 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 327 31
set_location Controler_0/gpio_controler_0/state_reg[4] 606 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 237 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1330 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[3] 378 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 328 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 282 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 487 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 478 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 516 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 321 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 349 10
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 517 30
set_location Controler_0/gpio_controler_0/Counter_PULSE[23] 720 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[5] 686 33
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 695 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 454 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 400 58
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[2] 670 51
set_location Controler_0/Command_Decoder_0/counter[0] 545 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 466 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 419 54
set_location Controler_0/ADI_SPI_1/data_counter[18] 751 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 360 19
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 650 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 421 24
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 439 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 1399 225
set_location Controler_0/ADI_SPI_0/counter[3] 687 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 345 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 402 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 463 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 437 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 524 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 242 31
set_location Controler_0/gpio_controler_0/Counter_PULSE[15] 712 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 355 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 670 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 429 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 372 61
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 518 33
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 600 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 341 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 858 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 360 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 293 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 447 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 404 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 454 25
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 610 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 333 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 344 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 980 160
set_location Controler_0/REGISTERS_0/state_reg[0] 626 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1382 184
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 743 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 321 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 256 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[26] 344 28
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 745 30
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1064 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 372 55
set_location Controler_0/ADI_SPI_1/addr_counter[31] 776 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1274 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 330 48
set_location Controler_0/ADI_SPI_1/data_counter[0] 733 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 349 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 463 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 227 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 302 54
set_location Controler_0/Command_Decoder_0/counter[6] 546 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 356 33
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 1293 226
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 564 48
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[8] 652 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 545 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 719 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 705 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 414 16
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[6] 657 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 957 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 483 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 402 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 421 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2 259 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 327 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 527 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 457 48
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[15] 711 46
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector8 453 45
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[23] 518 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 307 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 220 36
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 589 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 501 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 1018 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 689 126
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 460 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 288 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 572 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 264 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 277 25
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 546 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 224 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 259 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 404 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 618 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 458 49
set_location Controler_0/ADI_SPI_1/counter[7] 715 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 864 145
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2_0_a2 636 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 337 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 307 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 494 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 262 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 432 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 390 45
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1020 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 352 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1150 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 405 34
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 544 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 650 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1010 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1364 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[10] 631 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1410 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 345 153
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 588 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 460 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 621 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 438 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 66 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 367 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 613 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 446 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 268 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 567 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[0] 646 42
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 573 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1110 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 234 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 180 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1011 202
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 13 164
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 702 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 429 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 372 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1031 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 610 76
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIUKVG[0] 524 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1404 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 386 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 468 28
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_0_i_a2 639 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 338 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 985 154
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[15] 681 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1783 96
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1036 165
set_location Controler_0/gpio_controler_0/state_reg[3] 600 34
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 668 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 651 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 700 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 343 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 380 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 523 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 663 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2228 144
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[0] 667 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 450 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1002 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 656 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 527 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 307 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 941 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 518 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1347 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 367 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 680 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 284 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 544 141
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 289 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 404 58
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 500 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1427 132
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 199 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 655 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 945 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 250 52
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 381 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 390 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 317 64
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 767 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 341 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 253 31
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 545 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 340 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1427 124
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 589 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 409 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 294 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 596 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 540 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 642 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 304 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 281 61
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1041 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 730 175
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 266 60
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[6] 634 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 258 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 452 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 468 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 732 142
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 414 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 314 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 309 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 241 159
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_i_m2_1_0 708 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1002 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 523 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 998 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 408 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 638 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 468 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 517 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 722 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 369 21
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 635 31
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 545 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI39V71[2] 368 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 457 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 434 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 358 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 657 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR 687 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 520 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 513 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 609 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 494 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1355 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 287 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 631 70
set_location Controler_0/gpio_controler_0/Counter_PULSE[30] 727 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 426 31
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 646 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 680 129
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 1039 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 254 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 224 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 836 159
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15] 675 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[23] 300 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 412 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1370 151
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[11] 860 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 434 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 978 160
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1304 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 289 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 454 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 592 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 369 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 277 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 638 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 656 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37] 392 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 244 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 521 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1217 160
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 526 25
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ 398 31
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 624 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 334 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 244 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 449 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 445 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 396 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 691 37
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 510 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1049 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 360 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 588 49
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[13] 661 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 261 49
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 566 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 636 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 395 60
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 625 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 740 142
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[18] 530 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 423 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 1031 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 498 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 598 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 492 57
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 507 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 205 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 374 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 373 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1228 160
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 350 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 385 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 805 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 428 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 678 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 447 64
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 713 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 671 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1014 159
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 400 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 450 28
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[27] 723 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 220 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 387 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 350 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 342 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 523 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 428 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 894 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 945 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 297 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1420 223
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1349 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 319 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 307 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 460 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 317 54
set_location Controler_0/REGISTERS_0/state_reg[1] 525 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 332 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 548 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 470 54
set_location Data_Block_0/Test_Generator_0/Test_Data_3[10] 907 115
set_location Controler_0/ADI_SPI_1/state_reg[0] 720 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 851 151
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 611 48
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 574 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 280 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 396 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 695 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 637 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 319 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 337 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 430 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 681 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 517 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 696 168
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[2] 197 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1381 183
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 300 63
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1008 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 286 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 344 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1407 133
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1289 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 356 52
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 482 60
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 604 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 390 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 199 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 396 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 350 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 609 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 220 42
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 522 34
set_location Controler_0/ADI_SPI_0/data_counter[8] 657 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 354 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1182 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 813 154
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 601 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 666 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 761 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 881 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 666 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 997 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 416 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 310 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 237 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 199 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 571 52
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 539 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 458 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 422 54
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 528 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1391 184
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0] 645 42
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 530 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 427 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 280 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 686 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1417 222
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1055 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 562 97
set_location Controler_0/ADI_SPI_1/addr_counter[23] 768 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 510 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 718 171
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 611 33
set_location Controler_0/Command_Decoder_0/counter[25] 565 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1056 145
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 496 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 2229 132
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 634 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 435 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 319 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 236 46
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[4] 644 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 385 54
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 547 30
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1089 198
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[10] 210 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 401 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 420 61
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1007 184
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1008 159
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 692 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 355 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 605 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 255 160
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 483 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 326 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5] 668 42
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 532 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 525 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 646 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 1234 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1352 156
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1024 184
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1093 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 229 30
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0_0 645 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 393 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 376 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 465 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 414 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 424 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 246 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 692 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 336 109
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 644 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1049 201
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 598 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 596 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 535 64
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1011 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 299 25
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 272 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 475 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1299 211
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 326 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 342 34
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_19 762 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 703 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 598 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 452 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2012 342
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1022 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1350 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 482 70
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37 719 33
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 496 43
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[12] 642 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 259 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[11] 650 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 438 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 355 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 461 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 253 49
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[26] 722 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 315 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 479 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 328 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 428 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1004 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 464 48
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 999 166
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 293 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 479 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 384 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 252 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1005 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 279 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 355 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 508 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 159 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 358 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 312 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 402 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 434 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 703 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 310 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[27] 367 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 374 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 286 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 597 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 459 48
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[6] 643 33
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 590 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13] 691 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 565 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 475 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 353 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 281 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 439 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 423 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1426 132
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 495 70
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 305 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 218 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 439 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[6] 224 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1058 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 440 63
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 538 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 427 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 475 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 376 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 343 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 418 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 286 28
set_location Controler_0/ADI_SPI_1/data_counter[5] 738 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 635 52
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 720 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1021 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1023 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1391 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 50 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 281 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 566 48
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 631 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 843 136
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 575 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[18] 317 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIF1OK1[8] 688 132
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 2037 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 425 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 1681 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 367 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1388 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[30] 301 42
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 995 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 309 58
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1319 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 267 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1161 108
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 716 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 334 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 319 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 893 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 303 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 488 69
set_location Synchronizer_0/Chain[1] 661 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[26] 723 43
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1297 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2158 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 433 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 677 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1210 108
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 444 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 271 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 699 36
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[11] 676 45
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 761 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 467 27
set_location Controler_0/ADI_SPI_0/addr_counter[28] 725 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 410 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 279 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 234 34
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[14] 674 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 361 22
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[4] 700 46
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1020 199
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 504 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 466 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 691 129
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[15] 202 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 465 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 326 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 313 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1094 234
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 62 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 464 58
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 319 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1365 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 356 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 355 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1062 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 423 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 356 30
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1019 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 365 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 297 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 524 49
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[9] 689 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1308 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 231 49
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 546 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 253 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 421 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 334 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 596 79
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[11] 162 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 465 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 276 27
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 518 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 420 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1316 210
set_location Controler_0/gpio_controler_0/read_data_frame[6] 669 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 599 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 444 70
set_location Controler_0/gpio_controler_0/Counter_PULSE[13] 710 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 655 57
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[8] 550 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 852 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 404 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 379 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 527 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 260 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 391 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[26] 325 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 382 21
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 512 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 447 61
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1037 202
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[11] 664 51
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 703 55
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 536 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 729 159
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 852 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 267 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 411 25
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1026 184
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 593 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 325 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 343 34
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 251 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 526 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 470 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 442 16
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 626 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 303 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 661 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 657 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 328 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[37] 388 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 734 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 471 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 993 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 527 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 693 129
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 199 63
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 616 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 345 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 975 160
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 538 30
set_location Controler_0/ADI_SPI_0/addr_counter[0] 697 28
set_location Communication_0/Communication_Switch_0/read_data_frame_4[0] 493 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 313 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 829 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 316 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 464 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 976 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 442 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 462 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1005 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[28] 314 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 457 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 622 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 508 55
set_location Controler_0/gpio_controler_0/Counter_PULSE[0] 697 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 364 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 359 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 216 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 337 49
set_location Controler_0/ADI_SPI_0/addr_counter[4] 701 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 612 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 200 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 518 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 516 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 158 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 470 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 273 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 702 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 441 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 542 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 416 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1370 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[25] 390 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1174 109
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[7] 627 42
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[8] 633 30
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 524 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 432 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 825 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 518 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 571 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 353 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 374 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 308 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2 643 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIUNO73[4] 661 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 278 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 524 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 625 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 288 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 378 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 358 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 319 46
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 603 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1028 195
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 638 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 618 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 517 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1062 144
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 378 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 635 79
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 439 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 408 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 441 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1016 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 314 54
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[14] 710 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 488 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 619 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 425 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1209 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 530 60
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[33] 376 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 606 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 534 49
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 713 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[8] 307 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_o3 675 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 391 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 866 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[5] 214 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 716 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 597 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 862 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 304 52
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 624 31
set_location Controler_0/ADI_SPI_1/state_reg[1] 725 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 592 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 600 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 370 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1302 207
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 553 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 445 69
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[9] 693 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[22] 163 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 991 159
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1329 208
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 654 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 443 288
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 400 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 451 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1345 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1181 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 427 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 377 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 721 214
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 492 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 632 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 291 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[11] 603 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 706 172
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 575 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1178 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 359 9
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 388 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 722 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 794 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 300 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 728 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 231 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 304 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 620 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 321 61
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1049 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 738 141
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1076 199
set_location Communication_0/Communication_Switch_0/read_data_frame_1[1] 497 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[4] 202 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 367 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 451 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 284 37
set_location Communication_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 450 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 461 64
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 1425 175
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 463 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 368 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 428 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1057 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 218 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 296 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 284 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 291 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 270 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[25] 166 31
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1017 165
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 605 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 551 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 463 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1359 150
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 655 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 276 160
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 622 34
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[5] 539 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 340 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 323 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 713 172
set_location Controler_0/ADI_SPI_1/addr_counter[17] 762 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 496 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 720 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1194 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1005 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 475 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1722 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 277 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 2228 132
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[15] 674 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n3 269 60
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 547 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 357 51
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 388 21
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 626 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 466 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 397 58
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[9] 632 30
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[21] 166 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1226 159
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[11] 683 36
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 551 52
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[21] 517 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 408 49
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 528 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2195 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 668 60
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 591 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 703 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1406 252
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 401 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 392 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1376 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 352 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 457 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 988 183
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 604 28
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 710 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 306 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 326 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 469 72
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 918 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 403 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 372 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 431 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 589 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1207 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 481 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 463 51
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1024 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 327 123
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 560 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 720 175
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1010 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 724 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 283 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 478 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 385 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 436 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1368 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert 262 42
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 438 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 426 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 505 55
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[20] 343 45
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1004 165
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 312 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 654 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 669 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 720 160
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1015 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 799 174
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[11] 631 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 248 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1423 42
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[1] 538 36
set_location Communication_0/Communication_Switch_0/un11_read_signal_0_a2_4 642 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 344 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 994 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 325 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 628 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1047 180
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 435 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 366 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 688 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 283 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 375 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 209 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1383 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 709 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 466 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 507 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1129 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 315 55
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_18 761 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 288 60
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 512 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 440 10
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 513 33
set_location Controler_0/gpio_controler_0/PULSE_MASK[10] 682 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 525 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 356 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 252 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 529 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 574 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 431 63
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_7 617 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 246 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 364 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 324 28
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 997 166
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 53 124
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 360 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 252 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 529 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 447 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 407 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1427 223
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 368 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 668 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[29] 359 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 643 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 283 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 388 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 510 63
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 717 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1047 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 239 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 289 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 453 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1361 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 386 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 720 214
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1380 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 339 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 360 16
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 301 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 654 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 499 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 336 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 642 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 691 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 403 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 739 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 470 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 283 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 393 21
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 611 76
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[4] 689 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 332 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 517 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 399 48
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1096 183
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[30] 200 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2023 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 259 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 523 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 814 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 54 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 378 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 349 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 457 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1230 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 389 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 490 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 290 22
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 639 52
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 715 54
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 471 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[9] 308 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 652 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 315 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 957 144
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 532 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1350 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 700 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 311 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 354 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 216 43
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 517 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 414 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 477 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 455 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 469 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 847 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 371 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 921 109
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 656 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 251 31
set_location Data_Block_0/Test_Generator_0/Test_Data_2[11] 620 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1389 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 479 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 941 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 425 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 283 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 472 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 996 160
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[8] 654 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 443 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 461 24
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10] 672 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 452 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 505 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 311 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 395 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 517 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 415 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 298 34
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 618 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 668 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 635 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 299 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 228 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 826 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 276 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 484 48
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 592 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 453 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 449 57
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 291 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 401 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 343 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 347 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2194 135
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 308 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 316 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 454 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 614 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 389 52
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 568 31
set_location Controler_0/gpio_controler_0/read_data_frame[8] 652 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 1399 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 241 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 681 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 370 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 309 22
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 284 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 327 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 339 52
set_location Controler_0/ADI_SPI_1/addr_counter[3] 748 34
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1015 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 726 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 479 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_4 593 69
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 638 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 224 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 455 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 510 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 831 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 350 37
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 300 64
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 714 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 520 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1177 109
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 713 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 713 153
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 733 145
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 671 34
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1418 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_4 681 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[29] 313 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 342 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1076 207
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 523 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 555 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 448 21
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 704 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1344 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 394 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 368 22
set_location Controler_0/gpio_controler_0/Outputs[12] 674 34
set_location Controler_0/Command_Decoder_0/decode_vector[0] 538 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 649 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 527 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 456 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 598 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 517 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 637 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 667 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[12] 603 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 323 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 444 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 446 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 360 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 358 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[14] 159 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 528 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 372 18
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 366 48
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 499 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 459 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 392 63
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7] 670 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 163 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 467 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 337 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 461 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1424 132
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 503 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 554 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 644 76
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 621 97
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 291 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 633 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 416 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 648 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 461 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 1014 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2049 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 312 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 446 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1057 202
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 538 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 363 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1391 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 262 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 331 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 919 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 707 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 346 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 531 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 255 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 407 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 505 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 236 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 684 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 562 42
set_location Controler_0/Command_Decoder_0/counter[19] 559 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 984 201
set_location Communication_0/Communication_Switch_0/state_reg_ns[0] 523 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 811 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 413 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 546 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 355 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 970 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 805 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 663 225
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 663 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 343 153
set_location Controler_0/Reset_Controler_0/un8_write_signal_0_a2_0_a2 629 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 78 45
set_location Communication_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 401 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 361 16
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 461 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 396 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 436 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 620 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 480 49
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_13 709 24
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2 760 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 315 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 337 19
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[12] 708 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 473 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 349 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 411 15
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 707 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 418 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 255 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 438 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1060 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 402 22
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 309 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 436 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 239 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 402 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 384 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 307 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 390 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 353 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 392 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 740 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 284 159
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 654 33
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 629 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 614 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 382 55
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 595 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[8] 464 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 333 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[16] 713 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 414 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1416 175
set_location Controler_0/gpio_controler_0/Outputs_8[0] 672 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 667 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 547 159
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 275 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 372 49
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 275 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 394 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 337 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1028 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 701 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 349 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 312 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[19] 335 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 345 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 832 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 372 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 375 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 207 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 368 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 451 43
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[10] 630 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 318 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 259 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1151 342
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 272 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 491 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 329 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 305 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 223 42
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 1419 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 229 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 724 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 355 10
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1117 184
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[15] 675 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 707 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 162 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 465 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 381 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 296 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 406 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 446 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 508 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 444 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 511 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1317 210
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 623 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 654 72
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 271 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 457 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 335 154
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 263 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1009 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 452 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 397 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1973 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 438 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 247 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1375 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 428 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 366 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 496 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1007 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 371 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 446 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 346 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 345 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 257 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1371 153
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 504 37
set_location Controler_0/ADI_SPI_0/state_reg[2] 636 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 1724 171
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0 0 377
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 635 55
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 599 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 776 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 706 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 355 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 312 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 680 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1026 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 592 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 478 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 227 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 384 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 280 58
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 501 43
set_location Controler_0/ADI_SPI_0/addr_counter[16] 713 28
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 204 36
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 400 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 906 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 211 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 560 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1610 130
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 624 54
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 266 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 399 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 486 60
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[16] 204 28
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 544 30
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 718 33
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[29] 346 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 458 48
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 645 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1063 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 654 57
set_location Controler_0/ADI_SPI_0/write_read_buffer 645 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 320 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 465 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 472 49
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[22] 302 48
set_location Controler_0/Command_Decoder_0/counter[1] 541 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 685 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 306 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 726 213
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1712 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 705 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 383 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 674 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[24] 158 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1695 171
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[0] 675 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 252 31
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 407 42
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[11] 667 51
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 441 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 333 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 290 25
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1019 187
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 348 22
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 705 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 375 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 441 51
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 657 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 439 55
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 609 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 520 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1029 199
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 528 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 284 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 665 73
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1026 159
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1416 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 311 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 510 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 409 25
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 451 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 253 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 664 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 348 18
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 383 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1303 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 698 172
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14] 650 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 325 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 705 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 663 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1155 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 565 36
set_location Controler_0/Command_Decoder_0/counter[2] 542 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 692 130
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[28] 712 46
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 600 33
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 469 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 606 64
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[8] 672 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 313 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 347 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1046 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 396 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 483 69
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[2] 669 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 246 43
set_location Controler_0/gpio_controler_0/Outputs_RNO[14] 680 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 278 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 461 70
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 609 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 255 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 612 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 630 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 554 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 355 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 985 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 501 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 324 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 339 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 1032 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 406 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 351 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 338 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[6] 198 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 506 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 230 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 468 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 630 145
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[8] 683 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 64 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 841 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 506 55
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 522 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 437 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 666 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1207 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 353 10
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 464 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 274 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 519 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1022 180
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[9] 465 19
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 378 21
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 602 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 494 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 438 15
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 538 43
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2_0_a2 719 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 313 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 745 261
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1095 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 215 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 422 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1388 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 217 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO 572 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 911 115
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 472 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 436 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1006 202
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 546 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 309 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 628 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 533 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 375 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 157 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 312 43
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 997 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1328 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 859 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 156 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 212 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 613 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 305 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 888 159
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 869 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 600 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 456 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 849 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 448 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 439 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 629 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 505 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 216 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 652 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 463 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 328 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 377 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 739 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 478 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 286 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 358 10
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 452 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 2258 123
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 620 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 620 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 565 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 734 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 348 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 501 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 331 19
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 514 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 354 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 812 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2216 249
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 958 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 316 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 337 109
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_0 641 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 606 27
set_location Controler_0/REGISTERS_0/state_reg[5] 627 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 890 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 300 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1057 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 339 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 320 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 531 150
set_location Controler_0/ADI_SPI_1/addr_counter[1] 746 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 460 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 631 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 421 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 567 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 639 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 447 70
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 605 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 358 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1221 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 253 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 649 61
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[8] 656 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 387 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 630 91
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1054 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 364 61
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[26] 194 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 542 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 729 174
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 307 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_c1 270 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 487 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 503 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 383 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 476 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 439 27
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 521 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 331 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1355 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 481 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1389 36
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[13] 632 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 502 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 559 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 934 154
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 515 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 603 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1419 222
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 442 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 351 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1023 181
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 601 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 350 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1153 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 364 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1386 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 247 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 167 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 449 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 293 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 374 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 473 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 611 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 343 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 294 63
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 505 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[23] 309 42
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1019 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1424 223
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1708 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 368 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 449 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1205 109
set_location Controler_0/Answer_Encoder_0/periph_data[13] 535 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 475 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 574 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 667 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 232 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 415 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 663 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 987 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[28] 357 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 2133 360
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 689 61
set_location Controler_0/ADI_SPI_0/addr_counter[11] 708 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 665 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 628 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 329 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 995 201
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[10] 627 48
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 594 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 290 36
set_location Controler_0/ADI_SPI_1/addr_counter[24] 769 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 648 51
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 530 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 747 262
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 671 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 468 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1322 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1206 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 847 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 410 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 302 46
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 508 52
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 654 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 290 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 573 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 730 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 252 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 321 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 668 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 354 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 520 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 810 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 218 43
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1006 184
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 394 21
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1098 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1388 175
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6] 662 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 241 30
set_location Data_Block_0/Test_Generator_0/Test_Data_4[5] 614 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 296 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 460 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 417 37
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 627 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 503 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 279 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 343 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1178 109
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_4_0[6] 534 33
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 643 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1366 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 599 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 303 22
set_location Controler_0/Command_Decoder_0/counter[17] 557 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 332 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 339 16
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 532 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 350 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[1] 329 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 77 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 629 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 335 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1678 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 352 124
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1098 184
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 538 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 666 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1139 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 300 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 640 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 283 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 653 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 598 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 327 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 415 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 327 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 219 141
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2_0 643 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 300 49
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 458 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 65 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 400 34
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1025 202
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 522 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 49 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 700 172
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 302 51
set_location Controler_0/ADI_SPI_0/data_counter[31] 680 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 427 18
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 535 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 290 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 257 28
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 597 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 742 175
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 286 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 463 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1326 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 433 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1084 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 236 48
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 697 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 302 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1176 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 947 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 386 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 333 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 236 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 716 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 540 160
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 618 37
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 261 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1342 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1347 126
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[10] 678 51
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 557 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 451 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 533 52
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1081 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 745 262
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 610 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8] 662 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 509 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 322 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 330 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 282 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 278 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 663 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 628 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 335 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[6] 305 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 779 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1188 108
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[14] 675 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 743 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 348 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 369 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 277 21
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 557 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 274 57
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 1412 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 224 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 537 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 278 21
set_location Controler_0/gpio_controler_0/Outputs_8[12] 674 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1113 234
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 314 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[2] 301 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 335 54
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1311 207
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 673 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 510 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 473 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 386 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 999 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1003 198
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 512 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 318 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 486 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 610 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 330 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 376 28
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 655 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 343 54
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 509 37
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 521 24
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 275 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 448 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 219 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1187 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 655 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 320 45
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1048 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 475 54
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 352 16
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 622 37
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1012 165
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 365 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 326 19
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 424 24
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1014 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 848 136
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 499 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 342 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 319 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 349 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 649 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 313 51
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 630 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 390 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 533 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 462 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 354 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1106 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 391 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1292 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 342 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 499 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1383 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 449 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 366 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 535 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 363 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 312 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 421 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_0[2] 673 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 305 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 641 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 575 52
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_0_0 628 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 626 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 668 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 336 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 516 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 83 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1021 195
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 285 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 691 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 214 82
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 658 34
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1046 198
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1048 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 306 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 430 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 326 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 693 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 394 22
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 525 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 494 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 438 49
set_location Data_Block_0/Test_Generator_0/Test_Data_4[6] 615 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 415 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 626 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 352 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 1227 115
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 457 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 302 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 824 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 348 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1167 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 974 222
set_location Controler_0/Answer_Encoder_0/state_reg[0] 494 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 712 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 432 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 297 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1171 228
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 1171 229
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 474 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 328 52
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 593 52
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1029 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 592 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 641 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 681 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 330 154
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 598 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 314 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 455 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 393 31
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[30] 200 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 594 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 382 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 377 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1047 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1374 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 777 189
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 699 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 702 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 440 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 697 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 469 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 431 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 205 85
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 402 24
set_location Controler_0/ADI_SPI_1/addr_counter[2] 747 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 328 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 632 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 421 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[30] 303 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 287 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1389 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 355 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 368 61
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1044 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 413 22
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 442 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 601 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 694 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 352 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1159 106
set_location Controler_0/ADI_SPI_0/state_reg[4] 633 25
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 598 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[22] 478 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 670 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 418 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 352 58
set_location Controler_0/gpio_controler_0/read_data_frame[15] 679 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1291 226
set_location I_1 1152 163
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 596 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[8] 161 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[2] 197 27
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 1416 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 1379 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[24] 368 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 395 19
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 570 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 502 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1190 108
set_location Controler_0/gpio_controler_0/Counter_RF_Input 640 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 404 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 650 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_RNO 644 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 332 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 657 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 208 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 520 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 235 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 506 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 607 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 566 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1009 202
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1292 225
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 946 154
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 409 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 250 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 281 37
set_location Controler_0/ADI_SPI_0/busy 632 25
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 477 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 439 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 421 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 360 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[18] 377 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 161 30
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_2[5] 537 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 801 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 524 58
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[0] 619 42
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 998 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 643 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 213 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 630 75
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 505 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 456 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 872 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 291 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 466 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1369 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 165 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 432 48
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 321 48
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 637 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIGRPE1 279 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 293 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 652 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 288 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 452 28
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 653 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 621 145
set_location Controler_0/gpio_controler_0/Outputs_RNO[8] 678 30
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12] 679 42
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1021 202
set_location Controler_0/ADI_SPI_1/write_read_buffer 728 31
set_location Controler_0/gpio_controler_0/PULSE_MASK[11] 664 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 524 60
set_location Controler_0/gpio_controler_0/Outputs[15] 679 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[24] 389 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[20] 476 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1418 223
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1376 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1044 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 733 175
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 624 37
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 542 46
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 289 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 440 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 449 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 217 52
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 607 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 547 63
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 644 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 285 61
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[14] 470 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 456 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 310 37
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1157 163
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 308 60
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1010 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 400 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 249 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 271 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 364 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1057 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1185 108
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1061 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 294 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 374 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 243 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 345 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 588 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 198 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 226 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 311 18
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 590 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 651 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 753 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 406 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2047 309
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_24 712 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 351 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 522 46
set_location Controler_0/Command_Decoder_0/state_reg[7] 504 34
set_location Controler_0/Answer_Encoder_0/state_reg[1] 498 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1367 157
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 500 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 853 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 522 58
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[28] 357 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 212 27
set_location Data_Block_0/Test_Generator_0/Test_Data_6[3] 708 145
set_location Data_Block_0/Test_Generator_0/Test_Data_1[4] 937 154
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1014 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1048 174
set_location Communication_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 446 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1637 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 384 63
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 266 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 648 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 277 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 799 175
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 434 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 281 55
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 297 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 646 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 260 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 306 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1029 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 378 22
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[4] 642 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 474 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 686 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 543 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 548 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 253 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[36] 393 28
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 615 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 327 154
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 543 52
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[1] 697 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 318 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 462 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 462 52
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[1] 681 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 539 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 325 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 459 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 333 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 694 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 290 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 435 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 289 37
set_location Controler_0/gpio_controler_0/un44_write_signal_0_a2_3_a2 646 45
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 394 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 560 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 393 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 454 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 329 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 564 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 403 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 974 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 479 58
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 282 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 704 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 660 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 401 22
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 704 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 477 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 661 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 273 57
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[9] 655 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 657 72
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 588 34
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1023 184
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 500 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 383 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 624 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 642 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 650 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 522 49
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 685 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 644 60
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_16 708 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 424 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 162 31
set_location Controler_0/Command_Decoder_0/state_reg[8] 507 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 397 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 438 48
set_location Controler_0/ADI_SPI_0/counter[7] 691 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 384 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 625 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 471 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 570 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1130 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 999 172
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_a2[0] 208 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1393 151
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 618 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 444 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 291 57
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 516 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1339 207
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 550 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 363 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 318 27
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 519 25
set_location Controler_0/gpio_controler_0/un4_write_signal_0_a2 633 45
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 511 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 408 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 456 54
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[6] 641 33
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 325 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1041 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 370 64
set_location Controler_0/ADI_SPI_1/addr_counter[13] 758 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 630 76
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 331 45
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 991 184
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 267 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 725 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1325 208
set_location Data_Block_0/Test_Generator_0/Test_Data_3[7] 904 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 292 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 309 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1356 156
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 442 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 489 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 535 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 289 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 270 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 630 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[0] 164 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 277 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 694 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 729 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 476 48
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 618 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 432 54
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 501 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 341 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 566 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 296 33
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 389 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 532 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 481 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 347 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1782 96
set_location Controler_0/Answer_Encoder_0/periph_data[4] 530 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1389 151
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[5] 204 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[6] 462 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1079 207
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 484 25
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[15] 641 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1416 123
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 351 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 548 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 476 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1388 174
set_location Controler_0/ADI_SPI_1/addr_counter[29] 774 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 566 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1011 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 460 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1004 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 629 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 379 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1208 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 726 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 433 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 259 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1208 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 898 160
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 362 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 648 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 444 30
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1060 174
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[5] 638 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 373 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 428 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 403 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 277 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[2] 458 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 336 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 655 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[14] 313 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 264 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 260 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 304 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 284 27
set_location Controler_0/ADI_SPI_0/addr_counter[3] 700 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 160 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 352 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 634 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 778 189
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[11] 707 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 561 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 295 58
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 593 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 277 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[12] 639 60
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1028 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 490 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 418 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_middle 387 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 621 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 305 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 590 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 321 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 462 57
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 452 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 254 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 455 22
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 588 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 196 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIR6101 287 33
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 607 33
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 382 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 693 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1389 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 687 130
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 572 48
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 724 33
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 606 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 327 48
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[7] 629 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 425 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 350 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1390 151
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 664 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1111 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 301 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 628 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 257 63
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 484 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 704 172
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 669 34
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1003 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 294 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 429 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 613 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 648 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 433 19
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[7] 211 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1029 195
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[2] 328 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 447 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1350 157
set_location Controler_0/Command_Decoder_0/decode_vector[7] 528 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 349 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 663 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 450 69
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2[0] 390 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1175 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 301 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 944 151
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 367 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 502 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 568 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1359 154
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 280 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 678 69
set_location Controler_0/gpio_controler_0/Outputs_RNO[9] 692 33
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 391 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 851 189
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 639 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 599 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 646 70
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 537 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 606 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[10] 608 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1226 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 433 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 362 43
set_location Controler_0/ADI_SPI_0/addr_counter[18] 715 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 160 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 721 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1022 181
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 484 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_o_0_a3 217 33
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 333 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[3] 654 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 423 22
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 520 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 495 64
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 712 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 619 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 464 24
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[8] 161 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 445 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 493 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 605 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 550 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1000 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 179 207
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 497 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1011 159
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 657 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 446 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 451 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 489 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 332 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_2 683 129
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1036 199
set_location Controler_0/gpio_controler_0/Outputs[11] 666 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 360 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[4] 206 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[28] 484 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 237 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 647 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 659 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 978 159
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 660 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 652 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 240 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 301 63
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 524 27
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 516 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 420 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 510 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 447 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 192 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 905 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 529 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 485 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 942 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 558 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 448 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 591 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 492 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 473 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1422 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 231 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 688 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 415 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 531 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 425 16
set_location Communication_0/Communication_Switch_0/state_reg_ns_i_a2[5] 522 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 364 16
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1025 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 476 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1691 201
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[23] 695 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 314 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 356 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 402 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1214 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 720 174
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 476 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 464 52
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 624 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 424 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 305 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 721 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 429 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1172 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 230 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 511 16
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_5[6] 666 48
set_location Controler_0/ADI_SPI_0/data_counter[4] 653 25
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[6] 669 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 356 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 391 58
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[24] 158 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 396 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 504 51
set_location Controler_0/Answer_Encoder_0/periph_data[5] 532 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 452 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 666 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 207 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 1000 180
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 597 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 372 19
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 665 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1351 159
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1044 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 362 42
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_i_a2_0_1 638 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 404 19
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 656 34
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_1 0 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 423 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 302 36
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 544 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 409 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 330 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a3_0 629 72
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1298 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 300 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 403 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9] 628 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1051 145
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 529 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1376 153
set_location Controler_0/gpio_controler_0/PULSE_MASK[4] 691 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 488 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 1987 336
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 628 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 292 15
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 556 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[23] 322 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 195 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1230 160
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 513 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 721 160
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[1] 552 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 448 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 477 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 614 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 517 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 1009 190
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 434 30
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1] 687 45
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 500 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 463 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 331 109
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 695 36
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1001 184
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 516 37
set_location Controler_0/ADI_SPI_0/counter[6] 690 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 421 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 462 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 417 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 209 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1357 154
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[1] 300 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 342 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 354 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 728 145
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 266 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 325 154
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[11] 310 16
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 292 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 891 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 454 31
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8] 655 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 449 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 988 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 251 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 2082 336
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2_0_a2 649 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 192 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 637 106
set_location Controler_0/gpio_controler_0/PULSE_MASK[13] 676 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1634 333
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 682 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 435 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 346 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 730 99
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 515 33
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 469 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 444 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 462 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 404 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 709 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 374 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 472 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1187 157
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 659 45
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2] 685 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 452 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 276 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 332 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 818 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[21] 355 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1403 282
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 662 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 692 70
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 543 37
set_location Data_Block_0/Test_Generator_0/Test_Data_2[1] 629 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 486 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 398 16
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 418 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 471 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1066 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 454 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 338 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 440 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1346 127
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1312 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 671 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 364 43
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 365 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 479 21
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2 627 45
set_location Controler_0/REGISTERS_0/state_reg[2] 518 25
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 394 49
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 637 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1420 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 651 70
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[8] 321 24
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 611 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 258 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 206 142
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 451 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 345 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 529 37
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 686 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 330 51
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[6] 394 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1212 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1763 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 365 315
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 260 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 281 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 993 201
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 532 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 300 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 350 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 354 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 666 73
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1023 199
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1008 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 386 18
set_location Controler_0/ADI_SPI_0/sdio_1 637 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 322 52
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 498 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 598 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 346 37
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[19] 160 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 348 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1185 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 342 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 449 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 607 72
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 645 34
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1092 183
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 545 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 326 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 485 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 354 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[4] 206 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 467 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 276 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 487 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1385 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 665 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 865 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 947 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 291 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 273 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 396 60
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 702 55
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[10] 673 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 351 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 471 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 289 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1383 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 676 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 361 43
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2_0[6] 685 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 348 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 301 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1387 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 317 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 281 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 604 70
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[10] 672 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 687 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 265 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1135 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 527 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 457 30
set_location Controler_0/Reset_Controler_0/un9_write_signal_0_a2_0_a2_1 639 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 523 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 503 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 986 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 415 16
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 444 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1030 196
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 206 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 606 342
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 430 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 207 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 279 207
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 596 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 73 124
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 575 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 679 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1301 207
set_location Controler_0/ADI_SPI_0/addr_counter[1] 698 28
set_location Controler_0/Command_Decoder_0/state_reg[6] 511 34
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0] 631 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 502 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 529 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 630 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 425 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 984 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2] 918 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 555 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1351 129
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1006 199
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1086 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 343 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 633 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 569 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 839 126
set_location Controler_0/ADI_SPI_0/addr_counter[30] 727 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 480 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 637 57
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 416 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 621 106
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 591 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 340 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 327 61
set_location Controler_0/gpio_controler_0/PULSE_MASK[5] 687 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 607 64
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 318 48
set_location Data_Block_0/Test_Generator_0/Test_Data_5[11] 620 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1005 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10] 668 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 317 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 291 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 467 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 611 52
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 624 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 316 114
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 511 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[12] 671 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 454 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 340 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 492 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 412 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1001 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 435 63
set_location Data_Block_0/Test_Generator_0/Test_Data_7[11] 944 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 242 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 656 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 408 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1387 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 651 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 691 61
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 68 87
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1318 211
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 617 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 219 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 374 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1373 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 697 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 382 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 685 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 278 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 535 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 247 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 478 73
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u_1 447 45
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 524 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1321 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 157 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 481 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 316 49
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 316 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 286 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 326 154
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 277 64
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_16 759 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 432 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1417 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 371 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 482 63
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 535 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 643 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 751 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 810 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 449 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 230 31
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 609 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1373 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 413 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 411 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 652 46
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[11] 645 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 653 34
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[1] 630 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 465 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 632 75
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[19] 715 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 321 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1385 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 609 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 404 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 549 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 684 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 372 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 405 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 354 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[35] 381 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0 675 129
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 540 52
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1018 165
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 544 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 512 51
set_location Communication_0/Communication_Switch_0/state_reg_ns_a2[4] 524 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 936 145
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 286 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 380 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 557 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1107 235
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 464 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 945 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 342 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1038 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 222 81
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1032 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 736 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 253 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 448 58
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 460 70
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 267 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[9] 374 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 732 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 280 37
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 702 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 369 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0_0 630 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 75 124
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 985 184
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[3] 611 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1372 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 432 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 657 60
set_location Controler_0/Command_Decoder_0/cmd_CDb 499 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 981 160
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[22] 321 16
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 283 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 346 57
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 608 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 375 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2045 306
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 546 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 613 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 337 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 364 28
set_location Controler_0/ADI_SPI_0/addr_counter[23] 720 28
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 646 48
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 433 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1028 202
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 539 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 546 159
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 633 106
set_location Controler_0/Command_Decoder_0/cmd_ID[6] 504 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 665 229
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 599 27
set_location Controler_0/ADI_SPI_1/data_counter[8] 741 28
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[29] 156 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 481 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 327 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[1] 669 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1025 181
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[25] 481 19
set_location Controler_0/gpio_controler_0/PULSE_MASK[12] 676 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 57 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1420 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1356 154
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 196 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1027 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 484 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 373 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 374 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 348 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 605 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 655 61
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 602 55
set_location Data_Block_0/Test_Generator_0/Test_Data_7[5] 938 97
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 517 28
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[13] 469 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1049 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 400 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 451 51
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 550 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 508 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 324 60
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 655 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 992 154
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[5] 663 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 472 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 986 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 412 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1363 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 488 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 233 52
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[12] 675 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 205 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 278 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 1066 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 431 51
set_location Controler_0/ADI_SPI_1/data_counter[31] 764 28
set_location Controler_0/ADI_SPI_0/data_counter[9] 658 25
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 568 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 670 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 380 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 528 151
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[17] 473 19
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15] 680 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 569 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 647 61
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 616 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 279 160
set_location Controler_0/gpio_controler_0/CLEAR_PULSE 730 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 433 49
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 332 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 233 45
set_location Controler_0/ADI_SPI_1/data_counter[29] 762 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 443 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 336 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 313 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 699 252
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1308 282
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 909 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 378 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 381 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 508 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 727 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 342 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 330 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 299 18
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1003 199
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1046 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 302 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 394 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 284 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 243 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 452 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 910 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1022 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 672 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 374 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 753 262
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 640 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 859 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 484 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 370 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 241 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 355 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 221 81
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 467 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 807 154
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 649 51
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 341 19
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 667 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 366 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 640 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 518 31
set_location Controler_0/ADI_SPI_0/data_counter[3] 652 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 330 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 631 76
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3] 684 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 361 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1426 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 563 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 285 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[15] 671 63
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 690 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 338 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[25] 380 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 387 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 682 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 632 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 633 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[1] 457 19
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 512 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 476 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1029 196
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 398 49
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[4] 629 27
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0_0 631 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 326 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[30] 486 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 652 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 384 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1028 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 389 18
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 574 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 434 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 896 160
set_location Controler_0/Command_Decoder_0/counter[5] 545 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1142 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1212 160
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 655 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 922 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 310 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 686 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 354 55
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 507 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 353 42
set_location Controler_0/ADI_SPI_0/data_counter[7] 656 25
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_0_0 646 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 492 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 329 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 431 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 698 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 440 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1425 132
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 438 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 435 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 477 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 485 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 237 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 341 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 487 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 316 61
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 440 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 332 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1220 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 624 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 253 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 356 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 996 159
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 492 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 192 42
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 532 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 615 48
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[5] 304 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 632 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 342 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 278 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 247 51
set_location Communication_0/Communication_Switch_0/Communication_vote_vector_RNIMRQD1[2] 504 48
set_location Controler_0/Command_Decoder_0/counter[4] 544 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 995 154
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 527 24
set_location Data_Block_0/Test_Generator_0/Test_Data_2[4] 613 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 169 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1120 342
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_0_a2_0_0 728 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 428 64
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 304 51
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1036 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1199 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 445 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 476 28
set_location Controler_0/ADI_SPI_1/counter[1] 709 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 698 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 339 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 506 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1781 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 302 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 338 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 689 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1402 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 658 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 348 15
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[2] 672 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 469 27
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 392 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 364 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 370 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 633 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 362 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 650 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1352 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 324 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 2221 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1981 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 528 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 313 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 404 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 267 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 736 145
set_location Controler_0/gpio_controler_0/un40_write_signal_0_a2_0_a2 645 45
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 385 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 454 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 317 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 942 145
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 472 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 459 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 844 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 340 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 432 10
set_location Controler_0/ADI_SPI_0/addr_counter[2] 699 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 1083 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 311 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 602 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 240 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 432 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 450 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 449 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[12] 156 42
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2_0_a2 638 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 662 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 330 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 506 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 698 130
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1300 207
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 518 52
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 507 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1415 133
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 517 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0 631 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 257 126
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_19 710 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 561 52
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1017 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 336 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 349 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 513 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 990 154
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 575 36
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 621 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1135 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 542 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1052 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 374 57
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 406 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 654 54
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1015 202
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 613 64
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 706 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 656 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 499 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 373 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 319 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 390 24
set_location Controler_0/ADI_SPI_1/data_counter[19] 752 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 281 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 402 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 322 63
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0] 692 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 514 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_RNO[2] 624 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 330 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 856 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 479 25
set_location Controler_0/gpio_controler_0/read_data_frame[12] 678 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 319 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 387 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_0 384 45
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 471 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[10] 384 27
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 328 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 698 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 631 52
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[7] 630 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 423 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 489 69
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[6] 693 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1754 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 462 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 726 243
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1008 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 630 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 486 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 320 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 260 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 405 18
set_location Controler_0/gpio_controler_0/Outputs_RNO[7] 680 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 307 60
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 476 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 396 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 399 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 473 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 665 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 398 18
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 529 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 835 136
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1095 183
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 638 54
set_location Controler_0/Command_Decoder_0/counter[18] 558 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 484 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 444 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 368 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 288 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 274 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1182 156
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 593 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 352 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 661 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 477 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 256 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 2230 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 401 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 992 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10] 638 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 607 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 302 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 625 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 205 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 308 54
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[9] 858 145
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 611 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 289 30
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[14] 665 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 229 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 79 124
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13] 668 45
set_location Controler_0/Answer_Encoder_0/state_reg[4] 500 37
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4] 525 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 645 61
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 505 36
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 510 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 324 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 328 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 306 34
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 569 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1044 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 726 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1718 172
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 588 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 381 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 698 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 449 58
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[20] 355 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1278 210
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2329 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 326 18
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1027 184
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[4] 338 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2] 923 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 937 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 596 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1327 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 729 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 1237 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 483 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 554 97
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 318 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 401 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 276 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1353 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1388 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 655 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 628 78
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 623 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 602 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 454 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 482 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 627 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 990 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 284 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 337 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 890 159
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 437 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1362 157
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 450 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 512 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 456 69
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 494 15
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[5] 691 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 341 54
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 394 30
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 334 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 331 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1420 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1350 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1390 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 365 19
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 626 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 1425 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 474 28
set_location Controler_0/ADI_SPI_1/state_reg_RNI5B2S[2] 715 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 332 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 336 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 516 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 425 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 646 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_c1 445 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 417 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 411 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 597 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 434 61
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[6] 628 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 508 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 254 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 362 55
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[17] 687 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 459 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 431 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 573 48
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 313 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 414 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 313 52
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1314 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1380 184
set_location Controler_0/ADI_SPI_1/addr_counter[21] 766 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 618 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 2037 133
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 625 24
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 293 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 434 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 288 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 443 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 444 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 418 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 469 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 325 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1344 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 419 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 594 33
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1034 199
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 636 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 388 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 249 28
set_location Controler_0/ADI_SPI_0/data_counter[2] 651 25
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 522 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 670 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 258 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 613 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 436 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 644 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1350 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 419 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 354 18
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[5] 667 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1385 172
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 276 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 456 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 620 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 415 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 568 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 299 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 271 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 306 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 399 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 424 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 694 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 192 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 482 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1184 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 414 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 652 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 520 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 604 52
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 528 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 664 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 491 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 687 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 398 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 618 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1364 160
set_location Controler_0/Answer_Encoder_0/state_reg[2] 492 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 482 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 572 52
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[2] 628 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1367 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 447 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 688 37
set_location Controler_0/ADI_SPI_1/counter[5] 713 34
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 300 22
set_location Controler_0/ADI_SPI_1/addr_counter[14] 759 34
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 276 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[19] 318 16
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 565 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 529 49
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[0] 622 42
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[11] 467 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 461 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 722 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 432 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 350 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[4] 268 61
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[9] 690 33
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 627 43
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNI1KQD 523 36
set_location Controler_0/ADI_SPI_0/state_reg[3] 636 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1234 219
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 432 43
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 605 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 259 48
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_i 636 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 746 261
set_location Controler_0/gpio_controler_0/Outputs_8[3] 672 48
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 616 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 362 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 290 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1151 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 440 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 427 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 817 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 492 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 458 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 847 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 325 55
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1066 201
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 623 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 288 30
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1016 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 410 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 674 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 298 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[3] 302 16
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[28] 327 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 300 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 380 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1012 160
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[12] 634 48
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 313 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 410 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 277 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[15] 663 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 474 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1319 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 349 34
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 432 16
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 542 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 430 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 998 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 312 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 247 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast_RNO[7] 211 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 663 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 436 51
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 598 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 338 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 524 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 651 52
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 639 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1340 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 774 228
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1040 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 407 46
set_location Controler_0/gpio_controler_0/Counter_PULSE[22] 719 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 248 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 682 75
set_location Controler_0/gpio_controler_0/Outputs[5] 695 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 513 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 362 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1343 127
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_4_a2_1 637 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1345 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1426 222
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1015 166
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[19] 528 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 212 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 247 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 245 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 465 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 1085 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1408 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 866 145
set_location Controler_0/Reset_Controler_0/state_reg[5] 601 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 415 19
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[16] 692 46
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[5] 461 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 520 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 657 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 537 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 384 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 61 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 380 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 456 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 410 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[22] 302 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 476 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 975 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 210 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 541 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 656 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 621 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 643 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 299 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 402 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 329 54
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 657 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3HD32 388 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 601 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 323 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 246 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 494 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 677 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 353 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 993 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 313 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 355 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1364 157
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 265 30
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[7] 690 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1293 225
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_5 596 69
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 630 55
set_location Data_Block_0/Test_Generator_0/Test_Data_4[9] 618 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 247 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 465 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 288 27
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 613 48
set_location Data_Block_0/Test_Generator_0/Test_Data_7[3] 936 97
set_location Data_Block_0/Test_Generator_0/Test_Data_1[9] 942 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 456 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 445 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 379 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 654 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 694 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 622 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 484 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 485 31
set_location I_1/U0_RGB1 577 66
set_location Controler_0/Command_Decoder_0/counter[10] 550 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 488 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 392 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 230 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 282 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1158 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1166 109
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 945 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1231 160
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 559 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1233 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 386 31
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 623 37
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO 729 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 398 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 390 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 297 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 985 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 464 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 605 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 274 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1421 42
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[4] 608 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 354 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 373 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 340 57
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 606 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 349 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 234 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 790 174
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 493 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 455 69
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 439 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 302 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 662 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 410 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 335 31
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 604 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 331 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1003 171
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 378 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 358 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1136 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 940 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 360 54
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 446 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 943 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 950 234
set_location I_1_CLK_GATING_AND2 607 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 630 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 804 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 661 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 332 18
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 505 30
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 517 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 618 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 435 25
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[3] 627 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 427 28
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 607 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 657 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 359 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 909 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 611 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 436 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[0] 375 25
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 601 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 640 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 446 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 342 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 334 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 503 54
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 440 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 401 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 333 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 660 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 258 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 224 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 403 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 534 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 462 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 506 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 303 36
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u 506 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 729 175
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[0] 537 36
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 701 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 306 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1386 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 286 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 664 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 371 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 683 133
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 434 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1000 186
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 269 30
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1031 183
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 314 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 383 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 668 34
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 467 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1427 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 160 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 674 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 362 27
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_106_i 724 30
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 531 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 282 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 435 51
set_location Controler_0/gpio_controler_0/Outputs[0] 672 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1045 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 399 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 325 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 228 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 629 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 460 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 270 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1709 63
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[7] 549 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 427 60
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 314 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 330 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 432 57
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1424 226
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1038 165
set_location Controler_0/ADI_SPI_1/addr_counter[25] 770 34
set_location Communication_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 454 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 313 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 263 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1725 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 157 43
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4] 694 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 726 244
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 506 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1010 219
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1752 225
set_location Controler_0/ADI_SPI_1/data_counter[20] 753 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 636 174
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 571 31
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[30] 709 46
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_5_RNO[6] 664 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[38] 334 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 271 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 450 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 612 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 528 25
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 526 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 1418 174
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10] 677 45
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 476 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 342 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 314 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1041 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 471 72
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_1_RNIBB2N 645 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1028 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 344 30
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 537 49
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 523 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1395 127
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1071 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 204 159
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 618 64
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 637 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 362 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 2219 255
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 494 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1317 126
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 649 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 324 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 311 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 301 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 194 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1213 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 595 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 643 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 622 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 552 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 703 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 467 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 490 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 566 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 516 48
set_location Communication_0/Communication_Switch_0/state_reg[5] 523 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1381 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1659 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 889 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 413 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 708 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 349 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 295 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 314 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 264 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 1413 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 391 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 244 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 415 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 673 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 351 49
set_location Controler_0/Reset_Controler_0/state_reg[4] 604 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 159 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 457 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 398 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 988 201
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 279 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 347 52
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 416 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 429 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 653 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 284 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 726 145
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 655 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 493 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 297 63
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n2 267 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 470 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 402 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1424 225
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 596 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 315 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 342 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 653 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 482 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 304 58
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_14 729 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 466 31
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 492 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 401 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1181 109
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 572 42
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 640 31
set_location Controler_0/ADI_SPI_0/addr_counter[24] 721 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 939 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 424 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 263 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 332 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 419 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 245 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1839 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 652 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 696 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 329 64
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 641 34
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 455 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 437 55
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 253 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 502 28
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 609 55
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 421 16
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 504 45
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 345 24
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 601 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 699 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 298 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 617 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1185 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 398 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1343 208
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 579 367
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 330 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 463 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 944 100
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_DELAY 7 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 525 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 453 31
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 1744 232
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 537 30
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[4] 536 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 754 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 320 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 82 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 565 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 543 141
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 527 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 333 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 299 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 347 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 302 19
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[7] 670 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 498 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 332 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1173 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1367 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 405 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 614 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 462 28
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 1750 340
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 339 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 445 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 258 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 497 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 291 160
set_location Controler_0/gpio_controler_0/Outputs[10] 677 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 649 55
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 508 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1018 186
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 523 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 254 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1075 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1363 156
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[4] 446 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 633 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 526 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 330 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 316 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 660 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[22] 352 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 283 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 354 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 545 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 651 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 398 54
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 714 52
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 266 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 438 58
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 530 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 719 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 217 103
set_location Controler_0/gpio_controler_0/Outputs[1] 682 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 989 154
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 436 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 690 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1358 156
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 444 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 507 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 319 61
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 576 366
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 400 42
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 618 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 1972 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 338 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 356 123
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 319 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1] 664 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 901 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 367 19
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 668 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 477 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 405 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[3] 459 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 411 24
set_location Controler_0/ADI_SPI_1/data_counter[10] 743 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 254 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 265 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 644 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 518 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 691 126
set_location Data_Block_0/Test_Generator_0/Test_Data_7[9] 942 97
set_location Data_Block_0/Test_Generator_0/Test_Data_1[3] 936 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 655 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 209 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 391 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 296 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 464 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1021 180
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 312 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1384 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 499 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1000 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 361 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 362 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 227 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 264 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 391 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 225 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 324 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 225 46
set_location Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0] 499 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 307 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 285 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1082 199
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 570 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 660 57
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 449 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1413 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 671 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 397 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 517 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[16] 348 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 496 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1386 127
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 598 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 309 34
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 725 33
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 588 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_24 758 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1398 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 477 294
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 858 210
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 463 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 467 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1025 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 411 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 278 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 634 106
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 471 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 1081 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 617 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 601 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 458 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 459 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 167 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 378 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 447 69
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 497 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_a2 391 45
set_location Controler_0/gpio_controler_0/PULSE_MASK[3] 673 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 398 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 379 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 441 45
set_location Controler_0/Command_Decoder_0/decode_vector[4] 529 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 325 57
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[18] 203 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 464 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 364 58
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 639 36
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 602 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 290 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1381 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 414 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1412 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 516 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 671 73
set_location Communication_0/Communication_Switch_0/un4_write_signal_0_a2 536 45
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1026 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 453 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 597 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 214 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 157 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 465 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 367 21
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 451 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 823 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1609 129
set_location Controler_0/ADI_SPI_1/addr_counter[19] 764 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 235 49
set_location Data_Block_0/Test_Generator_0/Test_Data_6[6] 711 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 652 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 358 60
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 524 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 487 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 469 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 319 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 514 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 519 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 464 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 327 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 298 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 285 27
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[26] 194 27
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[12] 673 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 363 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 414 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 231 34
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 592 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 661 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 348 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5_RNO[13] 650 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 292 58
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 595 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 678 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1416 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 408 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 343 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 540 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 568 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 819 127
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 614 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 818 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 460 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 990 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 304 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1417 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 545 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 482 54
set_location Controler_0/Reset_Controler_0/state_reg[3] 602 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 624 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1004 171
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 86 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 400 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 612 75
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 420 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 332 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 313 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 705 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 359 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 423 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 204 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 344 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 400 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 627 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 605 70
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 506 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 648 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 656 52
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 365 30
set_location Controler_0/gpio_controler_0/Counter_PULSE[2] 699 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 547 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 285 63
set_location Controler_0/ADI_SPI_0/data_counter[1] 650 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 368 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 688 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 307 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 567 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 335 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 723 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 364 64
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 307 48
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 393 18
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 426 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 475 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 442 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[27] 361 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 853 151
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 710 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 682 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI70JS[9] 671 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 279 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1060 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 440 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 871 145
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 626 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 252 28
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1014 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 459 52
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 533 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 279 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[34] 324 25
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 539 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 450 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 504 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 540 49
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 323 60
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 596 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 542 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 427 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 847 190
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 413 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 382 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1014 160
set_location Controler_0/gpio_controler_0/un1_write_signal_4_0_a2 663 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 676 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 667 60
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_18 713 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 385 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 629 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 423 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2046 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1350 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 301 31
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1079 199
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 592 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2048 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 793 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 941 100
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 564 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 846 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 248 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 276 58
set_location Controler_0/gpio_controler_0/Counter_PULSE[12] 709 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 341 22
set_location Controler_0/ADI_SPI_1/state_reg_RNI29DG[1] 731 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 433 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 414 48
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 641 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 891 160
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 534 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 468 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[11] 602 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1029 165
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 600 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 561 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 750 261
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 463 21
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 441 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 297 27
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 661 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 857 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1001 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 238 49
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 501 36
set_location Controler_0/ADI_SPI_0/data_counter[6] 655 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 840 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 603 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 234 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 485 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 414 52
set_location Controler_0/ADI_SPI_0/counter_3[4] 697 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 999 171
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[10] 548 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 696 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 452 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 244 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 373 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 331 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1005 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 541 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 438 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1110 235
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 593 34
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 493 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 528 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 650 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 451 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1027 199
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 523 27
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[4] 853 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 439 100
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 329 45
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[5] 625 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 357 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 596 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 504 27
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1085 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 941 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[21] 326 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 423 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1382 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 658 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 379 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 278 55
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 492 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 380 18
set_location I_2 1154 162
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 257 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 249 51
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 517 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1003 153
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 622 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 331 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 1417 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 232 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 1397 150
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 687 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 258 64
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 553 36
set_location Controler_0/gpio_controler_0/Outputs[2] 663 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 319 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 427 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 410 18
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 654 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 692 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 259 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[15] 314 16
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[28] 205 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[29] 346 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 264 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 678 61
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 426 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1727 172
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1037 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 464 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 296 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1347 157
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 438 60
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 435 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2042 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 360 49
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_0_0 723 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 423 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9 599 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 530 151
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_i_a2_0_1 729 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 60 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 338 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1382 172
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 485 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 487 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 257 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 240 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 289 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 854 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 665 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 728 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 310 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1004 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1351 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 238 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 290 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 81 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 315 30
set_location Data_Block_0/Test_Generator_0/Test_Data_1[5] 938 154
set_location Controler_0/gpio_controler_0/Outputs[6] 692 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 303 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 632 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[23] 351 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1232 159
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 439 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 325 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1013 189
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 563 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 450 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 432 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 690 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 463 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 665 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 373 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 650 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 208 49
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[0] 553 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 615 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 339 9
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 642 31
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 602 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 549 142
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1022 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN 1043 144
set_location Controler_0/ADI_SPI_1/addr_counter[28] 773 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 457 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 397 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 616 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 516 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 986 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 482 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 424 10
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 279 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1409 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 409 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 480 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 301 36
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 622 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 322 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[27] 345 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 448 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 453 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 380 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 362 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 301 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 937 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1352 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 378 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 315 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 307 34
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid 209 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 352 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 320 60
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 349 27
set_location Controler_0/Command_Decoder_0/counter[11] 551 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 333 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 327 64
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 569 31
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 569 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 366 51
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1016 184
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 494 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 458 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 714 153
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 473 25
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1033 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13 598 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 507 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1342 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 295 57
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 417 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 363 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 526 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 302 58
set_location Data_Block_0/Test_Generator_0/Test_Data_4[4] 613 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 533 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 947 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 631 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 333 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1200 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 350 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 336 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1353 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1024 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 465 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 670 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 371 22
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_state_reg_5_0_a3 213 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 621 79
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1007 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 713 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 351 21
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1032 165
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1074 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 323 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 295 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 218 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 216 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 355 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 357 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 886 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 456 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 362 21
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 606 31
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 618 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 861 135
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 452 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 848 151
set_location Controler_0/gpio_controler_0/Outputs[8] 678 31
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 624 34
set_location I_2_CLK_GATING_AND2 83 3
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 409 15
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 435 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 986 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 367 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 58 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1419 174
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 276 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1215 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1385 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 620 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2227 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 363 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 356 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 610 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 504 58
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 611 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 481 61
set_location Controler_0/ADI_SPI_1/data_counter[24] 757 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 232 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 299 28
set_location Controler_0/gpio_controler_0/PULSE_MASK[15] 674 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[12] 625 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 938 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 340 46
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 568 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 233 49
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 492 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 595 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 243 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 954 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 239 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 301 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 462 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 349 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 481 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 306 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 671 82
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[18] 685 46
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1308 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1418 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 372 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 798 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 344 153
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1613 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 470 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 215 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 235 51
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO[7] 210 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 625 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 336 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 344 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 273 160
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 659 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 274 58
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1031 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1225 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 452 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 633 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5] 693 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 362 24
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1028 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 248 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1299 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 288 61
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 541 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 400 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 375 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1384 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1389 172
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 639 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 365 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 427 57
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[11] 664 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 469 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_fast[1] 224 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[33] 309 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 158 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 466 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 308 61
set_location Controler_0/gpio_controler_0/PULSE_MASK[8] 683 31
set_location Data_Block_0/Test_Generator_0/Test_Data_7[6] 939 97
set_location Data_Block_0/Test_Generator_0/Test_Data_4[3] 612 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 259 31
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 651 55
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2 605 54
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 351 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 470 58
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[7] 640 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 669 57
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 601 36
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 438 37
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_0_i 643 24
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 434 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 322 108
set_location Controler_0/ADI_SPI_0/sdio_cl 641 25
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 476 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 346 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 677 69
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 320 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 385 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 455 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 642 91
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 593 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1082 207
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 607 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 431 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 334 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 975 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 401 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 502 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 325 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 246 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 920 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 390 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 897 160
set_location Data_Block_0/Test_Generator_0/Test_Data_3[11] 908 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 544 159
set_location Data_Block_0/Test_Generator_0/Test_Data_5[8] 617 145
set_location Data_Block_0/Test_Generator_0/Test_Data_1[7] 940 154
set_location Controler_0/Command_Decoder_0/decode_vector[6] 531 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 650 51
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 617 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1338 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1362 156
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 571 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 366 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 453 52
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1029 159
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 515 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1362 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1176 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 852 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1358 160
set_location Controler_0/Answer_Encoder_0/state_reg[3] 495 37
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1036 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 669 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 1231 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 259 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 324 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 438 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 671 31
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 744 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 437 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1320 208
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 603 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 603 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 636 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 476 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 501 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout 394 45
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 615 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 371 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 289 18
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 298 22
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[6] 688 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 661 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 548 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 376 21
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1103 184
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1028 201
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 440 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 433 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 682 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 211 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 973 160
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[9] 547 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 210 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 699 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 678 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 724 174
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 466 73
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 336 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 425 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 62 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 310 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 508 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 628 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 476 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 440 19
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 612 28
set_location Controler_0/ADI_SPI_1/data_counter[27] 760 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 204 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 435 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 715 172
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[8] 658 36
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 539 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 545 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 696 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 663 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 670 46
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1316 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 423 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 398 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 319 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 502 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 979 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 483 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 987 159
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1055 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 434 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 475 21
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 616 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 992 201
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 588 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1059 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 332 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1016 186
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 474 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1144 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 337 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 523 28
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG_0[4] 516 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1425 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1334 127
set_location Controler_0/ADI_SPI_1/data_counter[26] 759 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 547 48
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNO[0] 418 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2119 189
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 1013 159
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 490 70
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[11] 662 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 822 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 661 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 474 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1405 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 318 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 653 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 908 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1279 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 207 28
set_location Controler_0/ADI_SPI_0/counter[8] 692 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 385 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 295 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1390 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 437 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 59 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 472 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 717 154
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1039 199
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 1009 189
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 667 61
set_location Controler_0/gpio_controler_0/Counter_PULSE[1] 698 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 631 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNITRS11[13] 682 78
set_location Controler_0/ADI_SPI_0/addr_counter[13] 710 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 313 57
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 596 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 669 73
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_6 606 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 461 34
set_location Controler_0/ADI_SPI_1/data_counter[14] 747 28
set_location Controler_0/gpio_controler_0/PULSE_MASK[14] 675 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 347 57
set_location Data_Block_0/Test_Generator_0/Test_Data_2[5] 614 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 747 261
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1010 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 317 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 469 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 316 18
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 91 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 368 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1231 159
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 614 52
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1025 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 893 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 375 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 662 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 295 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 432 49
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 503 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 456 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 382 58
set_location Controler_0/Answer_Encoder_0/periph_data[10] 541 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[9] 706 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 314 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 297 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 511 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 262 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 206 43
set_location Controler_0/gpio_controler_0/PULSE_MASK[6] 687 31
set_location Controler_0/gpio_controler_0/Outputs[3] 672 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1009 207
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 528 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 738 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[15] 339 25
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1021 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 354 24
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 621 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 350 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[1] 264 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 297 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 407 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 353 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 359 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 363 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1031 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 325 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 808 123
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1094 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 446 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 298 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 365 54
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 426 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 280 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 318 30
set_location Controler_0/Command_Decoder_0/decode_vector[1] 539 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 167 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 995 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 323 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 372 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 509 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 282 30
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 644 36
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[6] 687 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 422 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 375 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 318 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 465 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 634 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 536 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 377 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 244 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 332 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 372 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1379 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 717 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 212 43
set_location Controler_0/ADI_SPI_0/data_counter[30] 679 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 471 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 231 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 439 22
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[9] 658 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 634 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 284 31
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1024 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 130 192
set_location Data_Block_0/Test_Generator_0/Test_Data_5[7] 616 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 318 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 594 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 469 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 697 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1602 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 361 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 842 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 999 154
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 480 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1357 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 394 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 336 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 493 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 327 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 619 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 254 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 250 49
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[5] 331 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 570 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 606 72
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 628 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 258 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 306 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 359 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[20] 351 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 309 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 526 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 252 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 530 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 615 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 310 64
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 637 55
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 998 184
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 715 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 366 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 480 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 321 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 331 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 608 27
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2] 639 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 649 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 446 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 165 31
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 561 36
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 468 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 800 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 529 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 980 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1385 174
set_location Controler_0/ADI_SPI_1/data_counter[17] 750 28
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[14] 159 30
set_location Communication_0/UART_Protocol_1/INV_0 477 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 439 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 406 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 330 19
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[15] 683 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 855 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1210 109
set_location Data_Block_0/Test_Generator_0/Test_Data_6[10] 715 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 341 109
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 562 145
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 621 49
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 459 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 593 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 813 123
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[7] 665 42
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 612 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 251 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 323 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 309 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 625 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 503 34
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1028 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1362 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 431 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 521 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 601 52
set_location Controler_0/ADI_SPI_0/counter_3[0] 696 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 409 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 946 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 429 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[0] 291 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 313 43
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 322 57
set_location Communication_0/Communication_Switch_0/Communication_vote_vector[0] 510 49
set_location Controler_0/ADI_SPI_1/data_counter[16] 749 28
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 652 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 376 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 242 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 708 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 344 22
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 455 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 411 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 856 150
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 439 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 213 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 536 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 381 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 339 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 247 31
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 614 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 331 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 959 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 955 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 337 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 248 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 207 207
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 627 37
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 468 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1140 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1359 156
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1029 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 614 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 664 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1406 133
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 443 24
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 603 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 295 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1027 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 461 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 404 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 628 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 450 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 458 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 524 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 323 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 698 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 392 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 290 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 464 43
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[28] 205 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 347 58
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 510 33
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 511 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1553 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 258 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 463 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 328 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1179 157
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 343 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 654 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 331 31
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1069 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 681 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 632 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 456 57
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 446 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 199 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 458 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1183 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 627 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 527 58
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37 693 24
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 649 34
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1030 202
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 273 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 610 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 502 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 261 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 326 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 300 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1168 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1026 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 627 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 405 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1382 183
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1015 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 344 55
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 529 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 631 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 402 18
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 344 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 513 16
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 711 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 801 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 478 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 631 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 664 69
set_location Controler_0/gpio_controler_0/un15_read_signal_0_a2_1_a2 638 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 433 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 395 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 398 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1381 171
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 530 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 499 55
set_location Controler_0/ADI_SPI_1/data_counter[4] 737 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 296 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 838 160
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 601 49
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 651 33
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 610 30
set_location Controler_0/Answer_Encoder_0/cmd_status_err 511 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 627 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 660 58
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[24] 480 19
set_location Controler_0/ADI_SPI_0/assert_data 638 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 348 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 650 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 288 36
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 335 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 353 54
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 718 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 287 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 377 19
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1058 184
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1014 186
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 440 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 543 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 943 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 379 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 684 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 307 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 237 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 369 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 659 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 474 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 263 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 350 42
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_i 718 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 241 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 458 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 376 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1011 186
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4 589 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 285 55
set_location Data_Block_0/Test_Generator_0/Test_Data_5[6] 615 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 265 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 229 52
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[10] 676 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 341 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 520 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1213 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 793 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1338 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 510 64
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1053 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 626 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 356 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 405 22
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 441 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_RNO[1] 635 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 329 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 165 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 356 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 732 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 474 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 423 51
set_location Controler_0/Command_Decoder_0/state_reg[0] 496 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 475 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 397 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 447 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 606 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 424 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 858 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 993 159
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 373 16
set_location Communication_0/Communication_Switch_0/DEST_2_Fifo_Empty 505 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 452 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1204 109
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1311 211
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 393 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 525 49
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 607 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 301 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n4 268 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 429 49
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 440 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 457 43
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 318 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 907 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 404 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[1] 676 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 744 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 295 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1726 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1723 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 340 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 703 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 302 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1387 123
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0_0 710 30
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[39] 358 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 522 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 537 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 768 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 258 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 594 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 325 31
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 627 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 256 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 450 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 334 49
set_location Data_Block_0/Test_Generator_0/Test_Data_3[0] 947 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 419 51
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 572 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 245 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 376 18
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 437 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 442 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 630 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 380 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 325 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 342 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 368 52
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1035 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 374 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 298 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 344 51
set_location Controler_0/ADI_SPI_1/state_reg[4] 725 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 309 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 895 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 644 90
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 463 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 892 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 662 69
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 711 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 631 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 906 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 675 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 316 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 303 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 163 31
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 435 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 491 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1364 156
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 619 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 655 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 493 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 228 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 360 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 332 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 607 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 811 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 417 16
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1034 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 703 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 541 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 375 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 462 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 112 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 361 61
set_location Controler_0/ADI_SPI_1/addr_counter[11] 756 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 710 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 304 28
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1021 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 488 63
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 505 33
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[1] 449 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 515 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 846 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 628 91
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1030 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 453 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 688 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[16] 348 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 507 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 485 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 396 19
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 448 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 734 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 259 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1279 211
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 613 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 938 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 340 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 420 51
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 636 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 416 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 275 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 636 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 983 300
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 364 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 977 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 215 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 348 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 305 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 658 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 261 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1385 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 420 60
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 447 21
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[24] 323 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1048 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 455 16
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 525 31
set_location Controler_0/ADI_SPI_1/data_counter[23] 756 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 664 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 205 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1368 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 276 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 270 57
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1007 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 350 10
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 344 49
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1305 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 378 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 477 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 285 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 604 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 261 31
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 630 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 439 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 366 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 363 27
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 278 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 665 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 672 76
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 611 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 286 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 392 25
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_1 642 36
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 556 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 389 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 984 183
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1021 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1075 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 704 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 205 36
set_location Controler_0/Command_Decoder_0/counter[7] 547 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 241 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 457 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 525 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 512 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1277 210
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 315 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 351 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 298 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 436 24
set_location Controler_0/Command_Decoder_0/cmd_status_err 498 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 316 60
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 436 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 478 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 349 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 334 54
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[26] 344 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 849 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 899 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 442 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 312 51
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 445 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 424 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 308 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1017 186
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[4] 656 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 646 96
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 347 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 336 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 252 36
set_location Communication_0/Communication_Switch_0/DataFifo_RD_1 512 48
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 727 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 755 228
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1023 207
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 436 22
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 563 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 497 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 752 262
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 2021 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1224 159
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 599 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 422 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 519 24
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1063 202
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 647 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1399 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 427 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 674 37
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 473 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1179 156
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 629 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 448 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 255 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 247 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 856 135
set_location Communication_0/Communication_Switch_0/DEST_1_Fifo_Empty 510 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 470 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1143 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 572 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 667 73
set_location Controler_0/Answer_Encoder_0/periph_data[0] 528 36
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 575 49
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1065 207
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 658 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 432 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 339 37
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[22] 520 36
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 444 22
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 299 63
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 662 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 444 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 280 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 379 28
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 590 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 536 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 428 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 624 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 565 42
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 386 21
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 217 36
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 751 36
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 632 54
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 542 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 446 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1421 222
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 608 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[0] 479 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 240 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 330 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 649 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 405 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[5] 331 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 493 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 658 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 502 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 794 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 308 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1314 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 383 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 215 85
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 311 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 1724 172
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 472 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 290 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 453 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 486 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 360 25
set_location Controler_0/ADI_SPI_0/state_reg_RNIU4K11[1] 645 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 367 54
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0 633 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 327 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 504 57
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 514 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 702 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 609 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 612 43
set_location Data_Block_0/Test_Generator_0/Test_Data_2[6] 615 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 326 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1384 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 462 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 204 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 665 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 593 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 643 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 487 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 401 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 367 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1528 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 312 60
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1018 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 620 52
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1005 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 242 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 680 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 540 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 551 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 384 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 391 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 985 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1128 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1375 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 292 37
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[11] 546 42
set_location Controler_0/gpio_controler_0/Counter_PULSE[7] 704 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 437 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 521 58
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 616 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 355 57
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 480 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 627 103
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[15] 643 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 250 31
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 628 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 292 19
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 536 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 253 27
set_location Controler_0/Reset_Controler_0/state_reg[0] 611 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 333 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 498 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 258 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 241 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 445 31
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 340 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 822 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 306 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 481 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 444 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 345 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 327 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 331 43
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 581 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 636 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 434 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 363 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 497 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 936 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 434 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 262 49
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[4] 694 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 807 123
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 604 46
set_location Controler_0/ADI_SPI_1/addr_counter[30] 775 34
set_location Controler_0/ADI_SPI_1/data_counter[13] 746 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 294 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 252 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1176 156
set_location Controler_0/ADI_SPI_1/data_counter[9] 742 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 434 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1025 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1344 129
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 715 52
set_location Controler_0/Command_Decoder_0/state_reg[5] 515 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 619 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1000 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 448 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 540 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 361 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 326 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 650 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 419 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 413 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 84 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 324 18
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 437 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_1[1] 674 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1382 127
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 535 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 514 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 424 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 373 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 485 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 336 54
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 380 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 668 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 330 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 327 28
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 656 45
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 141 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 339 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 314 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 468 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1134 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1614 130
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1063 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 304 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 588 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1219 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1414 133
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 619 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 466 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 918 141
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_0_i 720 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 222 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 356 25
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[21] 320 16
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 660 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 479 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 300 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 374 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 444 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 315 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 418 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 635 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 438 22
set_location Controler_0/ADI_SPI_1/data_counter[3] 736 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 358 16
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[13] 691 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 353 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 369 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 821 127
set_location Controler_0/ADI_SPI_1/addr_counter[15] 760 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1030 288
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 2220 132
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u_2_0 507 48
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 541 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 462 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 841 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 523 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9] 683 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 357 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1218 160
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1017 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 543 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 378 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 814 123
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 567 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 263 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 572 36
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 500 33
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 653 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 857 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 302 55
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 268 57
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_i_o2 639 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 349 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 315 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 407 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 267 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 294 22
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 470 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 434 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 694 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 540 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 337 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 987 156
set_location Controler_0/ADI_SPI_1/data_counter[7] 740 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 564 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 430 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 409 46
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIBDFP[4] 527 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[20] 355 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 331 52
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 315 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 651 60
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 437 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 409 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1378 150
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1037 199
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 384 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 714 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 376 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1001 172
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 495 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 291 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 618 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 252 49
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1057 184
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[3] 535 36
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 993 184
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 570 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_1[2] 683 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 495 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1184 156
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 468 73
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 992 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 205 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 341 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 361 19
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 461 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 463 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 491 51
set_location Data_Block_0/Test_Generator_0/Test_Data_5[3] 612 145
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1025 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 350 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 519 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 574 36
set_location Controler_0/gpio_controler_0/Counter_PULSE[21] 718 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 401 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 501 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[18] 377 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 303 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 346 52
set_location Controler_0/gpio_controler_0/Counter_PULSE[6] 703 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 294 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 420 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 311 37
set_location Controler_0/gpio_controler_0/Counter_PULSE[8] 705 43
set_location Controler_0/ADI_SPI_1/counter_3[4] 722 33
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1023 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1308 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 446 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 640 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1411 123
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 595 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 541 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 360 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD 1047 171
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 305 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 602 27
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 640 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 466 21
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 462 43
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1048 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 444 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 1013 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 264 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 334 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 616 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 659 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 288 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 284 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 307 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 504 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[24] 360 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 390 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 340 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 854 151
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 397 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 527 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 328 154
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 387 21
set_location Controler_0/ADI_SPI_1/sclk_4 721 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 574 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 380 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 441 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 455 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 235 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 341 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 274 64
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 506 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 445 48
set_location Controler_0/ADI_SPI_0/addr_counter[14] 711 28
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 609 45
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 590 45
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 265 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 369 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1328 222
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 675 37
set_location Controler_0/gpio_controler_0/Outputs_8_2[3] 682 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 365 16
set_location Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa 730 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 233 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 763 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO_0 672 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 350 55
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 465 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 544 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 521 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 259 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 524 151
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 477 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 361 46
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1084 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 452 58
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 481 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 472 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 597 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 452 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 282 160
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 609 33
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 275 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 427 300
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 324 49
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 617 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1063 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 363 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 438 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 397 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 943 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 223 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 279 30
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n1 264 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 553 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 356 36
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 555 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 268 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 653 64
set_location Communication_0/Communication_Switch_0/Communication_vote_vector_0_sqmuxa 528 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 227 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 431 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 337 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 296 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1422 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 324 31
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 975 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 648 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 520 51
set_location Communication_0/Communication_Switch_0/state_reg_ns_a2_0_0[0] 519 42
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 575 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 498 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 597 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIT9552 658 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 523 51
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 534 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 939 145
set_location Controler_0/ADI_SPI_1/state_reg_RNI42GQ1[4] 714 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 291 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 303 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 606 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 675 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 314 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 629 76
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 625 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 662 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 477 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 462 61
set_location Controler_0/ADI_SPI_1/state_reg[3] 718 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 360 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 230 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 432 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 85 124
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 693 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 329 55
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15] 679 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 344 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 250 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 315 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 911 109
set_location Controler_0/gpio_controler_0/Counter_PULSE[3] 700 43
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_1[0] 512 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 437 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 951 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 235 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 619 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 906 220
set_location Data_Block_0/Test_Generator_0/Test_Data_4[10] 619 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 673 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1478 192
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 496 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 714 160
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[5] 220 34
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 663 30
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector6 444 45
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 509 31
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_14 777 33
set_location Controler_0/Command_Decoder_0/counter[29] 569 34
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 686 36
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2_1 658 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 249 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 366 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 210 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 601 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 393 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 438 57
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 250 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 862 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 402 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 427 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 333 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 858 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 308 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 987 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1198 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1423 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 377 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 653 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 610 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 357 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 540 60
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[14] 662 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 681 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 246 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 449 22
set_location Controler_0/ADI_SPI_0/addr_counter[22] 719 28
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 299 22
set_location Controler_0/gpio_controler_0/Outputs[13] 677 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1393 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 594 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 318 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 730 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 381 45
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 413 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 283 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 661 58
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[4] 686 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 286 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 534 61
set_location Controler_0/gpio_controler_0/Counter_PULSE[24] 721 43
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 609 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 447 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 559 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 445 51
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_0_i 647 27
set_location Data_Block_0/Test_Generator_0/Test_Data_6[4] 709 145
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1074 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 274 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1051 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 701 70
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 496 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 832 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 425 28
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[27] 193 27
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 644 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 495 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 366 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 337 27
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1030 195
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 329 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 293 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 221 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 667 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 207 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 656 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 403 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1380 127
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[1] 412 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 225 33
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 612 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 595 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 235 48
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 438 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1002 160
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[23] 479 19
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1043 208
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 412 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 246 46
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0 519 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 339 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 775 138
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 592 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO 679 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 365 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 278 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 530 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 836 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 298 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 521 48
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[38] 334 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 409 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 368 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 335 63
set_location Controler_0/ADI_SPI_0/addr_counter[29] 726 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[0] 375 24
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 551 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 411 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 573 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 321 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 306 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 404 22
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[3] 861 145
set_location Controler_0/ADI_SPI_1/state_reg_RNI4BDG[3] 716 30
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 639 51
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 472 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 481 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 530 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 470 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 392 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1353 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 208 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 678 75
set_location Data_Block_0/Test_Generator_0/Test_Data_7[4] 937 97
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 646 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 377 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1196 109
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 640 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[27] 483 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 936 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1372 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 848 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 387 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 366 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 526 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1008 186
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 686 37
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8] 703 48
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[8] 681 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 336 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 301 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 357 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 703 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 591 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 217 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 603 63
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 613 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 253 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 423 45
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 420 16
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 289 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 650 43
set_location Controler_0/ADI_SPI_1/data_counter[2] 735 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 289 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 341 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 446 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_0 574 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 961 118
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[6] 690 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 240 49
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 709 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 1018 159
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 447 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 398 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 589 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 699 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 658 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 397 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 447 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 241 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 626 103
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 643 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 591 36
set_location Controler_0/gpio_controler_0/state_reg[0] 610 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 413 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 451 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 700 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 620 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 482 49
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0_1 16 164
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[5] 639 48
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[8] 627 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 228 28
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[3] 638 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1727 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 500 49
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 649 31
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 455 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 715 171
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 211 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1038 208
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 458 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 256 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 280 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1938 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 331 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 337 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 483 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 327 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3] 657 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 314 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 501 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 364 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1033 202
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 650 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 254 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1394 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 362 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 408 21
set_location Controler_0/Command_Decoder_0/state_reg[1] 514 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 870 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 857 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 416 28
set_location Communication_0/Communication_CMD_MUX_0/state_reg[1] 399 31
set_location Data_Block_0/Test_Generator_0/Test_Data_1[0] 923 151
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 642 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 662 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 345 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 457 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 341 43
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1031 199
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 342 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 282 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 599 49
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 543 46
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 373 21
set_location Controler_0/Command_Decoder_0/state_reg[4] 510 34
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 309 64
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 610 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 315 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 880 109
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 336 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 324 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 463 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 354 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 205 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1007 154
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[6] 226 34
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1070 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 303 46
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 633 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1186 109
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1040 165
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 619 69
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 538 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 337 123
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[7] 306 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 842 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1384 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[32] 380 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 310 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 827 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 476 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIDQBB2 392 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 247 46
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 629 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 249 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[14] 372 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 356 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 457 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 533 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 333 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1411 133
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[8] 682 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1386 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 389 46
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 433 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[15] 339 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 914 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 551 142
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_1[0] 205 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 787 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1386 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 404 24
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1015 165
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 568 49
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1035 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 303 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1063 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 362 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 363 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 306 58
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 393 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1202 342
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 642 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 446 64
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 647 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 368 24
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 635 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 592 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 455 28
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[9] 626 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 220 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 429 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 570 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 996 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 438 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 532 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 530 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 673 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 379 54
set_location Controler_0/ADI_SPI_0/addr_counter[20] 717 28
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_o2[5] 685 33
set_location Controler_0/gpio_controler_0/Outputs_RNO[5] 695 33
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 441 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 332 154
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 478 25
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 429 24
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 547 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1402 150
set_location Communication_0/Communication_Switch_0/state_reg[4] 525 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 444 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 430 57
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 439 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 425 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1205 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 460 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1006 172
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 262 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1232 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a3_0 678 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 463 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 382 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 220 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 277 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 477 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1374 153
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1069 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 457 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 622 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2018 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 795 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 325 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[14] 648 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 690 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 993 160
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[3] 603 36
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 453 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 391 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1273 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1373 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 330 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 655 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 359 22
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 207 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 523 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 424 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 73 282
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 308 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 302 60
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[17] 316 16
set_location Controler_0/ADI_SPI_0/counter[5] 689 25
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 629 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[25] 390 27
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1033 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 362 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 820 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1055 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 540 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 212 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 297 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1345 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 375 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 362 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 813 124
set_location Controler_0/ADI_SPI_1/addr_counter[18] 763 34
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 303 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 346 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 423 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 500 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 416 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 421 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1138 109
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[1] 605 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 534 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1358 150
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 640 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 445 30
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 513 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 660 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 1416 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 307 42
set_location Controler_0/Command_Decoder_0/counter[13] 553 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 411 19
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1021 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 445 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 295 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1353 129
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 703 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 624 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 1226 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 341 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 479 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 700 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 484 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 429 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0] 915 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 845 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 346 108
set_location Data_Block_0/Test_Generator_0/Test_Data_4[8] 617 91
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 600 48
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 645 55
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 525 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1156 168
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 506 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 509 64
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 533 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 264 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 313 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 701 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 807 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 360 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 548 142
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 946 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 273 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 634 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[6] 660 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 624 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 468 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1834 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1348 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 262 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 368 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 912 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 420 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 326 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 597 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 334 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 345 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 315 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 436 42
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 262 63
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1025 159
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[7] 637 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 379 48
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 522 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 475 70
set_location Controler_0/gpio_controler_0/un1_write_signal_4_0_a2_RNID36P 676 48
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 683 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 325 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 457 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 695 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 658 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 232 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 478 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 974 159
set_location Controler_0/ADI_SPI_1/ss_n 720 34
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 504 24
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 520 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 725 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 234 30
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 281 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6_0[1] 669 69
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 999 202
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 485 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 387 31
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 446 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 883 315
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 315 64
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 599 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 896 159
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1001 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 316 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 698 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 608 73
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 709 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 297 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 262 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 707 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 290 159
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 297 21
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 532 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0] 917 108
set_location Controler_0/Command_Decoder_0/counter[27] 567 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 266 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 465 49
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 474 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 960 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 426 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 453 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 499 64
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 711 51
set_location Controler_0/gpio_controler_0/Counter_PULSE[11] 708 43
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIBMF8[1] 633 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 707 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 291 33
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[10] 309 16
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[2] 621 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 381 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 332 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 260 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 226 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1400 150
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 690 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 608 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 429 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 615 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 207 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1063 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 295 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 447 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 405 15
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 235 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 439 24
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 473 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 351 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 343 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 848 189
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 625 31
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 612 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 628 64
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[1] 604 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[12] 156 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 229 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 342 52
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 328 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 295 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 704 129
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 541 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 308 28
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 497 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 626 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 534 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 408 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 547 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 294 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 479 52
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 603 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 340 22
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 536 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 339 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 290 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1010 186
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 322 61
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1078 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 443 28
set_location Data_Block_0/Test_Generator_0/Test_Data_2[7] 616 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1355 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 482 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 282 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 383 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 414 19
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 620 49
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[10] 210 28
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[1] 661 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 345 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 267 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 380 57
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 495 31
set_location Controler_0/gpio_controler_0/un12_write_signal_0_a2 661 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 354 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 972 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 542 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[31] 353 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 600 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1331 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1416 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 626 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 659 43
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 390 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 636 57
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2_0_a2 624 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1399 150
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 292 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 312 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1050 180
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 555 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 268 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 381 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1222 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 645 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 264 30
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 433 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1272 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 588 342
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 626 76
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 531 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 594 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 289 192
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 522 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 331 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[39] 358 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[29] 328 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 320 52
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[21] 477 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 430 51
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 277 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 348 36
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[23] 158 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 620 70
set_location Controler_0/ADI_SPI_1/assert_data 719 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 687 127
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_145_i 647 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 284 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 328 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 636 61
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 607 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 331 22
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 622 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 345 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 285 58
set_location Controler_0/gpio_controler_0/Outputs_8_2[0] 678 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 329 154
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 510 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 875 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 462 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 350 33
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 656 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 335 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 486 70
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_4[6] 660 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 841 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 718 160
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 634 28
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 302 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 258 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 723 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 558 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[33] 376 25
set_location Controler_0/Command_Decoder_0/counter[12] 552 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 727 174
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 432 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 284 30
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 442 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1360 157
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1077 207
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[14] 642 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1149 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 663 81
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[16] 204 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 472 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1144 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 494 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 338 22
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1 576 67
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 438 288
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 475 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 247 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 266 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 731 159
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1028 165
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 499 33
set_location Controler_0/ADI_SPI_0/counter[0] 696 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 456 60
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 283 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 352 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1183 156
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 268 58
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 216 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 541 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 422 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 655 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 426 51
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 600 46
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 316 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 258 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 539 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[25] 379 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2 711 24
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_17 756 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 669 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 552 36
set_location Controler_0/gpio_controler_0/Counter_PULSE[14] 711 43
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 427 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 278 160
set_location Data_Block_0/Test_Generator_0/Test_Data_1[10] 943 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 643 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 420 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 480 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 459 31
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 7 4
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[37] 388 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 814 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 398 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[31] 330 16
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 478 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 518 57
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1153 162
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 396 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1072 207
set_location Controler_0/Reset_Controler_0/state_reg[2] 608 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 384 51
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 258 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 356 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 555 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 936 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 625 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[7] 463 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 717 153
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU[0] 214 33
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 539 37
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6] 533 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/un1_re_set6 592 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1647 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 696 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 453 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 368 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 855 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 354 45
set_location Data_Block_0/Test_Generator_0/Test_Data_6[5] 710 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 322 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 527 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 597 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1064 202
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 719 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7] 690 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 562 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 435 58
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1017 166
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 411 52
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 12 164
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[22] 163 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 332 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 367 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 341 31
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 496 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o3 631 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1392 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 731 145
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[3] 699 46
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 635 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 505 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 243 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 635 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 639 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 660 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1981 336
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 503 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 492 63
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[3] 206 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[20] 195 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 378 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 324 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 340 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 438 21
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[31] 719 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 317 34
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2_1_a2 717 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 361 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 223 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 301 43
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1014 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 509 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 289 27
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 373 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 963 189
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 473 42
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 684 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 441 58
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 380 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 398 48
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 702 37
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 523 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1423 132
set_location Controler_0/Command_Decoder_0/counter[16] 556 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1366 151
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 282 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 319 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 518 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 213 142
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1004 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 637 70
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 516 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1381 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 379 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1359 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 569 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 292 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 704 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9] 674 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 232 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 686 129
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 522 27
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 595 37
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[14] 653 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 328 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 338 19
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0] 519 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 301 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 716 171
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 314 57
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 539 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1422 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 370 58
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 627 28
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_i_m2 709 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 683 127
set_location Controler_0/gpio_controler_0/Counter_PULSE[27] 724 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 286 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 637 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 408 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 225 315
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 633 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 347 19
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 446 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 997 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1352 126
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[12] 639 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 627 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 285 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 280 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 262 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1091 207
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[12] 637 48
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6_0_x2 515 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 284 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 663 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 382 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 475 57
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNIQQPF1 526 36
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 394 18
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 288 54
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_0_a2_i 731 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 335 58
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 312 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 542 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 387 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 534 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 837 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 395 31
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 654 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 448 61
set_location Controler_0/ADI_SPI_1/data_counter[1] 734 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 433 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 423 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 636 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 451 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 416 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 229 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 651 43
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 514 28
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0 1168 162
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1763 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 620 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1383 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 713 171
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 279 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 291 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 237 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI012T1 278 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 491 48
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 540 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 427 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1386 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 294 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 426 22
set_location Data_Block_0/Test_Generator_0/Test_Data_7[8] 941 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 553 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 444 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 362 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 393 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 548 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 540 141
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 541 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 527 151
set_location Communication_0/Communication_Switch_0/state_reg_RNO[2] 518 42
set_location Communication_0/Communication_Switch_0/read_data_frame_1_RNO[3] 499 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 396 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 666 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 623 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1364 151
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 288 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 369 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 611 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 322 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 225 49
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 564 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 542 159
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[1] 226 33
set_location Controler_0/ADI_SPI_1/sdio_1 709 31
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 432 24
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 287 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 851 135
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 551 46
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 498 30
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 634 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 389 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 276 30
set_location Controler_0/ADI_SPI_1/sclk 721 34
set_location Controler_0/gpio_controler_0/Counter_PULSE[29] 726 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1354 157
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 443 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 448 28
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 626 24
set_location Controler_0/ADI_SPI_1/data_counter[6] 739 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 422 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1350 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 384 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 634 76
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 600 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1116 172
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 368 27
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 626 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 421 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[14] 372 30
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 638 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 453 24
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1009 166
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 441 55
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 336 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1170 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 323 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 302 64
set_location Controler_0/Command_Decoder_0/counter[14] 554 34
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 426 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 736 97
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[12] 676 42
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 470 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 399 55
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 588 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 204 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 541 159
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 546 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 519 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1419 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 465 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 501 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 614 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 377 21
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 355 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 696 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 393 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 727 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE9N01[4] 371 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 369 22
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[7] 679 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 458 54
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 293 54
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1029 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 470 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 402 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 319 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6] 699 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 275 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 420 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 466 34
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 518 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1379 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1383 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 642 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 355 37
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 315 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 376 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 435 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 680 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1350 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1372 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 277 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 400 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 459 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 212 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 355 51
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1030 199
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 635 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 730 145
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[2] 534 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 310 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 516 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 523 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 946 145
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 573 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 678 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 396 16
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 624 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 702 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 518 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 542 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 252 27
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 617 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 482 61
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 410 36
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 314 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1167 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 601 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 317 63
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[24] 389 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 261 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 607 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 934 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 257 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1382 174
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1055 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 293 61
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 646 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 359 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 1008 190
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 222 49
set_location Controler_0/ADI_SPI_1/addr_counter[9] 754 34
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 450 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 2339 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 497 63
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1003 165
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 248 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 355 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 645 57
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1051 184
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10] 681 45
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 284 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 399 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 374 63
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_15 730 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 301 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 421 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 400 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 593 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1381 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 422 51
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 620 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 399 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 329 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_7 605 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 262 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 470 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 419 46
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 471 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 278 24
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 629 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 324 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 988 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 1034 151
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 388 19
set_location Controler_0/ADI_SPI_1/data_counter[22] 755 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1988 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 209 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 242 34
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 648 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 654 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 323 30
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 994 201
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 573 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 634 145
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 247 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 713 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 197 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 285 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1309 186
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 467 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 676 133
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[4] 666 33
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 430 19
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1313 211
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 719 145
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[9] 705 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 839 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 997 154
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 594 28
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1002 166
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1022 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 920 141
set_location Controler_0/gpio_controler_0/Outputs[9] 692 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1389 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 1002 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 299 34
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1053 183
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 626 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 287 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 453 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 445 70
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 395 27
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 453 73
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1034 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 298 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 331 61
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[0] 266 61
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1035 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 731 160
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1005 168
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 265 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 716 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 880 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 602 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 529 51
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1310 211
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 428 22
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[15] 680 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 444 49
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 444 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 426 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 378 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 406 22
set_location Controler_0/ADI_SPI_0/sclk 630 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 662 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 994 154
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 702 54
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[4] 695 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 267 27
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1032 202
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 452 30
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 302 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 475 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 415 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 423 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[12] 627 78
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[1] 215 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 715 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 420 22
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 614 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 282 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 303 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 408 19
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 606 75
set_location Controler_0/gpio_controler_0/Outputs_RNO[4] 684 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 319 45
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n3 447 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1370 154
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 708 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 339 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 613 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 409 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 456 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 423 10
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 521 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 625 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 701 130
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 947 100
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 631 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 707 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 442 294
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 712 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 529 48
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 648 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 453 49
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_0 636 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 307 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 635 64
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1105 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 342 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 308 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 733 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 318 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 386 64
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 294 21
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 415 46
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 639 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 837 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 474 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1165 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_4[2] 680 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 658 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 283 60
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 466 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 915 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 484 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1609 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 468 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 345 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 488 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 525 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 648 52
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 444 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 268 30
set_location Controler_0/ADI_SPI_0/counter[2] 686 25
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[12] 387 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 338 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 642 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 322 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 399 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 499 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[13] 626 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 452 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 530 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 602 342
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 508 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 394 46
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 627 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1352 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 859 142
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1003 202
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 689 42
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1069 199
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 601 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 635 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 375 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 451 34
set_location Controler_0/ADI_SPI_0/data_counter[23] 672 25
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 260 52
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 296 28
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 635 28
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 413 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 714 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 326 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 497 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 409 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 320 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 387 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 414 64
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[30] 330 24
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 246 27
set_location Data_Block_0/Test_Generator_0/Test_Data_1[8] 941 154
set_location Controler_0/Answer_Encoder_0/periph_data[15] 533 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 638 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 266 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 627 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 516 58
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 399 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1377 151
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 501 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 527 45
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 339 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 364 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 862 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 331 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2] 644 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 551 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 245 46
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1015 159
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 521 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 304 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 656 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_3[0] 207 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 373 51
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 460 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1979 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 751 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 398 27
set_location Communication_0/Communication_Switch_0/read_data_frame_1[0] 493 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 293 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 360 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 344 24
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[22] 352 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 701 61
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 563 37
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 266 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 638 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 500 64
set_location Controler_0/ADI_SPI_1/data_counter[12] 745 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 296 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1390 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[3] 641 72
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 544 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 333 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 946 151
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 442 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 288 21
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1071 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 543 160
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 567 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1046 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1223 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 712 160
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 631 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 351 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 665 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 973 159
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 636 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1368 154
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 573 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1378 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 222 33
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[17] 166 43
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 638 51
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 218 46
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 547 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 395 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1384 175
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 308 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 325 109
set_location Communication_0/Communication_Switch_0/un8_read_signal_0_a2 492 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 645 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 277 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 486 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1054 181
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 541 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 636 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 256 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 409 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 390 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 1002 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 277 33
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1007 202
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 310 51
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[6] 667 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 291 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 318 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 500 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 981 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 912 300
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1356 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 546 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 300 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 452 16
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 321 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 624 55
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 717 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 424 51
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1039 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 381 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 283 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1366 157
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 690 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 282 34
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2[1] 1103 183
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1095 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 548 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 326 31
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 314 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1476 282
set_location Controler_0/REGISTERS_0/state_reg[3] 624 25
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1078 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 344 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 272 160
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 303 58
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 433 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 498 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 2334 255
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 684 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 361 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 236 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 1422 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 469 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 313 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 349 57
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 296 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 945 145
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0_0 721 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1300 211
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 361 30
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 680 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 470 52
set_location Controler_0/gpio_controler_0/read_data_frame[11] 676 46
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 382 22
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 629 48
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 260 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 326 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 329 28
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 372 16
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 398 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 1284 166
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[25] 324 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 540 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1383 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 379 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 549 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 710 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 335 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 87 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 312 45
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 704 54
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 290 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 964 186
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1017 159
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 301 24
set_location Controler_0/ADI_SPI_0/data_counter[26] 675 25
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 573 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 329 118
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 676 37
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 486 69
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 528 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 428 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 341 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 690 133
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[1] 671 42
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1000 184
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 544 36
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 349 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1122 172
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 417 52
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1024 201
set_location Controler_0/ADI_SPI_1/addr_counter[22] 767 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 633 49
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1 1740 13
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 594 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 441 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 660 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 768 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[13] 604 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 546 43
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[6] 533 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 296 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 919 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 561 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 316 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 366 28
set_location Data_Block_0/Test_Generator_0/Test_Data_3[5] 902 115
set_location Data_Block_0/Test_Generator_0/Test_Data_1[6] 939 154
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 316 46
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 600 52
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 461 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 388 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 326 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 457 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 311 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 208 82
set_location Data_Block_0/Test_Generator_0/Test_Data_5[9] 618 145
set_location Controler_0/ADI_SPI_0/data_counter[13] 662 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 565 48
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[5] 684 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 503 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 48 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1361 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 727 244
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 535 49
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 255 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 1288 192
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 353 49
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 290 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 439 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 663 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 213 28
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 468 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 421 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 270 160
set_location Data_Block_0/Test_Generator_0/Test_Data_2[8] 617 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1397 126
set_location Controler_0/gpio_controler_0/Counter_PULSE[17] 714 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 463 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 324 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 441 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1002 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 240 27
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 254 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 649 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1358 157
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[18] 203 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 263 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 410 24
set_location Controler_0/gpio_controler_0/read_data_frame[4] 656 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 476 54
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 625 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1203 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 348 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 403 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 477 52
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 548 43
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 268 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 367 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 399 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 516 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 843 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 996 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 379 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 812 154
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0_i 632 24
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 330 31
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 505 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 656 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 721 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 348 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_2 588 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 946 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 468 31
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 287 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 396 52
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 306 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1421 223
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 305 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 386 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 674 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 397 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 570 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 464 70
set_location Clock_Reset_0/Synchronizer_0/Chain_rep[1] 605 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1400 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 350 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1165 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 436 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 1230 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 433 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 648 43
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 478 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 395 45
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 606 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[27] 193 28
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 449 70
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1016 187
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 232 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 622 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 450 37
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 358 27
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[31] 487 19
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 451 30
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 432 36
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 288 34
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1026 160
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 432 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 830 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 380 28
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 459 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 426 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 637 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[0] 451 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 511 51
set_location Controler_0/gpio_controler_0/Counter_PULSE[19] 716 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1051 181
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 443 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 624 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 356 10
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 708 151
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 287 28
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[4] 629 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 397 21
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 411 28
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e 660 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 407 33
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 315 60
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 469 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 531 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 471 48
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 302 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 379 19
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 385 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 451 63
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 441 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 617 52
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1083 199
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1079 156
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 307 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[21] 355 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 428 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 675 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 363 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1721 172
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 615 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 321 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 376 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 543 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 473 64
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1042 208
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 301 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1387 175
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 452 69
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 645 31
set_location Controler_0/Answer_Encoder_0/periph_data[14] 529 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 240 159
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 536 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1053 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 438 61
set_location Controler_0/gpio_controler_0/Outputs_8_2[12] 680 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 346 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 341 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 598 36
set_location Controler_0/ADI_SPI_1/data_counter[25] 758 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 984 159
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 447 63
set_location Controler_0/gpio_controler_0/SET_PULSE 729 43
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1087 199
set_location Controler_0/ADI_SPI_1/addr_counter[26] 771 34
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIJEH61 284 33
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 366 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 355 19
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 400 46
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[9] 157 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1048 145
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 550 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 623 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_o2 676 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 438 46
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 309 25
set_location Controler_0/ADI_SPI_0/data_counter[16] 665 25
set_location Controler_0/gpio_controler_0/Outputs[7] 680 31
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 630 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 743 142
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[11] 359 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 858 135
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 607 76
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 616 34
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n1 449 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 2259 123
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 612 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_o2 389 45
set_location Controler_0/Command_Decoder_0/counter[15] 555 34
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 361 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 590 70
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 666 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 690 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 216 49
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 367 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 732 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 428 61
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[15] 638 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 309 45
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[6] 855 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 537 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 624 52
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_i_a2[0] 637 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 70 123
set_location Controler_0/ADI_SPI_0/data_counter[22] 671 25
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 421 49
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 432 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 1236 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 280 31
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1102 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 357 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 476 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 604 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 540 64
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 524 24
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[5] 636 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 526 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 456 49
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[14] 636 30
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1065 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG 860 135
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1052 184
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 874 145
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 712 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1291 225
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 317 48
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 291 61
set_location Controler_0/gpio_controler_0/Outputs_8_i_0_1[8] 676 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 309 49
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 625 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 216 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 809 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 381 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 863 123
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 625 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 363 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[4] 303 16
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1281 210
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 524 37
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 333 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1020 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 367 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 639 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 1578 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 557 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1276 210
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1032 166
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 259 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2154 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 347 54
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4] 659 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 648 31
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 265 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1394 127
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[25] 166 30
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 381 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 315 28
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[21] 326 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1013 202
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 326 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 455 54
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 384 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 427 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1391 151
set_location Controler_0/Answer_Encoder_0/cmd_CDb 512 37
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 294 18
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 309 52
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[7] 625 30
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 388 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 910 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1380 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 690 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[1] 329 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 349 21
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1012 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 948 145
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 372 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1020 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 636 91
set_location Controler_0/gpio_controler_0/Outputs_8_2[13] 678 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1173 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 352 10
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 424 25
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 337 57
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 272 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 379 27
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 408 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 497 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 337 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 403 48
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[2] 612 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 371 30
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 441 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1401 126
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 443 25
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 280 22
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 425 21
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1027 160
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 396 21
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 520 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 798 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 435 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 616 52
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 500 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 429 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 710 154
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[16] 472 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 802 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 246 31
set_location Controler_0/ADI_SPI_0/addr_counter[12] 709 28
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 229 31
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 302 18
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 592 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 714 171
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[10] 624 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 1080 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 604 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 711 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 231 31
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 343 22
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 385 61
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 300 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1052 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 348 21
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 656 46
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 299 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[7] 649 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 358 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 345 16
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 633 28
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 323 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 312 27
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 462 30
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 396 42
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[23] 306 51
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 646 37
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 441 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 305 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 451 37
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 443 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 840 41
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1968 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 804 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C13 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1200 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1488 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1020 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 588 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 876 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 468 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 768 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1200 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1632 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 288 341
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 72 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2328 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 108 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 540 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 180 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1092 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 948 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2436 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1752 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 0 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 216 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 768 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 948 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 144 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1092 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C3 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1596 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2256 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 396 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1200 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1752 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1128 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 216 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 504 233
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C11 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1020 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1860 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1344 314
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1968 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1488 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2112 260
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C5 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1200 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1968 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 216 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1632 233
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 144 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 288 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1488 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 948 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2184 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1164 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1524 260
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 252 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 144 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 948 368
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2220 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 696 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 36 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 660 179
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C15 540 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1788 206
set_location Controler_0/REGISTERS_0/memory_memory_0_0 504 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 324 287
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 216 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 696 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 108 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1632 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1704 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 624 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 216 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 36 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1752 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1704 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 36 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1560 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1308 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2112 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C10 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2328 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 588 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2184 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2364 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 36 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1056 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 912 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 768 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2112 314
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 732 179
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 36 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 144 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2004 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 72 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 540 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 0 206
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 588 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 0 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 108 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 804 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2256 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1560 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1236 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2292 368
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 984 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 0 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 588 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 840 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1272 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1860 179
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 288 68
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 108 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1560 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C8 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 840 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C12 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 360 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1560 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2004 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 144 95
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1272 149
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1380 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2004 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1452 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1824 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1380 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2184 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2328 179
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 468 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C7 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2292 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2040 368
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 0 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 36 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1344 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1488 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1932 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 1860 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1416 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 432 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1632 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 288 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1488 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C14 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1596 368
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 180 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2364 341
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1452 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C6 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 72 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2040 233
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 72 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1596 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 1128 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 504 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 984 179
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 660 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 624 68
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2328 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1932 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 360 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1344 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 108 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 144 206
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C4 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 588 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 2400 287
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 984 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 2004 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 72 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 36 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 216 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 360 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1452 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1200 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2256 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 2112 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 252 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 696 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1752 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2292 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 504 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1416 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1344 122
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1416 68
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 360 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 324 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 108 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 2292 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1932 95
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 396 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1488 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1344 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2004 95
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C9 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 504 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 948 122
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1128 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1272 233
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 432 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 2256 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 2184 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1308 260
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 324 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 348 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 268 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 360 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 420 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 228 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 696 153
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1296 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 324 27
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 591 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 263 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 936 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 396 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 340 123
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1047 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 840 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 844 126
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865 696 42
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_938 1020 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 720 153
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3 612 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13] 240 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 588 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 489 60
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_939 852 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 624 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 276 36
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 240 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 204 81
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936 1313 207
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4 732 27
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932 996 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 324 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 321 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2 612 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 513 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 432 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 325 150
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_931 1056 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 420 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0 408 45
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_869 696 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 336 33
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3 936 153
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 204 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 816 126
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 492 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 384 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1128 108
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0 696 45
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 444 42
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3 900 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 444 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930 591 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 252 51
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 432 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 984 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 444 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937 1032 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 456 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1405 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1194 108
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 921 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 318 117
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 663 36
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_871 708 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 624 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 342 60
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9 648 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 1380 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 336 15
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 504 15
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841 299 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 612 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 504 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 408 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 228 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 51 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1131 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 264 33
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1068 198
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31] 696 27
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 372 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 624 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 348 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1332 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 456 27
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 492 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 720 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 672 135
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935 996 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 301 33
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 396 33
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 472 24
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841 456 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 528 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 835 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 360 63
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_933 996 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 660 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 900 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ 456 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 684 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 933 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 672 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 492 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 240 42
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866 615 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 324 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1044 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS 372 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 324 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 663 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 636 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1419 123
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1020 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 336 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3 936 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 708 159
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 336 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 444 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 408 51
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 314 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 204 141
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 615 36
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 480 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1356 159
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 864 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 612 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 444 33
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1 396 45
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 624 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 936 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1 216 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1164 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 516 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1404 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 240 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2 612 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1 672 60
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_934 1056 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 252 159
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK 252 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 672 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1356 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 552 96
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 408 42
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31] 744 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 672 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_644 216 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1380 126
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867 591 45
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1 240 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 306 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 1362 150
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 336 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_868 516 45
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 492 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1152 105
set_location Controler_0/Command_Decoder_0/counter_s_864 540 33
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1020 165
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy 552 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 604 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8] 372 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 696 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 480 45
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2 708 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 72 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 723 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 420 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 324 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 647 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 408 54
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 504 54
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_870 684 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1388 153
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 748 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 2019 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 1976 75
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 1758 201
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 1985 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 2225 132
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 1666 126
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 607 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 1224 114
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 1419 42
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 2223 144
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 1155 219
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 276 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 1057 60
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 600 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 915 300
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 1776 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 1395 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1397 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 252 192
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 267 264
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 1753 225
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 252 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 2223 132
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 456 72
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 1248 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 1989 336
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 1635 333
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 1707 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 1145 342
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 433 294
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 2043 282
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 639 132
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 2210 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 814 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 1968 75
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 1122 153
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 1713 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 2040 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 840 72
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 913 300
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 639 111
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 2155 252
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 420 300
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 2016 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 1416 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 1632 333
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 681 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 1095 216
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 331 255
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 1750 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 580 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 1744 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 1750 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 580 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 1744 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 580 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 586 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 586 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 1744 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 1750 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB22 580 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB23 586 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB24 580 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB25 586 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 1744 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 1750 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 586 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 1744 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 580 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 1744 148
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 582 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1741 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1747 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 576 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 582 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1741 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1747 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 576 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 582 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1741 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1747 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 576 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1747 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 582 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1741 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1747 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 576 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 582 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1741 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1747 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 576 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 582 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1741 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 576 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1747 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 576 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 582 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1741 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1747 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 576 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 582 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1741 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1747 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 576 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 582 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 582 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1741 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1747 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 576 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 582 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1741 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1747 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 576 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 582 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1741 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1741 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1747 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 576 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 582 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1741 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1747 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1747 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 576 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 582 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1741 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 585 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 579 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 579 12
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0 579 13
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB0 576 40
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB1 576 13
set_location I_1/U0_RGB1_RGB0 577 39
set_location I_1/U0_RGB1_RGB1 577 12
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1169 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1164 163
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 492 29
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 492 26
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 504 17
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_0 456 44
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 444 44
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 408 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 336 38
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 314 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_1 324 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 324 29
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 348 11
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 336 17
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 301 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 321 38
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 324 38
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 336 35
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 360 65
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 342 62
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_1 348 62
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 372 62
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 336 65
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 324 65
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 360 62
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 348 65
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 384 62
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 408 53
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 396 53
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 336 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 324 44
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 408 56
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 240 65
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 252 65
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_0 299 17
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_1 300 17
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_2 312 17
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_3 324 17
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 444 35
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 420 35
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 444 29
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 456 17
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 444 17
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 396 35
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 432 35
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 456 29
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 528 65
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 489 62
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_1 492 62
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 504 56
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 420 65
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 408 65
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 492 56
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 513 65
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_1 516 65
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 504 62
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 480 47
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 480 53
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 444 38
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 432 47
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 492 47
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 472 26
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 480 26
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_0 456 20
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_1 468 20
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_2 480 20
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_0 372 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_0 408 47
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_0 396 47
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8]_CC_0 372 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 420 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK_CC_0 252 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 276 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1_CC_0 240 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 240 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 228 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 263 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_1 264 38
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 264 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 228 35
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_0 216 47
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_1 228 47
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 204 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 216 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 252 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 264 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_644_CC_0 216 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_644_CC_1 228 53
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_0 240 47
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_1 252 47
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 240 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 252 44
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_0 696 29
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_1 708 29
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_2 720 29
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_0 648 26
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_1 660 26
set_location Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_2 672 26
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_870_CC_0 684 26
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_0 744 35
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_1 756 35
set_location Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_2 768 35
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_0 732 29
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_1 744 29
set_location Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_2 756 29
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_871_CC_0 708 35
set_location Controler_0/Command_Decoder_0/counter_s_864_CC_0 540 35
set_location Controler_0/Command_Decoder_0/counter_s_864_CC_1 552 35
set_location Controler_0/Command_Decoder_0/counter_s_864_CC_2 564 35
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_0 696 44
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_1 708 44
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_2 720 44
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 663 38
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 672 38
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 647 44
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 648 44
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_2 660 44
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 696 47
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 708 47
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 720 47
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866_CC_0 615 35
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866_CC_1 624 35
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867_CC_0 591 47
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867_CC_1 600 47
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 615 38
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 624 38
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 591 44
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 600 44
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_869_CC_0 696 56
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_868_CC_0 516 47
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_931_CC_0 1056 185
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_933_CC_0 996 167
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_938_CC_0 1020 185
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932_CC_0 996 185
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932_CC_1 1008 185
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1296 212
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1308 212
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1068 200
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1080 200
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1047 200
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1056 200
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1020 167
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1020 200
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1032 200
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 588 74
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 600 74
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 612 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_1 624 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_0 552 53
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_1 564 53
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 604 65
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 612 65
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930_CC_0 591 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930_CC_1 600 80
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 612 74
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 624 74
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935_CC_0 996 203
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935_CC_1 1008 203
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_934_CC_0 1056 203
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937_CC_0 1032 209
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937_CC_1 1044 209
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936_CC_0 1313 209
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936_CC_1 1320 209
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1044 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1056 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 936 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 948 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 984 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 996 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 840 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 852 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 936 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 948 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 1380 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 1392 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 1362 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 1368 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1356 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1368 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1356 161
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1368 161
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1388 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1392 155
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 816 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 828 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 835 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 840 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 723 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 732 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 552 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 564 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 844 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 852 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1404 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1416 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1380 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1392 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1419 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1428 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1332 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1344 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1405 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1416 137
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 864 146
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 876 146
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 921 146
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 924 146
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 624 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 636 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 900 110
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 912 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 324 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 336 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 340 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 348 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 318 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 324 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 204 83
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 216 83
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 306 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 312 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 268 161
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 276 161
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 324 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 336 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 252 161
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 264 161
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 204 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 216 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 325 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 336 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 696 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 708 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 708 161
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 720 161
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 696 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 708 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 516 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 528 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 720 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 732 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1128 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1140 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1194 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1200 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1152 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1164 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1164 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1176 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1131 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1140 107
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 624 92
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 636 92
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 624 146
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 636 146
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 720 146
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 732 146
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 933 101
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 936 101
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0 936 155
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 612 107
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 900 116
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0 612 92
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0 612 146
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0 708 146
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0 936 98
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_939_CC_0 852 146
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 672 134
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 684 134
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 672 128
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 684 128
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 72 125
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 84 125
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 51 125
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 60 125
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 672 137
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 684 137
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 624 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 636 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 648 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 636 65
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 648 65
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 660 65
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 672 65
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 684 65
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 696 65
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0 672 62
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1 684 62
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2 696 62
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 684 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 696 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 708 71
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 660 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 672 74
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 663 80
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 672 80
