{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507715927357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507715927365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 18:58:47 2017 " "Processing started: Wed Oct 11 18:58:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507715927365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715927365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestBoard1 -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestBoard1 -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715927365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507715927742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507715927742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/synthesis/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR/synthesis/FIR.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/FIR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715935999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715935999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "FIR/synthesis/submodules/dspba_library_package.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fir/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936429 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936429 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936434 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936435 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936437 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936439 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FIR/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0_rtl_core-normal " "Found design unit 1: FIR_fir_compiler_ii_0_rtl_core-normal" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936444 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0_rtl_core " "Found entity 1: FIR_fir_compiler_ii_0_rtl_core" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0_ast-struct " "Found design unit 1: FIR_fir_compiler_ii_0_ast-struct" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936446 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0_ast " "Found entity 1: FIR_fir_compiler_ii_0_ast" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0-syn " "Found design unit 1: FIR_fir_compiler_ii_0-syn" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936447 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0 " "Found entity 1: FIR_fir_compiler_ii_0" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrator.v 1 1 " "Found 1 design units, including 1 entities, in source file integrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Integrator " "Found entity 1: Integrator" {  } { { "Integrator.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/Integrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "differentiator.v 1 1 " "Found 1 design units, including 1 entities, in source file differentiator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Differentiator " "Found entity 1: Differentiator" {  } { { "Differentiator.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/Differentiator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/DIV.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507715936575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "TOP.v" "pll" { Text "F:/Git/Sonar/FPGA/TestBoard1/TOP.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "F:/Git/Sonar/FPGA/TestBoard1/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 75 " "Parameter \"clk1_divide_by\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 160 " "Parameter \"clk2_divide_by\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936676 ""}  } { { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507715936676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integrator Integrator:int0 " "Elaborating entity \"Integrator\" for hierarchy \"Integrator:int0\"" {  } { { "TOP.v" "int0" { Text "F:/Git/Sonar/FPGA/TestBoard1/TOP.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Differentiator Differentiator:dif0 " "Elaborating entity \"Differentiator\" for hierarchy \"Differentiator:dif0\"" {  } { { "TOP.v" "dif0" { Text "F:/Git/Sonar/FPGA/TestBoard1/TOP.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936742 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result Differentiator.v(8) " "Verilog HDL or VHDL warning at Differentiator.v(8): object \"result\" assigned a value but never read" {  } { { "Differentiator.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/Differentiator.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507715936742 "|TOP|Differentiator:dif0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out Differentiator.v(5) " "Output port \"out\" at Differentiator.v(5) has no driver" {  } { { "Differentiator.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/Differentiator.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507715936742 "|TOP|Differentiator:dif0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR FIR:fir " "Elaborating entity \"FIR\" for hierarchy \"FIR:fir\"" {  } { { "TOP.v" "fir" { Text "F:/Git/Sonar/FPGA/TestBoard1/TOP.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0 FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0 " "Elaborating entity \"FIR_fir_compiler_ii_0\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\"" {  } { { "FIR/synthesis/FIR.v" "fir_compiler_ii_0" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/FIR.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936745 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig FIR_fir_compiler_ii_0.vhd(54) " "Verilog HDL or VHDL warning at FIR_fir_compiler_ii_0.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507715936745 "|TOP|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0_ast FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst " "Elaborating entity \"FIR_fir_compiler_ii_0_ast\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "FIR_fir_compiler_ii_0_ast_inst" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936746 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core FIR_fir_compiler_ii_0_ast.vhd(208) " "VHDL Signal Declaration warning at FIR_fir_compiler_ii_0_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507715936748 "|TOP|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "sink" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "source" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "intf_ctrl" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0_rtl_core FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"FIR_fir_compiler_ii_0_rtl_core\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_memread" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_compute" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_xIn_0_13" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_13" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 365 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936812 ""}  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 365 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507715936812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c0n3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c0n3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c0n3 " "Found entity 1: altsyncram_c0n3" {  } { { "db/altsyncram_c0n3.tdf" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/db/altsyncram_c0n3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c0n3 FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_c0n3:auto_generated " "Elaborating entity \"altsyncram_c0n3\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_c0n3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_component" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborated megafunction instantiation \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 473 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Instantiated megafunction \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507715936888 ""}  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 473 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507715936888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fnt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fnt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fnt " "Found entity 1: mult_fnt" {  } { { "db/mult_fnt.tdf" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/db/mult_fnt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507715936931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715936931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fnt FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_fnt:auto_generated " "Elaborating entity \"mult_fnt\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_fnt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:pwm " "Elaborating entity \"PWM\" for hierarchy \"PWM:pwm\"" {  } { { "TOP.v" "pwm" { Text "F:/Git/Sonar/FPGA/TestBoard1/TOP.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715936936 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1507715937442 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 430 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 351 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 276 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 213 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 289 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1507715937497 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1507715937497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507715937583 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507715937923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507715938121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507715938121 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/PLL.v" 103 0 0 } } { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/TOP.v" 18 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1507715938192 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdwData " "No output dependent on input pin \"pdwData\"" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/TestBoard1/TOP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507715938237 "|TOP|pdwData"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507715938237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507715938238 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507715938238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507715938238 ""} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Implemented 17 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1507715938238 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1507715938238 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1507715938238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507715938238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507715938257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 18:58:58 2017 " "Processing ended: Wed Oct 11 18:58:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507715938257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507715938257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507715938257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507715938257 ""}
