#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564663c5d0c0 .scope module, "tb" "tb" 2 3;
 .timescale -9 -10;
v0x564663c80580_0 .net "P2", 0 0, L_0x564663c23690;  1 drivers
v0x564663c80620_0 .net "Pulse", 0 0, L_0x564663c23e20;  1 drivers
o0x7f1a56bbcd68 .functor BUFZ 1, C4<z>; HiZ drive
v0x564663c80730_0 .net "RS232_Rx", 0 0, o0x7f1a56bbcd68;  0 drivers
o0x7f1a56bbcd98 .functor BUFZ 1, C4<z>; HiZ drive
v0x564663c807d0_0 .net "RS232_Tx", 0 0, o0x7f1a56bbcd98;  0 drivers
v0x564663c808a0_0 .net "Sync", 0 0, L_0x564663c23f40;  1 drivers
v0x564663c809e0_0 .var "clk", 0 0;
v0x564663c80ad0_0 .var "clk_pll", 0 0;
v0x564663c80bc0_0 .var "resetn", 0 0;
S_0x564663c5d240 .scope module, "test" "pulse_gen" 2 10, 3 2 0, S_0x564663c5d0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "RS232_Rx"
    .port_info 3 /INPUT 1 "resetn"
    .port_info 4 /OUTPUT 1 "RS232_Tx"
    .port_info 5 /OUTPUT 1 "Pulse"
    .port_info 6 /OUTPUT 1 "Sync"
    .port_info 7 /OUTPUT 1 "P2"
P_0x564663c5d3c0 .param/l "att_off_val" 0 3 77, C4<0000000>;
P_0x564663c5d400 .param/l "att_on_val" 0 3 76, C4<1111111>;
P_0x564663c5d440 .param/l "stblock" 0 3 84, +C4<00000000000000000000000000110010>;
P_0x564663c5d480 .param/l "stblockoff" 0 3 85, +C4<00000000000000000000000001100100>;
P_0x564663c5d4c0 .param/l "stcpmg" 0 3 83, +C4<00000000000000000000000000000001>;
P_0x564663c5d500 .param/l "stdelay" 0 3 81, +C4<00000000000000000000000011001000>;
P_0x564663c5d540 .param/l "stnut" 0 3 88, +C4<00000000000000000000000000000001>;
P_0x564663c5d580 .param/l "stnutdel" 0 3 87, +C4<00000000000000000000000001100100>;
P_0x564663c5d5c0 .param/l "stnutwid" 0 3 86, +C4<00000000000000000000000001100100>;
P_0x564663c5d600 .param/l "stp1width" 0 3 79, +C4<00000000000000000000000000011110>;
P_0x564663c5d640 .param/l "stp2width" 0 3 80, +C4<00000000000000000000000000111100>;
P_0x564663c5d680 .param/l "stperiod" 0 3 78, +C4<00000000000000000000000000000001>;
P_0x564663c5d6c0 .param/l "stpump" 0 3 82, +C4<00000000000000000000000000000001>;
v0x564663c4eee0_0 .net "P2", 0 0, L_0x564663c23690;  alias, 1 drivers
v0x564663c7f5a0_0 .net "Pulse", 0 0, L_0x564663c23e20;  alias, 1 drivers
v0x564663c7f670_0 .net "RS232_Rx", 0 0, o0x7f1a56bbcd68;  alias, 0 drivers
v0x564663c7f740_0 .net "RS232_Tx", 0 0, o0x7f1a56bbcd98;  alias, 0 drivers
v0x564663c7f7e0_0 .net "Sync", 0 0, L_0x564663c23f40;  alias, 1 drivers
v0x564663c7f880_0 .var "block", 0 0;
v0x564663c7f950_0 .net "clk", 0 0, v0x564663c809e0_0;  1 drivers
v0x564663c7fa20_0 .net "clk_pll", 0 0, v0x564663c80ad0_0;  1 drivers
v0x564663c7faf0_0 .var "cpmg", 7 0;
v0x564663c7fbc0_0 .var "delay", 15 0;
v0x564663c7fc90_0 .var "nut_del", 15 0;
v0x564663c7fd60_0 .var "nut_wid", 7 0;
v0x564663c7fe30_0 .var "nutation", 0 0;
v0x564663c7ff00_0 .var "p1width", 15 0;
v0x564663c7ffd0_0 .var "p2width", 15 0;
v0x564663c800a0_0 .var "period", 23 0;
v0x564663c80170_0 .var "pulse_block", 7 0;
v0x564663c80240_0 .var "pulse_block_off", 15 0;
v0x564663c80310_0 .var "pump", 0 0;
v0x564663c803e0_0 .net "resetn", 0 0, v0x564663c80bc0_0;  1 drivers
v0x564663c804b0_0 .var "rx_done", 0 0;
S_0x564663c5d7e0 .scope module, "pulses" "pulses" 3 49, 4 1 0, S_0x564663c5d240;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "pu"
    .port_info 4 /INPUT 24 "per"
    .port_info 5 /INPUT 16 "p1wid"
    .port_info 6 /INPUT 16 "del"
    .port_info 7 /INPUT 16 "p2wid"
    .port_info 8 /INPUT 8 "nut_w"
    .port_info 9 /INPUT 16 "nut_d"
    .port_info 10 /INPUT 1 "nut"
    .port_info 11 /INPUT 8 "cp"
    .port_info 12 /INPUT 8 "p_bl"
    .port_info 13 /INPUT 16 "p_bl_off"
    .port_info 14 /INPUT 1 "bl"
    .port_info 15 /INPUT 1 "rxd"
    .port_info 16 /OUTPUT 1 "sync_on"
    .port_info 17 /OUTPUT 1 "pulse_on"
    .port_info 18 /OUTPUT 1 "inhib"
P_0x564663c5d960 .param/l "stblock" 0 4 67, +C4<00000000000000000000000001100100>;
P_0x564663c5d9a0 .param/l "stcpmg" 0 4 69, +C4<00000000000000000000000000000011>;
P_0x564663c5d9e0 .param/l "stdelay" 0 4 66, +C4<00000000000000000000000011001000>;
P_0x564663c5da20 .param/l "stp1width" 0 4 64, +C4<00000000000000000000000000011110>;
P_0x564663c5da60 .param/l "stp2width" 0 4 65, +C4<00000000000000000000000000011110>;
P_0x564663c5daa0 .param/l "stperiod" 0 4 63, +C4<00000000000000000000000000000001>;
P_0x564663c5dae0 .param/l "stpump" 0 4 68, +C4<00000000000000000000000000000001>;
L_0x564663c23f40 .functor BUFZ 1, v0x564663c7ef40_0, C4<0>, C4<0>, C4<0>;
L_0x564663c23e20 .functor BUFZ 1, v0x564663c7e780_0, C4<0>, C4<0>, C4<0>;
L_0x564663c23690 .functor BUFZ 1, v0x564663c7d520_0, C4<0>, C4<0>, C4<0>;
v0x564663c2d3c0_0 .net "bl", 0 0, v0x564663c7f880_0;  1 drivers
v0x564663c7c800_0 .var "block", 0 0;
v0x564663c7c8c0_0 .var "block_off", 15 0;
v0x564663c7c9b0_0 .var "block_on", 15 0;
v0x564663c7ca90_0 .var "cblock_delay", 31 0;
v0x564663c7cbc0_0 .var "cblock_on", 31 0;
v0x564663c7cca0_0 .var "ccount", 7 0;
v0x564663c7cd80_0 .var "cdelay", 31 0;
v0x564663c7ce60_0 .net "clk", 0 0, v0x564663c809e0_0;  alias, 1 drivers
v0x564663c7cf20_0 .net "clk_pll", 0 0, v0x564663c80ad0_0;  alias, 1 drivers
v0x564663c7cfe0_0 .var "counter", 31 0;
v0x564663c7d0c0_0 .net "cp", 7 0, v0x564663c7faf0_0;  1 drivers
v0x564663c7d1a0_0 .var "cpmg", 7 0;
v0x564663c7d280_0 .var "cpulse", 31 0;
v0x564663c7d360_0 .net "del", 15 0, v0x564663c7fbc0_0;  1 drivers
v0x564663c7d440_0 .var "delay", 15 0;
v0x564663c7d520_0 .var "inh", 0 0;
v0x564663c7d5e0_0 .net "inhib", 0 0, L_0x564663c23690;  alias, 1 drivers
v0x564663c7d6a0_0 .net "nut", 0 0, v0x564663c7fe30_0;  1 drivers
v0x564663c7d760_0 .net "nut_d", 15 0, v0x564663c7fc90_0;  1 drivers
v0x564663c7d840_0 .var "nut_pulse", 0 0;
v0x564663c7d900_0 .net "nut_w", 7 0, v0x564663c7fd60_0;  1 drivers
v0x564663c7d9e0_0 .var "nutation", 0 0;
v0x564663c7daa0_0 .var "nutation_pulse", 0 0;
v0x564663c7db60_0 .var "nutation_pulse_delay", 15 0;
v0x564663c7dc40_0 .var "nutation_pulse_start", 23 0;
v0x564663c7dd20_0 .var "nutation_pulse_stop", 23 0;
v0x564663c7de00_0 .var "nutation_pulse_width", 7 0;
v0x564663c7dee0_0 .net "p1wid", 15 0, v0x564663c7ff00_0;  1 drivers
v0x564663c7dfc0_0 .var "p1width", 15 0;
v0x564663c7e0a0_0 .var "p2start", 15 0;
v0x564663c7e180_0 .net "p2wid", 15 0, v0x564663c7ffd0_0;  1 drivers
v0x564663c7e260_0 .var "p2width", 15 0;
v0x564663c7e340_0 .net "p_bl", 7 0, v0x564663c80170_0;  1 drivers
v0x564663c7e420_0 .net "p_bl_off", 15 0, v0x564663c80240_0;  1 drivers
v0x564663c7e500_0 .net "per", 23 0, v0x564663c800a0_0;  1 drivers
v0x564663c7e5e0_0 .var "period", 23 0;
v0x564663c7e6c0_0 .net "pu", 0 0, v0x564663c80310_0;  1 drivers
v0x564663c7e780_0 .var "pulse", 0 0;
v0x564663c7e840_0 .var "pulse_block", 7 0;
v0x564663c7e920_0 .var "pulse_block_off", 15 0;
v0x564663c7ea00_0 .net "pulse_on", 0 0, L_0x564663c23e20;  alias, 1 drivers
v0x564663c7eac0_0 .var "pulses", 0 0;
v0x564663c7eb80_0 .var "pump", 0 0;
v0x564663c7ec40_0 .var "rec", 0 0;
v0x564663c7ed00_0 .net "reset", 0 0, v0x564663c80bc0_0;  alias, 1 drivers
v0x564663c7edc0_0 .var "rx_done", 0 0;
v0x564663c7ee80_0 .net "rxd", 0 0, v0x564663c804b0_0;  1 drivers
v0x564663c7ef40_0 .var "sync", 0 0;
v0x564663c7f000_0 .var "sync_down", 15 0;
v0x564663c7f0e0_0 .net "sync_on", 0 0, L_0x564663c23f40;  alias, 1 drivers
v0x564663c7f1a0_0 .var "xfer_bits", 1 0;
E_0x564663c21b30 .event posedge, v0x564663c7cf20_0;
E_0x564663c21450 .event posedge, v0x564663c7ce60_0;
    .scope S_0x564663c5d7e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564663c7cfe0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x564663c5d7e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564663c7ec40_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x564663c5d7e0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564663c7eb80_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x564663c5d7e0;
T_3 ;
    %pushi/vec4 65536, 0, 24;
    %store/vec4 v0x564663c7e5e0_0, 0, 24;
    %end;
    .thread T_3;
    .scope S_0x564663c5d7e0;
T_4 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x564663c7dfc0_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x564663c5d7e0;
T_5 ;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x564663c7d440_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_0x564663c5d7e0;
T_6 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x564663c7e260_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x564663c5d7e0;
T_7 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x564663c7e840_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x564663c5d7e0;
T_8 ;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x564663c7e920_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x564663c5d7e0;
T_9 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x564663c7d1a0_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x564663c5d7e0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564663c7c800_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x564663c5d7e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564663c7edc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x564663c5d7e0;
T_12 ;
    %pushi/vec4 230, 0, 16;
    %store/vec4 v0x564663c7e0a0_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x564663c5d7e0;
T_13 ;
    %pushi/vec4 260, 0, 16;
    %store/vec4 v0x564663c7f000_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x564663c5d7e0;
T_14 ;
    %pushi/vec4 410, 0, 16;
    %store/vec4 v0x564663c7c8c0_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x564663c5d7e0;
T_15 ;
    %pushi/vec4 460, 0, 16;
    %store/vec4 v0x564663c7c9b0_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x564663c5d7e0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564663c7d9e0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x564663c5d7e0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564663c7daa0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x564663c5d7e0;
T_18 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x564663c7de00_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x564663c5d7e0;
T_19 ;
    %pushi/vec4 300, 0, 16;
    %store/vec4 v0x564663c7db60_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x564663c5d7e0;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564663c7cca0_0, 0, 8;
    %end;
    .thread T_20;
    .scope S_0x564663c5d7e0;
T_21 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564663c7f1a0_0, 0, 2;
    %end;
    .thread T_21;
    .scope S_0x564663c5d7e0;
T_22 ;
    %wait E_0x564663c21450;
    %load/vec4 v0x564663c7f1a0_0;
    %load/vec4 v0x564663c7ee80_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 2;
    %assign/vec4 v0x564663c7f1a0_0, 0;
    %assign/vec4 v0x564663c7edc0_0, 0;
    %load/vec4 v0x564663c7edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x564663c7e6c0_0;
    %assign/vec4 v0x564663c7eb80_0, 0;
    %load/vec4 v0x564663c7e500_0;
    %assign/vec4 v0x564663c7e5e0_0, 0;
    %load/vec4 v0x564663c7dee0_0;
    %assign/vec4 v0x564663c7dfc0_0, 0;
    %load/vec4 v0x564663c7e180_0;
    %assign/vec4 v0x564663c7e260_0, 0;
    %load/vec4 v0x564663c7d360_0;
    %assign/vec4 v0x564663c7d440_0, 0;
    %load/vec4 v0x564663c7d760_0;
    %assign/vec4 v0x564663c7db60_0, 0;
    %load/vec4 v0x564663c7d900_0;
    %assign/vec4 v0x564663c7de00_0, 0;
    %load/vec4 v0x564663c7d6a0_0;
    %assign/vec4 v0x564663c7d9e0_0, 0;
    %load/vec4 v0x564663c7e340_0;
    %assign/vec4 v0x564663c7e840_0, 0;
    %load/vec4 v0x564663c7e420_0;
    %assign/vec4 v0x564663c7e920_0, 0;
    %load/vec4 v0x564663c7d0c0_0;
    %assign/vec4 v0x564663c7d1a0_0, 0;
    %load/vec4 v0x564663c2d3c0_0;
    %assign/vec4 v0x564663c7c800_0, 0;
T_22.0 ;
    %load/vec4 v0x564663c7dfc0_0;
    %load/vec4 v0x564663c7d440_0;
    %add;
    %assign/vec4 v0x564663c7e0a0_0, 0;
    %load/vec4 v0x564663c7dfc0_0;
    %load/vec4 v0x564663c7d440_0;
    %add;
    %load/vec4 v0x564663c7e260_0;
    %add;
    %assign/vec4 v0x564663c7f000_0, 0;
    %load/vec4 v0x564663c7dfc0_0;
    %load/vec4 v0x564663c7d440_0;
    %add;
    %load/vec4 v0x564663c7e260_0;
    %add;
    %load/vec4 v0x564663c7d440_0;
    %add;
    %load/vec4 v0x564663c7e840_0;
    %pad/u 16;
    %sub;
    %assign/vec4 v0x564663c7c8c0_0, 0;
    %load/vec4 v0x564663c7dfc0_0;
    %load/vec4 v0x564663c7d440_0;
    %add;
    %load/vec4 v0x564663c7e260_0;
    %add;
    %load/vec4 v0x564663c7d440_0;
    %add;
    %assign/vec4 v0x564663c7c9b0_0, 0;
    %load/vec4 v0x564663c7ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564663c7cfe0_0, 0;
T_22.2 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x564663c5d7e0;
T_23 ;
    %wait E_0x564663c21b30;
    %load/vec4 v0x564663c7ed00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x564663c7d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x564663c7e500_0;
    %load/vec4 v0x564663c7db60_0;
    %pad/u 24;
    %sub;
    %load/vec4 v0x564663c7de00_0;
    %pad/u 24;
    %sub;
    %assign/vec4 v0x564663c7dc40_0, 0;
    %load/vec4 v0x564663c7e500_0;
    %load/vec4 v0x564663c7db60_0;
    %pad/u 24;
    %sub;
    %assign/vec4 v0x564663c7dd20_0, 0;
    %load/vec4 v0x564663c7cfe0_0;
    %load/vec4 v0x564663c7dc40_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %load/vec4 v0x564663c7cfe0_0;
    %load/vec4 v0x564663c7dd20_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_23.6, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.7, 9;
T_23.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.7, 9;
 ; End of false expr.
    %blend;
T_23.7;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %pad/s 1;
    %assign/vec4 v0x564663c7d840_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564663c7d840_0, 0;
T_23.3 ;
    %load/vec4 v0x564663c7d1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %load/vec4 v0x564663c7cfe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %load/vec4 v0x564663c7dfc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %load/vec4 v0x564663c7cd80_0;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %load/vec4 v0x564663c7d280_0;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %load/vec4 v0x564663c7ca90_0;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %load/vec4 v0x564663c7cbc0_0;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %jmp T_23.18;
T_23.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564663c7ef40_0, 0;
    %load/vec4 v0x564663c7eb80_0;
    %assign/vec4 v0x564663c7eac0_0, 0;
    %load/vec4 v0x564663c7c800_0;
    %assign/vec4 v0x564663c7d520_0, 0;
    %load/vec4 v0x564663c7dfc0_0;
    %pad/u 32;
    %load/vec4 v0x564663c7d440_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x564663c7cd80_0, 0;
    %load/vec4 v0x564663c7dfc0_0;
    %pad/u 32;
    %load/vec4 v0x564663c7d440_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x564663c7e260_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x564663c7d280_0, 0;
    %load/vec4 v0x564663c7dfc0_0;
    %pad/u 32;
    %load/vec4 v0x564663c7d440_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x564663c7e260_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x564663c7e840_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x564663c7ca90_0, 0;
    %load/vec4 v0x564663c7dfc0_0;
    %pad/u 32;
    %load/vec4 v0x564663c7d440_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x564663c7e260_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x564663c7e840_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x564663c7e920_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x564663c7cbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564663c7cca0_0, 0;
    %jmp T_23.18;
T_23.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564663c7eac0_0, 0;
    %jmp T_23.18;
T_23.14 ;
    %load/vec4 v0x564663c7cca0_0;
    %load/vec4 v0x564663c7d1a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.19, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.20, 8;
T_23.19 ; End of true expr.
    %load/vec4 v0x564663c7eac0_0;
    %pad/u 2;
    %jmp/0 T_23.20, 8;
 ; End of false expr.
    %blend;
T_23.20;
    %pad/u 1;
    %assign/vec4 v0x564663c7eac0_0, 0;
    %jmp T_23.18;
T_23.15 ;
    %load/vec4 v0x564663c7cca0_0;
    %load/vec4 v0x564663c7d1a0_0;
    %cmp/u;
    %jmp/0xz  T_23.21, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564663c7eac0_0, 0;
    %load/vec4 v0x564663c7d280_0;
    %load/vec4 v0x564663c7d440_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x564663c7d440_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x564663c7cd80_0, 0;
    %load/vec4 v0x564663c7d280_0;
    %load/vec4 v0x564663c7d440_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x564663c7d440_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x564663c7e260_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x564663c7d280_0, 0;
T_23.21 ;
    %load/vec4 v0x564663c7cca0_0;
    %load/vec4 v0x564663c7d1a0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_23.23, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.24, 8;
T_23.23 ; End of true expr.
    %load/vec4 v0x564663c7ef40_0;
    %jmp/0 T_23.24, 8;
 ; End of false expr.
    %blend;
T_23.24;
    %assign/vec4 v0x564663c7ef40_0, 0;
    %jmp T_23.18;
T_23.16 ;
    %load/vec4 v0x564663c7cca0_0;
    %load/vec4 v0x564663c7d1a0_0;
    %cmp/u;
    %jmp/0xz  T_23.25, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564663c7d520_0, 0;
T_23.25 ;
    %jmp T_23.18;
T_23.17 ;
    %load/vec4 v0x564663c7cca0_0;
    %load/vec4 v0x564663c7d1a0_0;
    %cmp/u;
    %jmp/0xz  T_23.27, 5;
    %load/vec4 v0x564663c7c800_0;
    %assign/vec4 v0x564663c7d520_0, 0;
    %load/vec4 v0x564663c7d280_0;
    %load/vec4 v0x564663c7e840_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x564663c7ca90_0, 0;
    %load/vec4 v0x564663c7d280_0;
    %load/vec4 v0x564663c7e840_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x564663c7e920_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x564663c7cbc0_0, 0;
    %load/vec4 v0x564663c7cca0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x564663c7cca0_0, 0;
T_23.27 ;
    %jmp T_23.18;
T_23.18 ;
    %pop/vec4 1;
    %jmp T_23.11;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564663c7e780_0, 0;
    %jmp T_23.11;
T_23.9 ;
    %load/vec4 v0x564663c7cfe0_0;
    %load/vec4 v0x564663c7dfc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.29, 8;
    %load/vec4 v0x564663c7eb80_0;
    %pad/u 2;
    %jmp/1 T_23.30, 8;
T_23.29 ; End of true expr.
    %load/vec4 v0x564663c7cfe0_0;
    %load/vec4 v0x564663c7e0a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_23.31, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_23.32, 9;
T_23.31 ; End of true expr.
    %load/vec4 v0x564663c7cfe0_0;
    %load/vec4 v0x564663c7f000_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_23.33, 10;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.34, 10;
T_23.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.34, 10;
 ; End of false expr.
    %blend;
T_23.34;
    %jmp/0 T_23.32, 9;
 ; End of false expr.
    %blend;
T_23.32;
    %jmp/0 T_23.30, 8;
 ; End of false expr.
    %blend;
T_23.30;
    %pad/u 1;
    %assign/vec4 v0x564663c7eac0_0, 0;
    %load/vec4 v0x564663c7cfe0_0;
    %load/vec4 v0x564663c7c8c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.35, 8;
    %load/vec4 v0x564663c7c800_0;
    %jmp/1 T_23.36, 8;
T_23.35 ; End of true expr.
    %load/vec4 v0x564663c7cfe0_0;
    %load/vec4 v0x564663c7c9b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_23.37, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.38, 9;
T_23.37 ; End of true expr.
    %load/vec4 v0x564663c7c800_0;
    %jmp/0 T_23.38, 9;
 ; End of false expr.
    %blend;
T_23.38;
    %jmp/0 T_23.36, 8;
 ; End of false expr.
    %blend;
T_23.36;
    %assign/vec4 v0x564663c7d520_0, 0;
    %load/vec4 v0x564663c7cfe0_0;
    %load/vec4 v0x564663c7f000_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_23.40, 8;
T_23.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_23.40, 8;
 ; End of false expr.
    %blend;
T_23.40;
    %pad/s 1;
    %assign/vec4 v0x564663c7ef40_0, 0;
    %jmp T_23.11;
T_23.11 ;
    %pop/vec4 1;
    %load/vec4 v0x564663c7cfe0_0;
    %load/vec4 v0x564663c7e5e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_23.41, 8;
    %load/vec4 v0x564663c7cfe0_0;
    %addi 1, 0, 32;
    %jmp/1 T_23.42, 8;
T_23.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.42, 8;
 ; End of false expr.
    %blend;
T_23.42;
    %assign/vec4 v0x564663c7cfe0_0, 0;
    %load/vec4 v0x564663c7eac0_0;
    %load/vec4 v0x564663c7d840_0;
    %or;
    %assign/vec4 v0x564663c7e780_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x564663c5d240;
T_24 ;
    %wait E_0x564663c21450;
    %load/vec4 v0x564663c803e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564663c80310_0, 0, 1;
    %pushi/vec4 65536, 0, 24;
    %store/vec4 v0x564663c800a0_0, 0, 24;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x564663c7ff00_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x564663c7fbc0_0, 0, 16;
    %pushi/vec4 60, 0, 16;
    %store/vec4 v0x564663c7ffd0_0, 0, 16;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x564663c80170_0, 0, 8;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x564663c80240_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564663c7f880_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x564663c7faf0_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x564663c7fd60_0, 0, 8;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x564663c7fc90_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564663c7fe30_0, 0, 1;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x564663c5d0c0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564663c80bc0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x564663c5d0c0;
T_26 ;
    %vpi_call 2 36 "$dumpfile", "Sim/pulse_gen_sim_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564663c5d240 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564663c809e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564663c80ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564663c80bc0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564663c80bc0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x564663c5d0c0;
T_27 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564663c80bc0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x564663c5d0c0;
T_28 ;
    %delay 30000000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x564663c5d0c0;
T_29 ;
    %delay 25, 0;
    %load/vec4 v0x564663c80ad0_0;
    %inv;
    %assign/vec4 v0x564663c80ad0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x564663c5d0c0;
T_30 ;
    %delay 100, 0;
    %load/vec4 v0x564663c809e0_0;
    %inv;
    %assign/vec4 v0x564663c809e0_0, 0;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Sim/pulse_gen_sim_tb.v";
    "Sim/pulse_gen_sim.v";
    "pulses.v";
