# Full Adder

![full-adder](https://user-images.githubusercontent.com/30231731/68102526-80655a00-ff16-11e9-9e44-5c6877090c6e.png)

## Description

This is a [full adder](https://en.wikipedia.org/wiki/Adder_(electronics)) circuit by Verilog HDL.

The development environment is Quartus II.

## License

[MIT license](LICENSE)
