Running: /opt/152A/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/top_test_isim_beh.exe -prj /opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/top_test_beh.prj work.top_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/seven_segment_display.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/register_file.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank9.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank8.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank7.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank6.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank5.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank4.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank3.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank2.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank15.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank14.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank13.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank12.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank11.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank10.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank1.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/ipcore_dir/bank0.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/Display_Warper.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/cond.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/CC.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/alu.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/Update_PC.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/Memory_Access.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/memory.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/Fetch.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/Execution.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/Decode_WriteBack.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/toppp.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/top_test.v" into library work
Analyzing Verilog file "/opt/152A/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/toppp.v" Line 136: Port m_ok is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 106736 KB
Fuse CPU Usage: 970 ms
Compiling module Fetch
Compiling module alu
Compiling module cc
Compiling module cond
Compiling module Display_Reg
Compiling module seven_segment_display
Compiling module Execution
Compiling module register_file
Compiling module Decode_WriteBack
Compiling module Memory_Access
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank0
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank1
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank2
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank3
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank4
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank5
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank6
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank7
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank8
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank9
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank10
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank11
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank12
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank13
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank14
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bank15
Compiling module memory
Compiling module Update_PC
Compiling module top
Compiling module top_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 65 Verilog Units
Built simulation executable /opt/152A/14.7/ISE_DS/proj_4_seq_no_testing1_working_implemented/top_test_isim_beh.exe
Fuse Memory Usage: 1718760 KB
Fuse CPU Usage: 1830 ms
GCC CPU Usage: 20870 ms
