
---------- Begin Simulation Statistics ----------
final_tick                                28585649375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    295                       # Simulator instruction rate (inst/s)
host_mem_usage                               10425132                       # Number of bytes of host memory used
host_op_rate                                      302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48433.06                       # Real time elapsed on the host
host_tick_rate                                 439684                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14265999                       # Number of instructions simulated
sim_ops                                      14643419                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021295                       # Number of seconds simulated
sim_ticks                                 21295216875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.213730                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  428052                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               444897                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                763                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7337                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            449653                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6850                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7912                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1062                       # Number of indirect misses.
system.cpu.branchPred.lookups                  509200                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22339                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          926                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3086233                       # Number of instructions committed
system.cpu.committedOps                       3149828                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.127226                       # CPI: cycles per instruction
system.cpu.discardedOps                         17604                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1745692                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            148311                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           791951                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3197422                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.319772                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      639                       # number of quiesce instructions executed
system.cpu.numCycles                          9651348                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       639                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2169882     68.89%     68.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2699      0.09%     68.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::MemRead                 156963      4.98%     73.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite                820284     26.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3149828                       # Class of committed instruction
system.cpu.quiesceCycles                     24420999                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6453926                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1543                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        731316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              265141                       # Transaction distribution
system.membus.trans_dist::ReadResp             271869                       # Transaction distribution
system.membus.trans_dist::WriteReq             100369                       # Transaction distribution
system.membus.trans_dist::WriteResp            100369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          623                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6252                       # Transaction distribution
system.membus.trans_dist::ReadExReq               334                       # Transaction distribution
system.membus.trans_dist::ReadExResp              335                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6043                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           686                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       358685                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        358685                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        17940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        17940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       720378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       734083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1469393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       386688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       386688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125306                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23467494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1090098                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001430                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037790                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1088539     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    1559      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1090098                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1723375909                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13980625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            17414390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2718250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13326045                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1554517060                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           31365750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568754                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568754                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1437696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1582948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23003136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25165606                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2676345875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2216910422                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1237682000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3077499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2308124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3077499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8463121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3077499                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2308124                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5385623                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3077499                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5385623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5385623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13848744                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2308124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5385623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7693746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2308124                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       793605                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3101729                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2308124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7693746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       793605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10795476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       706560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       717370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22609920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       421563                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       421563    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       421563                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    887286000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1416580000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1510032990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12309994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18464992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1540807975                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30774986                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30821945                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61596931                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1540807975                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43131939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18464992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1602404906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38010880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35258368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       178176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8126464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       540672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5029888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27697487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1489509320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    267742378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1784949185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    843234615                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    812459629                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1655694244                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27697487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2332743935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1080202007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3440643429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       386752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       388224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       386752                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       386752                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6043                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         6066                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18161449                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69124                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18230573                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18161449                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18161449                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18161449                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69124                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18230573                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16908288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16990060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6069312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94833                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        46959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    793994637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       793605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2999359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             797834561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1878356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12309994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    267742378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3077499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            285008227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1878356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12356953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1061737015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3077499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       793605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2999359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1082842787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    353072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006468128500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          246                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          246                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              481720                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100970                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265474                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94833                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265474                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94833                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    209                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8550559605                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1326325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15513765855                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32234.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58484.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       147                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   247302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88001                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94833                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  233734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    300                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.223226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.892578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.436215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          731      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          831      3.35%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          420      1.69%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          310      1.25%      9.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          371      1.50%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          341      1.38%     12.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          471      1.90%     14.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          358      1.44%     15.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20967     84.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24800                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1078.382114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1742.596948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           161     65.45%     65.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      7.32%     72.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.81%     73.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      3.25%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.41%     77.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.81%     78.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     11.79%     89.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      2.03%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.85%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      3.25%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      2.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     385.536585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    105.462705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    473.208248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            134     54.47%     54.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      4.88%     59.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.63%     60.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.81%     61.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.41%     62.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.63%     63.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.81%     64.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.41%     65.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.41%     65.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.41%     65.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           84     34.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           246                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16976960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6069888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16989996                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6069312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       797.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       285.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    797.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    285.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21294994375                       # Total gap between requests
system.mem_ctrls.avgGap                      59102.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16894976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5700672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 46958.901891906658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 793369520.450117588043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 793605.441973222536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2993348.242197697982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1950484.948982235044                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12309994.377551978454                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 267697297.165939301252                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3077498.594387994613                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       264192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1250985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15448440205                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23737710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40336955                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  60681819125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8322151875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 342711745125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4196762500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     62549.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58474.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     89576.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40458.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  97090910.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2031775.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3846890.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4098400.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15371855065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1152060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4774992310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1278                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           639                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23886348.200313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    144024992.337676                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          639    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1705375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             639                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13322272875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15263376500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1468897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1468897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1468897                       # number of overall hits
system.cpu.icache.overall_hits::total         1468897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6043                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6043                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6043                       # number of overall misses
system.cpu.icache.overall_misses::total          6043                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    264285000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    264285000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    264285000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    264285000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1474940                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1474940                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1474940                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1474940                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43734.072481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43734.072481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43734.072481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43734.072481                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6043                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6043                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6043                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6043                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    255027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    255027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    255027000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    255027000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42202.051961                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42202.051961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42202.051961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42202.051961                       # average overall mshr miss latency
system.cpu.icache.replacements                   5855                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1468897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1468897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6043                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6043                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    264285000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    264285000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1474940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1474940                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43734.072481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43734.072481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    255027000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    255027000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42202.051961                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42202.051961                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.399806                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2349392                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5855                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            401.262511                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.399806                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.864062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.864062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2955922                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2955922                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       254512                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           254512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       254512                       # number of overall hits
system.cpu.dcache.overall_hits::total          254512                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1337                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1337                       # number of overall misses
system.cpu.dcache.overall_misses::total          1337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98452375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98452375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98452375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98452375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       255849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       255849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       255849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       255849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005226                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005226                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005226                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005226                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73636.780105                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73636.780105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73636.780105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73636.780105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          623                       # number of writebacks
system.cpu.dcache.writebacks::total               623                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          317                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74122000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74122000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14483500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14483500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003987                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003987                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003987                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003987                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72668.627451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72668.627451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72668.627451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72668.627451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2122.124542                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2122.124542                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1020                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           742                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56362125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56362125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75959.737197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75959.737197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          686                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51207125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51207125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14483500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14483500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74645.954810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74645.954810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21812.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21812.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42090250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42090250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        96222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        96222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70739.915966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70739.915966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22914875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22914875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68607.410180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68607.410180                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3725046125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3725046125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10385.285487                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10385.285487                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       100665                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       100665                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       258020                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       258020                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3625153909                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3625153909                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14049.895004                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14049.895004                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.463663                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23826                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1022                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.313112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.463663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3893897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3893897                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28585649375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28585842500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    295                       # Simulator instruction rate (inst/s)
host_mem_usage                               10425132                       # Number of bytes of host memory used
host_op_rate                                      302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48433.14                       # Real time elapsed on the host
host_tick_rate                                 439687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14266008                       # Number of instructions simulated
sim_ops                                      14643434                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021295                       # Number of seconds simulated
sim_ticks                                 21295410000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.213315                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  428054                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               444901                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                764                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            449653                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6850                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7912                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1062                       # Number of indirect misses.
system.cpu.branchPred.lookups                  509207                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22342                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          926                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3086242                       # Number of instructions committed
system.cpu.committedOps                       3149843                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.127317                       # CPI: cycles per instruction
system.cpu.discardedOps                         17611                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1745711                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            148311                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           791954                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3197671                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.319763                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      639                       # number of quiesce instructions executed
system.cpu.numCycles                          9651657                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       639                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2169890     68.89%     68.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2699      0.09%     68.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.97% # Class of committed instruction
system.cpu.op_class_0::MemRead                 156969      4.98%     73.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite                820284     26.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3149843                       # Class of committed instruction
system.cpu.quiesceCycles                     24420999                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6453986                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1543                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        731321                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              265141                       # Transaction distribution
system.membus.trans_dist::ReadResp             271872                       # Transaction distribution
system.membus.trans_dist::WriteReq             100369                       # Transaction distribution
system.membus.trans_dist::WriteResp            100369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          625                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6253                       # Transaction distribution
system.membus.trans_dist::ReadExReq               334                       # Transaction distribution
system.membus.trans_dist::ReadExResp              335                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           6043                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           688                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       358685                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        358685                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        17942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        17942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       720384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       734089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       717370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1469401                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       386752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       386752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125562                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23467814                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1090100                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001430                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037790                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1088541     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    1559      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1090100                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1723389909                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13980625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            17415765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2718250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13337545                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1554517060                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           31370750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       222720                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       568754                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       568754                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10994                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1437696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1582948                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7722                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23003136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25165606                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2676345875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2216910422                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1237682000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3077471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2308103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3077471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8463044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3077471                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2308103                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5385574                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3077471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5385574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5385574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13848618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2308103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5385574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7693677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2308103                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       793598                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3101701                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2308103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7693677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       793598                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10795378                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       264477                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        94208                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        94208                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       706560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       717370                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22609920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22955500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       421563                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       421563    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       421563                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    887286000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1416580000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1510019295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12309883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     18464824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1540794002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30774707                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30821665                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61596372                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1540794002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     43131548                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     18464824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1602390374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38010880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35258368                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       178176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8126464                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       540672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5029888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27697236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1489495812                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    267739950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1784932997                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    843226968                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    812452261                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1655679229                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27697236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2332722779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1080192210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3440612226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       386752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       388224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       386752                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       386752                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         6043                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         6066                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18161285                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69123                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18230407                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18161285                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18161285                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18161285                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69123                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18230407                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16908288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16990188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6069440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       264192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              265477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          627                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94835                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        46958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    793987437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       793598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3005342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             797833336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1884350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12309883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    267739950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3077471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            285011653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1884350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12356841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1061727386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3077471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       793598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3005342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1082844989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    353072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006468128500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          246                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          246                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              481726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100970                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265476                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94835                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94835                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    209                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8550559605                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1326335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15513818355                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32233.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58483.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       147                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   247304                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   88001                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94835                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  233734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    300                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24800                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.223226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.892578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.436215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          731      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          831      3.35%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          420      1.69%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          310      1.25%      9.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          371      1.50%     10.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          341      1.38%     12.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          471      1.90%     14.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          358      1.44%     15.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20967     84.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24800                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1078.382114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1742.596948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           161     65.45%     65.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      7.32%     72.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.81%     73.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      3.25%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.41%     77.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.81%     78.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           29     11.79%     89.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      2.03%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      2.85%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      3.25%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      2.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     385.536585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    105.462705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    473.208248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            134     54.47%     54.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      4.88%     59.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.63%     60.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.81%     61.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.41%     62.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.63%     63.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.81%     64.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.41%     65.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.41%     65.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.41%     65.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           84     34.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           246                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16977088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6069888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16990124                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6069440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       797.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       285.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    797.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    285.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21295440000                       # Total gap between requests
system.mem_ctrls.avgGap                      59102.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16894976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5700672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 46958.476028402365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 793362325.496433258057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 793598.244879999897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2999331.780886115506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1950467.260315720458                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12309882.739989509806                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 267694869.457784563303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3077470.684997377452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       264192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          627                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1250985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15448440205                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23737710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40389455                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  60681819125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8322151875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 342711745125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4196762500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     62549.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58474.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     89576.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40429.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  96781210.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2031775.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3846890.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4098400.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15371855065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1152060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4775185435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1278                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           639                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23886348.200313                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    144024992.337676                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          639    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1705375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             639                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13322466000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15263376500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1468912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1468912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1468912                       # number of overall hits
system.cpu.icache.overall_hits::total         1468912                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6043                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6043                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6043                       # number of overall misses
system.cpu.icache.overall_misses::total          6043                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    264328750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    264328750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    264328750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    264328750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1474955                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1474955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1474955                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1474955                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43741.312262                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43741.312262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43741.312262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43741.312262                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         6043                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6043                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6043                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6043                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    255069125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    255069125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    255069125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    255069125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42209.022836                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42209.022836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42209.022836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42209.022836                       # average overall mshr miss latency
system.cpu.icache.replacements                   5856                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1468912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1468912                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6043                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6043                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    264328750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    264328750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1474955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1474955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43741.312262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43741.312262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    255069125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    255069125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42209.022836                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42209.022836                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.399811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4665407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6299                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            740.658358                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.399811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.864062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.864062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2955953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2955953                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       254516                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           254516                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       254516                       # number of overall hits
system.cpu.dcache.overall_hits::total          254516                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1339                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1339                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1339                       # number of overall misses
system.cpu.dcache.overall_misses::total          1339                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98572375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98572375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98572375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98572375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       255855                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       255855                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       255855                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       255855                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005233                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005233                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005233                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005233                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73616.411501                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73616.411501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73616.411501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73616.411501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          625                       # number of writebacks
system.cpu.dcache.writebacks::total               625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          317                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6825                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74239250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74239250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74239250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74239250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14483500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14483500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003994                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003994                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72641.144814                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72641.144814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72641.144814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72641.144814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2122.124542                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2122.124542                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1022                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56482125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56482125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75916.834677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75916.834677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          664                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51324375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51324375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14483500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14483500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74599.382267                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74599.382267                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21812.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21812.500000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42090250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42090250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        96222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        96222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70739.915966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70739.915966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6161                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22914875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22914875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68607.410180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68607.410180                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       358685                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3725046125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3725046125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10385.285487                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10385.285487                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       100665                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       100665                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       258020                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       258020                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3625153909                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3625153909                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14049.895004                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14049.895004                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.463658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              258775                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            168.583062                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.463658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3893923                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3893923                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28585842500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
