{
  "id": "8",
  "stream": "instrumentation-engineering",
  "packet": "2021",
  "year": "2021",
  "type": "MCQ",
  "key": "D \n \nSol. \nMethod 1 : \n \nGiven\n \n3-variable Boolean function, \n \n[ , , ,]\n(\n)(\n)(\n)(\n)\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx y z\nxyz\nxyz\n=\n+\n+\n+\n+\n+\n+\n+\n+\n[ , , ,]\n(\n)(\n)[\n(\n)\n(\n)]\nF x y z\nx\ny\nz\nx\ny\nz\nx z y\ny\nyz x\nx\n=\n+\n+\n+\n+\n+\n+\n+\n \n[\n]\n1\ny\ny\nx\nx\n+\n=\n+\n=\n\uf051\n[ , , ]\n[\n][\n](\n)[\n]\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx z\nyz\n=\n+\n+\n+\n+\n+\n+\n+\n \n\u2026(i)\nConverting \nx z\ny z\n+\n in standard POS format as,\n(\n)(\n)(\n)(\n)\nx z\ny z\nx\ny\nx x\ny\nz\nx\ny\nz\nx\ny\nz\n+\n=\n+\n+\n+\n+\n+\n+\n+\n+\n(\n)(\n)\nx\ny\nz\nx\ny\nz\n+\n+\n+\n+\nSo, equation (i) become as, \n \n[ , , ]\n(\n)(\n)(\n)(\n)\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx\ny\nz\n=\n+\n+\n+\n+\n+\n+\n+\n+\n(\n)(\n)(\n)(\n)(\n) z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx\ny\nz\n+\n+\n+\n+\n+\n+\n+\n+\n+\n+\nSo, \n[ , , ]\nF x y z\n  can also be written as,\n[ , , ]\n[1,3,4,5,7]\nF x y z\nM\n= \u03c0\n\u2192\n POS format\n[ , , ]\n[0,2,6]\nF x y z\nm\n= \u03a3\n\u2192\n SOP format.\nSo k-map for SOP format is,\nyz\nx\n00\n01\n11\n10\nx z\n0\n1\n1\n1\n1\nyz\nSo, minimized function \n( )\nF\n  is, \n[ , , ]\nF x y z\nx z\nyz\n=\n+\nHence, the correct option is (D).\n  \n \nMethod 2 : \n \nGiven : \n( ,\n, )\n( '\n) (\n'\n') ( '\n') ( ' ' '\n'\n'\n')\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx y z\nx yz\nxyz\n=\n+\n+\n\u22c5\n+\n+\n\u22c5\n+\n+\n\u22c5\n+\n+\nAssume,  \n1\n[ ,\n, ]\n[\n][\n][\n]\nF x y z\nx\ny\nz x\ny\nz\nx\ny\nz\n=\n+\n+\n+\n+\n+\n+\n \n(POS format)\n2\n[ ,\n, ]\n[\n]\nF x y z\nx y z\nx y z\nxyz\n=\n+\n+\n \n \n(SOP format)\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n8\n\nThus, \n1\n2\n[ ,\n, ]\n[ ,\n, ]\n[ ,\n, ]\nF x y z\nF x y z\nF x y z\n=\n\u22c5\n  \n \n \n\u2026(i)\nConverting \n1\n[ ,\n, ]\nF x y z\n  in SOP format as,\n1\n[ ,\n, ]\n[\n][\n][\n]\nF x y z\nx\ny\nz x\ny\nz\nx\ny\nz\n=\n+\n+\n+\n+\n+\n+\n \n(POS format)\n1\n[ ,\n, ]\n[100, 011, 101]\nF x y z\nm\n= \u03c0\n \n \n(POS format)\n1\n[ ,\n, ]\n[3, 4, 5]\nF x y z\nm\n= \u03c0\n \n \n(POS format)\n1\n[ ,\n, ]\n[0, 1, 2, 6, 7]\nF x y z\nm\n= \u03a3\n \n \n(SOP format)\nSo, minimized form of \n1\n[ ,\n, ]\nF x y z\n , using K-map is,\nyz\nx\n00\n01\n11\n10\ny z\n1\n1\n0\n1\n1\nx y\n1\n1\nxy\nThus, \n1\n[ ,\n, ]\n[\n]\nF x y z\nx y\nxy\nyz\n=\n+\n+\n \n \n \n \n\u2026(ii)\nHere, \n2\n[ ,\n, ]\n[\n]\nF x y z\nx y z\nxyz\nxyz\n=\n+\n+\n2\n[ ,\n, ]\n[\n(\n)\n(\n)]\nF x y z\nx z y\nz\nyz x\nx\n=\n+\n+\n+\n  \n[\n1]\ny\ny\nx\nx\n+\n=\n+\n=\n\uf051\n2\n[ ,\n, ]\n[\n]\nF x y z\nx z\nyz\n=\n+\n \n \n \n \n\u2026(iii)\nPut \n1\nF\n  and \n2\nF\n  in from equation (ii) and (iii) to equation (i) as,\n[ ,\n,\n]\n[\n][\n]\nF x y z\nx y\nxy\nyz\nx z\nyz\n=\n+\n+\n+\n[ ,\n, ]\nF x y z\nx x y z\nxxyz\nxyz z\nx yyz\nxyyz\nyzyz\n=\n+\n+\n+\n+\n+\n[ ,\n,\n]\n0\n0\nF x y z\nx y z\nxyz\nxyz\nyz\n=\n+\n+\n+\n+\n+\n[ ,\n,\n]\n[\n]\n[\n1]\nF x y z\nx z y\ny\nyz x\n=\n+\n+\n+\n \n \n[\n1 and 1\n1]\ny\ny\nx\n+\n=\n+\n=\n\uf051\n[ ,\n,\n]\nF x y z\nx z\nyz\n=\n+\nHence, the correct option is (D). \n \nMethod 3 :\n \n \nGiven : \n( ,\n, )\n( '\n) (\n'\n') ( '\n') ( ' ' '\n'\n'\n')\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx y z\nx yz\nxyz\n=\n+\n+\n\u22c5\n+\n+\n\u22c5\n+\n+\n\u22c5\n+\n+\nAfter multiplication and simplification, \n \n \n \n[ ,\n,\n]\nF x y z\nx y z\nx y z\nxyz\n=\n+\n+\n[ ,\n,\n]\n[\n]\n[\n]\nF x y z\nx z y\ny\nyz x\nx\n=\n+\n+\n+\n \n \n[\n1]\ny\ny\nx\nx\n+\n=\n+\n=\n\uf051\n[ ,\n,\n]\nF x y z\nx z\nyz\n=\n+\nHence, the correct option is (D). \n \n \nQuestion 9 \n \n \n \n                        \nDigital Electronics (MSQ)\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n9\n\nFor a 4-bit flash type Analog to Digital Convertor (ADC) with full scale input voltage range \n\" \"\nV\n , which \nof the following statement(s) is/are true? \n \n \n \n \n[1 Mark]\n(A) A change in input voltage by 16\nV\n  will always flip MSB of the output.\n(B) A change in input-voltage by 16\nV\n  will always flip LSB of the output.\n(C) The ADC requires one 4 to 2 priority encoder and 4 comparators.\n(D) The ADC requires 15 comparators.\n \nB, D \nSol.\n \nn\n-bit flash type ADC requires \n2\n1\nn\n \u2212\n comparators. \n \nSo, 4-bit flash type ADC requires\n4\n2\n1 15\n\u2212=\n comparators \n \nSo, option (D) is correct.\nAlso, a change in input voltage by 2\nn\nV\n  will always flip LSB of the output of \nn\n-bit flash ADC.\nSo, a change in input voltage by 16\nV\n  will always flip LSB of the output of 4-bit flash ADC.\nInput of ADC \nOutput of ADC \nMSB\n \n \nLSB\n0\n16\nin\nV\nV\n<\n<\n \n0 \n0 \n0 \n0\n2\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n0 \n0 \n1\n2\n3\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n0 \n1 \n0\n3\n4\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n0 \n1 \n1\n4\n5\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n1 \n0 \n0\n5\n6\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n1 \n0 \n1\n6\n7\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n1 \n1 \n0\n7\n8\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n1 \n1 \n1\n8\n9\n16\n16\nin\nV\nV\nV\n<\n<\n \n1 \n0 \n0 \n0\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n10\n\n9\n10\n16\n16\nin\nV\nV\nV\n<\n<\n \n1 \n0 \n0 \n1\n10\n11\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n0 \n1 \n0\n11\n12\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n0 \n1 \n1\n12\n13\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n1 \n0 \n0\n13\n14\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n1 \n0 \n1\n14\n15\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n1 \n1 \n0\n15\n16\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n1 \n1 \n1\nFrom the above table it is clear that, LSB will always flip from 0 to 1 or 1 to 0 when input voltage in\nchanged by 16\nV\n . Hence B is also correct option.",
  "question_text": "Question 8 \n \n \n \n \nDigital Electronics (MCQ)\nA Boolean function \nF\n of three variables \nx\n, \ny\n and \nz\n is given as\n( ,\n, )\n( '\n) (\n'\n') ( '\n') ( ' ' '\n'\n'\n')\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx y z\nx yz\nxyz\n=\n+\n+\n\u22c5\n+\n+\n\u22c5\n+\n+\n\u22c5\n+\n+\nWhich one of the following is true? \n \n \n \n \n[2 Marks]\n(A) \n( ,\n, )\n( '\n)(\n'\n')\nF x y z\nx\ny x\ny\nz\n=\n+\n+\n+\n \n(B) \n( ,\n, )\n(\n')( '\n'\n')\nF x y z\nx\ny\nz\nx\ny\nz\n=\n+\n+\n+\n+\n(C) \n( ,\n, )\n' '\nF x y z\nx y z\nxyz\n=\n+\n  \n(D) \n( ,\n, )\n' '\n'\nF x y z\nx z\nyz\n=\n+",
  "answer_text": "D \n \nSol. \nMethod 1 : \n \nGiven\n \n3-variable Boolean function, \n \n[ , , ,]\n(\n)(\n)(\n)(\n)\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx y z\nxyz\nxyz\n=\n+\n+\n+\n+\n+\n+\n+\n+\n[ , , ,]\n(\n)(\n)[\n(\n)\n(\n)]\nF x y z\nx\ny\nz\nx\ny\nz\nx z y\ny\nyz x\nx\n=\n+\n+\n+\n+\n+\n+\n+\n \n[\n]\n1\ny\ny\nx\nx\n+\n=\n+\n=\n\uf051\n[ , , ]\n[\n][\n](\n)[\n]\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx z\nyz\n=\n+\n+\n+\n+\n+\n+\n+\n \n\u2026(i)\nConverting \nx z\ny z\n+\n in standard POS format as,\n(\n)(\n)(\n)(\n)\nx z\ny z\nx\ny\nx x\ny\nz\nx\ny\nz\nx\ny\nz\n+\n=\n+\n+\n+\n+\n+\n+\n+\n+\n(\n)(\n)\nx\ny\nz\nx\ny\nz\n+\n+\n+\n+\nSo, equation (i) become as, \n \n[ , , ]\n(\n)(\n)(\n)(\n)\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx\ny\nz\n=\n+\n+\n+\n+\n+\n+\n+\n+\n(\n)(\n)(\n)(\n)(\n) z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx\ny\nz\n+\n+\n+\n+\n+\n+\n+\n+\n+\n+\nSo, \n[ , , ]\nF x y z\n  can also be written as,\n[ , , ]\n[1,3,4,5,7]\nF x y z\nM\n= \u03c0\n\u2192\n POS format\n[ , , ]\n[0,2,6]\nF x y z\nm\n= \u03a3\n\u2192\n SOP format.\nSo k-map for SOP format is,\nyz\nx\n00\n01\n11\n10\nx z\n0\n1\n1\n1\n1\nyz\nSo, minimized function \n( )\nF\n  is, \n[ , , ]\nF x y z\nx z\nyz\n=\n+\nHence, the correct option is (D).\n  \n \nMethod 2 : \n \nGiven : \n( ,\n, )\n( '\n) (\n'\n') ( '\n') ( ' ' '\n'\n'\n')\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx y z\nx yz\nxyz\n=\n+\n+\n\u22c5\n+\n+\n\u22c5\n+\n+\n\u22c5\n+\n+\nAssume,  \n1\n[ ,\n, ]\n[\n][\n][\n]\nF x y z\nx\ny\nz x\ny\nz\nx\ny\nz\n=\n+\n+\n+\n+\n+\n+\n \n(POS format)\n2\n[ ,\n, ]\n[\n]\nF x y z\nx y z\nx y z\nxyz\n=\n+\n+\n \n \n(SOP format)\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n8\n\nThus, \n1\n2\n[ ,\n, ]\n[ ,\n, ]\n[ ,\n, ]\nF x y z\nF x y z\nF x y z\n=\n\u22c5\n  \n \n \n\u2026(i)\nConverting \n1\n[ ,\n, ]\nF x y z\n  in SOP format as,\n1\n[ ,\n, ]\n[\n][\n][\n]\nF x y z\nx\ny\nz x\ny\nz\nx\ny\nz\n=\n+\n+\n+\n+\n+\n+\n \n(POS format)\n1\n[ ,\n, ]\n[100, 011, 101]\nF x y z\nm\n= \u03c0\n \n \n(POS format)\n1\n[ ,\n, ]\n[3, 4, 5]\nF x y z\nm\n= \u03c0\n \n \n(POS format)\n1\n[ ,\n, ]\n[0, 1, 2, 6, 7]\nF x y z\nm\n= \u03a3\n \n \n(SOP format)\nSo, minimized form of \n1\n[ ,\n, ]\nF x y z\n , using K-map is,\nyz\nx\n00\n01\n11\n10\ny z\n1\n1\n0\n1\n1\nx y\n1\n1\nxy\nThus, \n1\n[ ,\n, ]\n[\n]\nF x y z\nx y\nxy\nyz\n=\n+\n+\n \n \n \n \n\u2026(ii)\nHere, \n2\n[ ,\n, ]\n[\n]\nF x y z\nx y z\nxyz\nxyz\n=\n+\n+\n2\n[ ,\n, ]\n[\n(\n)\n(\n)]\nF x y z\nx z y\nz\nyz x\nx\n=\n+\n+\n+\n  \n[\n1]\ny\ny\nx\nx\n+\n=\n+\n=\n\uf051\n2\n[ ,\n, ]\n[\n]\nF x y z\nx z\nyz\n=\n+\n \n \n \n \n\u2026(iii)\nPut \n1\nF\n  and \n2\nF\n  in from equation (ii) and (iii) to equation (i) as,\n[ ,\n,\n]\n[\n][\n]\nF x y z\nx y\nxy\nyz\nx z\nyz\n=\n+\n+\n+\n[ ,\n, ]\nF x y z\nx x y z\nxxyz\nxyz z\nx yyz\nxyyz\nyzyz\n=\n+\n+\n+\n+\n+\n[ ,\n,\n]\n0\n0\nF x y z\nx y z\nxyz\nxyz\nyz\n=\n+\n+\n+\n+\n+\n[ ,\n,\n]\n[\n]\n[\n1]\nF x y z\nx z y\ny\nyz x\n=\n+\n+\n+\n \n \n[\n1 and 1\n1]\ny\ny\nx\n+\n=\n+\n=\n\uf051\n[ ,\n,\n]\nF x y z\nx z\nyz\n=\n+\nHence, the correct option is (D). \n \nMethod 3 :\n \n \nGiven : \n( ,\n, )\n( '\n) (\n'\n') ( '\n') ( ' ' '\n'\n'\n')\nF x y z\nx\ny\nz\nx\ny\nz\nx\ny\nz\nx y z\nx yz\nxyz\n=\n+\n+\n\u22c5\n+\n+\n\u22c5\n+\n+\n\u22c5\n+\n+\nAfter multiplication and simplification, \n \n \n \n[ ,\n,\n]\nF x y z\nx y z\nx y z\nxyz\n=\n+\n+\n[ ,\n,\n]\n[\n]\n[\n]\nF x y z\nx z y\ny\nyz x\nx\n=\n+\n+\n+\n \n \n[\n1]\ny\ny\nx\nx\n+\n=\n+\n=\n\uf051\n[ ,\n,\n]\nF x y z\nx z\nyz\n=\n+\nHence, the correct option is (D). \n \n \nQuestion 9 \n \n \n \n                        \nDigital Electronics (MSQ)\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n9\n\nFor a 4-bit flash type Analog to Digital Convertor (ADC) with full scale input voltage range \n\" \"\nV\n , which \nof the following statement(s) is/are true? \n \n \n \n \n[1 Mark]\n(A) A change in input voltage by 16\nV\n  will always flip MSB of the output.\n(B) A change in input-voltage by 16\nV\n  will always flip LSB of the output.\n(C) The ADC requires one 4 to 2 priority encoder and 4 comparators.\n(D) The ADC requires 15 comparators.\n \nB, D \nSol.\n \nn\n-bit flash type ADC requires \n2\n1\nn\n \u2212\n comparators. \n \nSo, 4-bit flash type ADC requires\n4\n2\n1 15\n\u2212=\n comparators \n \nSo, option (D) is correct.\nAlso, a change in input voltage by 2\nn\nV\n  will always flip LSB of the output of \nn\n-bit flash ADC.\nSo, a change in input voltage by 16\nV\n  will always flip LSB of the output of 4-bit flash ADC.\nInput of ADC \nOutput of ADC \nMSB\n \n \nLSB\n0\n16\nin\nV\nV\n<\n<\n \n0 \n0 \n0 \n0\n2\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n0 \n0 \n1\n2\n3\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n0 \n1 \n0\n3\n4\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n0 \n1 \n1\n4\n5\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n1 \n0 \n0\n5\n6\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n1 \n0 \n1\n6\n7\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n1 \n1 \n0\n7\n8\n16\n16\nin\nV\nV\nV\n<\n<\n \n0 \n1 \n1 \n1\n8\n9\n16\n16\nin\nV\nV\nV\n<\n<\n \n1 \n0 \n0 \n0\n\nGATE 2021 \n [Forenoon Session]\nInstrumentation Engineering\nPAGE\n10\n\n9\n10\n16\n16\nin\nV\nV\nV\n<\n<\n \n1 \n0 \n0 \n1\n10\n11\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n0 \n1 \n0\n11\n12\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n0 \n1 \n1\n12\n13\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n1 \n0 \n0\n13\n14\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n1 \n0 \n1\n14\n15\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n1 \n1 \n0\n15\n16\n16\n16\nin\nV\nV\nV\n<\n<\n1 \n1 \n1 \n1\nFrom the above table it is clear that, LSB will always flip from 0 to 1 or 1 to 0 when input voltage in\nchanged by 16\nV\n . Hence B is also correct option.",
  "explanation_text": ""
}