<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling module work.glbl&#xA;Compiling architecture behav of entity xil_defaultlib.example [example_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_A [aesl_axi_s_a_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_B [aesl_axi_s_b_default]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_example_top&#xA;Built simulation snapshot example&#xA;&#xA;&#xA;****** Webtalk v2018.1 (64-bit)&#xA;  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018&#xA;  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/idlab-52/Desktop/GitVivado/WATCHMAN/prototype_watchman_HLS_designs/axi_example/sim/vhdl/xsim.dir/example/webtalk/xsim_webtalk.tcl -notrace" projectName="prototype_watchman_HLS_designs" solutionName="axi_example" date="2018-08-13T11:07:28.706-1000" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="prototype_watchman_HLS_designs" solutionName="axi_example" date="2018-08-13T11:07:25.352-1000" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
