
stm32_mini_project_v4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b40  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08006ce0  08006ce0  00007ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070dc  080070dc  00009074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080070dc  080070dc  000080dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070e4  080070e4  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070e4  080070e4  000080e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080070e8  080070e8  000080e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080070ec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b84  20000074  08007160  00009074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bf8  08007160  00009bf8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e6d8  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022a6  00000000  00000000  0001777c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de8  00000000  00000000  00019a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000adc  00000000  00000000  0001a810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017947  00000000  00000000  0001b2ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f805  00000000  00000000  00032c33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000907d9  00000000  00000000  00042438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2c11  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004850  00000000  00000000  000d2c54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000d74a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006cc8 	.word	0x08006cc8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08006cc8 	.word	0x08006cc8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b988 	b.w	8000dc4 <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9d08      	ldr	r5, [sp, #32]
 8000ad2:	468e      	mov	lr, r1
 8000ad4:	4604      	mov	r4, r0
 8000ad6:	4688      	mov	r8, r1
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d14a      	bne.n	8000b72 <__udivmoddi4+0xa6>
 8000adc:	428a      	cmp	r2, r1
 8000ade:	4617      	mov	r7, r2
 8000ae0:	d962      	bls.n	8000ba8 <__udivmoddi4+0xdc>
 8000ae2:	fab2 f682 	clz	r6, r2
 8000ae6:	b14e      	cbz	r6, 8000afc <__udivmoddi4+0x30>
 8000ae8:	f1c6 0320 	rsb	r3, r6, #32
 8000aec:	fa01 f806 	lsl.w	r8, r1, r6
 8000af0:	fa20 f303 	lsr.w	r3, r0, r3
 8000af4:	40b7      	lsls	r7, r6
 8000af6:	ea43 0808 	orr.w	r8, r3, r8
 8000afa:	40b4      	lsls	r4, r6
 8000afc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b00:	fa1f fc87 	uxth.w	ip, r7
 8000b04:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b08:	0c23      	lsrs	r3, r4, #16
 8000b0a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b12:	fb01 f20c 	mul.w	r2, r1, ip
 8000b16:	429a      	cmp	r2, r3
 8000b18:	d909      	bls.n	8000b2e <__udivmoddi4+0x62>
 8000b1a:	18fb      	adds	r3, r7, r3
 8000b1c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b20:	f080 80ea 	bcs.w	8000cf8 <__udivmoddi4+0x22c>
 8000b24:	429a      	cmp	r2, r3
 8000b26:	f240 80e7 	bls.w	8000cf8 <__udivmoddi4+0x22c>
 8000b2a:	3902      	subs	r1, #2
 8000b2c:	443b      	add	r3, r7
 8000b2e:	1a9a      	subs	r2, r3, r2
 8000b30:	b2a3      	uxth	r3, r4
 8000b32:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b36:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b3e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b42:	459c      	cmp	ip, r3
 8000b44:	d909      	bls.n	8000b5a <__udivmoddi4+0x8e>
 8000b46:	18fb      	adds	r3, r7, r3
 8000b48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b4c:	f080 80d6 	bcs.w	8000cfc <__udivmoddi4+0x230>
 8000b50:	459c      	cmp	ip, r3
 8000b52:	f240 80d3 	bls.w	8000cfc <__udivmoddi4+0x230>
 8000b56:	443b      	add	r3, r7
 8000b58:	3802      	subs	r0, #2
 8000b5a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b5e:	eba3 030c 	sub.w	r3, r3, ip
 8000b62:	2100      	movs	r1, #0
 8000b64:	b11d      	cbz	r5, 8000b6e <__udivmoddi4+0xa2>
 8000b66:	40f3      	lsrs	r3, r6
 8000b68:	2200      	movs	r2, #0
 8000b6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b72:	428b      	cmp	r3, r1
 8000b74:	d905      	bls.n	8000b82 <__udivmoddi4+0xb6>
 8000b76:	b10d      	cbz	r5, 8000b7c <__udivmoddi4+0xb0>
 8000b78:	e9c5 0100 	strd	r0, r1, [r5]
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	4608      	mov	r0, r1
 8000b80:	e7f5      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000b82:	fab3 f183 	clz	r1, r3
 8000b86:	2900      	cmp	r1, #0
 8000b88:	d146      	bne.n	8000c18 <__udivmoddi4+0x14c>
 8000b8a:	4573      	cmp	r3, lr
 8000b8c:	d302      	bcc.n	8000b94 <__udivmoddi4+0xc8>
 8000b8e:	4282      	cmp	r2, r0
 8000b90:	f200 8105 	bhi.w	8000d9e <__udivmoddi4+0x2d2>
 8000b94:	1a84      	subs	r4, r0, r2
 8000b96:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	4690      	mov	r8, r2
 8000b9e:	2d00      	cmp	r5, #0
 8000ba0:	d0e5      	beq.n	8000b6e <__udivmoddi4+0xa2>
 8000ba2:	e9c5 4800 	strd	r4, r8, [r5]
 8000ba6:	e7e2      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	f000 8090 	beq.w	8000cce <__udivmoddi4+0x202>
 8000bae:	fab2 f682 	clz	r6, r2
 8000bb2:	2e00      	cmp	r6, #0
 8000bb4:	f040 80a4 	bne.w	8000d00 <__udivmoddi4+0x234>
 8000bb8:	1a8a      	subs	r2, r1, r2
 8000bba:	0c03      	lsrs	r3, r0, #16
 8000bbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc0:	b280      	uxth	r0, r0
 8000bc2:	b2bc      	uxth	r4, r7
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bca:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bd2:	fb04 f20c 	mul.w	r2, r4, ip
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d907      	bls.n	8000bea <__udivmoddi4+0x11e>
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000be0:	d202      	bcs.n	8000be8 <__udivmoddi4+0x11c>
 8000be2:	429a      	cmp	r2, r3
 8000be4:	f200 80e0 	bhi.w	8000da8 <__udivmoddi4+0x2dc>
 8000be8:	46c4      	mov	ip, r8
 8000bea:	1a9b      	subs	r3, r3, r2
 8000bec:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bf0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bf4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bf8:	fb02 f404 	mul.w	r4, r2, r4
 8000bfc:	429c      	cmp	r4, r3
 8000bfe:	d907      	bls.n	8000c10 <__udivmoddi4+0x144>
 8000c00:	18fb      	adds	r3, r7, r3
 8000c02:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c06:	d202      	bcs.n	8000c0e <__udivmoddi4+0x142>
 8000c08:	429c      	cmp	r4, r3
 8000c0a:	f200 80ca 	bhi.w	8000da2 <__udivmoddi4+0x2d6>
 8000c0e:	4602      	mov	r2, r0
 8000c10:	1b1b      	subs	r3, r3, r4
 8000c12:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c16:	e7a5      	b.n	8000b64 <__udivmoddi4+0x98>
 8000c18:	f1c1 0620 	rsb	r6, r1, #32
 8000c1c:	408b      	lsls	r3, r1
 8000c1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c22:	431f      	orrs	r7, r3
 8000c24:	fa0e f401 	lsl.w	r4, lr, r1
 8000c28:	fa20 f306 	lsr.w	r3, r0, r6
 8000c2c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c30:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c34:	4323      	orrs	r3, r4
 8000c36:	fa00 f801 	lsl.w	r8, r0, r1
 8000c3a:	fa1f fc87 	uxth.w	ip, r7
 8000c3e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c42:	0c1c      	lsrs	r4, r3, #16
 8000c44:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c48:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c4c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c50:	45a6      	cmp	lr, r4
 8000c52:	fa02 f201 	lsl.w	r2, r2, r1
 8000c56:	d909      	bls.n	8000c6c <__udivmoddi4+0x1a0>
 8000c58:	193c      	adds	r4, r7, r4
 8000c5a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c5e:	f080 809c 	bcs.w	8000d9a <__udivmoddi4+0x2ce>
 8000c62:	45a6      	cmp	lr, r4
 8000c64:	f240 8099 	bls.w	8000d9a <__udivmoddi4+0x2ce>
 8000c68:	3802      	subs	r0, #2
 8000c6a:	443c      	add	r4, r7
 8000c6c:	eba4 040e 	sub.w	r4, r4, lr
 8000c70:	fa1f fe83 	uxth.w	lr, r3
 8000c74:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c78:	fb09 4413 	mls	r4, r9, r3, r4
 8000c7c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c80:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c84:	45a4      	cmp	ip, r4
 8000c86:	d908      	bls.n	8000c9a <__udivmoddi4+0x1ce>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c8e:	f080 8082 	bcs.w	8000d96 <__udivmoddi4+0x2ca>
 8000c92:	45a4      	cmp	ip, r4
 8000c94:	d97f      	bls.n	8000d96 <__udivmoddi4+0x2ca>
 8000c96:	3b02      	subs	r3, #2
 8000c98:	443c      	add	r4, r7
 8000c9a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c9e:	eba4 040c 	sub.w	r4, r4, ip
 8000ca2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ca6:	4564      	cmp	r4, ip
 8000ca8:	4673      	mov	r3, lr
 8000caa:	46e1      	mov	r9, ip
 8000cac:	d362      	bcc.n	8000d74 <__udivmoddi4+0x2a8>
 8000cae:	d05f      	beq.n	8000d70 <__udivmoddi4+0x2a4>
 8000cb0:	b15d      	cbz	r5, 8000cca <__udivmoddi4+0x1fe>
 8000cb2:	ebb8 0203 	subs.w	r2, r8, r3
 8000cb6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cba:	fa04 f606 	lsl.w	r6, r4, r6
 8000cbe:	fa22 f301 	lsr.w	r3, r2, r1
 8000cc2:	431e      	orrs	r6, r3
 8000cc4:	40cc      	lsrs	r4, r1
 8000cc6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cca:	2100      	movs	r1, #0
 8000ccc:	e74f      	b.n	8000b6e <__udivmoddi4+0xa2>
 8000cce:	fbb1 fcf2 	udiv	ip, r1, r2
 8000cd2:	0c01      	lsrs	r1, r0, #16
 8000cd4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000cd8:	b280      	uxth	r0, r0
 8000cda:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cde:	463b      	mov	r3, r7
 8000ce0:	4638      	mov	r0, r7
 8000ce2:	463c      	mov	r4, r7
 8000ce4:	46b8      	mov	r8, r7
 8000ce6:	46be      	mov	lr, r7
 8000ce8:	2620      	movs	r6, #32
 8000cea:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cee:	eba2 0208 	sub.w	r2, r2, r8
 8000cf2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cf6:	e766      	b.n	8000bc6 <__udivmoddi4+0xfa>
 8000cf8:	4601      	mov	r1, r0
 8000cfa:	e718      	b.n	8000b2e <__udivmoddi4+0x62>
 8000cfc:	4610      	mov	r0, r2
 8000cfe:	e72c      	b.n	8000b5a <__udivmoddi4+0x8e>
 8000d00:	f1c6 0220 	rsb	r2, r6, #32
 8000d04:	fa2e f302 	lsr.w	r3, lr, r2
 8000d08:	40b7      	lsls	r7, r6
 8000d0a:	40b1      	lsls	r1, r6
 8000d0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d14:	430a      	orrs	r2, r1
 8000d16:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d20:	0c11      	lsrs	r1, r2, #16
 8000d22:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d26:	fb08 f904 	mul.w	r9, r8, r4
 8000d2a:	40b0      	lsls	r0, r6
 8000d2c:	4589      	cmp	r9, r1
 8000d2e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d32:	b280      	uxth	r0, r0
 8000d34:	d93e      	bls.n	8000db4 <__udivmoddi4+0x2e8>
 8000d36:	1879      	adds	r1, r7, r1
 8000d38:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d3c:	d201      	bcs.n	8000d42 <__udivmoddi4+0x276>
 8000d3e:	4589      	cmp	r9, r1
 8000d40:	d81f      	bhi.n	8000d82 <__udivmoddi4+0x2b6>
 8000d42:	eba1 0109 	sub.w	r1, r1, r9
 8000d46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d4a:	fb09 f804 	mul.w	r8, r9, r4
 8000d4e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d52:	b292      	uxth	r2, r2
 8000d54:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d58:	4542      	cmp	r2, r8
 8000d5a:	d229      	bcs.n	8000db0 <__udivmoddi4+0x2e4>
 8000d5c:	18ba      	adds	r2, r7, r2
 8000d5e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d62:	d2c4      	bcs.n	8000cee <__udivmoddi4+0x222>
 8000d64:	4542      	cmp	r2, r8
 8000d66:	d2c2      	bcs.n	8000cee <__udivmoddi4+0x222>
 8000d68:	f1a9 0102 	sub.w	r1, r9, #2
 8000d6c:	443a      	add	r2, r7
 8000d6e:	e7be      	b.n	8000cee <__udivmoddi4+0x222>
 8000d70:	45f0      	cmp	r8, lr
 8000d72:	d29d      	bcs.n	8000cb0 <__udivmoddi4+0x1e4>
 8000d74:	ebbe 0302 	subs.w	r3, lr, r2
 8000d78:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d7c:	3801      	subs	r0, #1
 8000d7e:	46e1      	mov	r9, ip
 8000d80:	e796      	b.n	8000cb0 <__udivmoddi4+0x1e4>
 8000d82:	eba7 0909 	sub.w	r9, r7, r9
 8000d86:	4449      	add	r1, r9
 8000d88:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d8c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d90:	fb09 f804 	mul.w	r8, r9, r4
 8000d94:	e7db      	b.n	8000d4e <__udivmoddi4+0x282>
 8000d96:	4673      	mov	r3, lr
 8000d98:	e77f      	b.n	8000c9a <__udivmoddi4+0x1ce>
 8000d9a:	4650      	mov	r0, sl
 8000d9c:	e766      	b.n	8000c6c <__udivmoddi4+0x1a0>
 8000d9e:	4608      	mov	r0, r1
 8000da0:	e6fd      	b.n	8000b9e <__udivmoddi4+0xd2>
 8000da2:	443b      	add	r3, r7
 8000da4:	3a02      	subs	r2, #2
 8000da6:	e733      	b.n	8000c10 <__udivmoddi4+0x144>
 8000da8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dac:	443b      	add	r3, r7
 8000dae:	e71c      	b.n	8000bea <__udivmoddi4+0x11e>
 8000db0:	4649      	mov	r1, r9
 8000db2:	e79c      	b.n	8000cee <__udivmoddi4+0x222>
 8000db4:	eba1 0109 	sub.w	r1, r1, r9
 8000db8:	46c4      	mov	ip, r8
 8000dba:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dbe:	fb09 f804 	mul.w	r8, r9, r4
 8000dc2:	e7c4      	b.n	8000d4e <__udivmoddi4+0x282>

08000dc4 <__aeabi_idiv0>:
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop

08000dc8 <esp_at_command>:
extern uint8_t cdata;
static uint8_t data;
cb_data_t cb_data;
extern UART_HandleTypeDef huart6;
static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
 8000dd4:	807b      	strh	r3, [r7, #2]
    *length = 0;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 8000ddc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000de0:	2100      	movs	r1, #0
 8000de2:	68b8      	ldr	r0, [r7, #8]
 8000de4:	f004 fee6 	bl	8005bb4 <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 8000de8:	f240 4202 	movw	r2, #1026	@ 0x402
 8000dec:	2100      	movs	r1, #0
 8000dee:	4826      	ldr	r0, [pc, #152]	@ (8000e88 <esp_at_command+0xc0>)
 8000df0:	f004 fee0 	bl	8005bb4 <memset>
    if(HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
 8000df4:	68f8      	ldr	r0, [r7, #12]
 8000df6:	f7ff f9fd 	bl	80001f4 <strlen>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	b29a      	uxth	r2, r3
 8000dfe:	2364      	movs	r3, #100	@ 0x64
 8000e00:	68f9      	ldr	r1, [r7, #12]
 8000e02:	4822      	ldr	r0, [pc, #136]	@ (8000e8c <esp_at_command+0xc4>)
 8000e04:	f003 fc86 	bl	8004714 <HAL_UART_Transmit>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d032      	beq.n	8000e74 <esp_at_command+0xac>
        return -1;
 8000e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e12:	e035      	b.n	8000e80 <esp_at_command+0xb8>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 8000e14:	4b1c      	ldr	r3, [pc, #112]	@ (8000e88 <esp_at_command+0xc0>)
 8000e16:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000e1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e1e:	d302      	bcc.n	8000e26 <esp_at_command+0x5e>
            return -2;
 8000e20:	f06f 0301 	mvn.w	r3, #1
 8000e24:	e02c      	b.n	8000e80 <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 8000e26:	491a      	ldr	r1, [pc, #104]	@ (8000e90 <esp_at_command+0xc8>)
 8000e28:	4817      	ldr	r0, [pc, #92]	@ (8000e88 <esp_at_command+0xc0>)
 8000e2a:	f004 ff47 	bl	8005cbc <strstr>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d002      	beq.n	8000e3a <esp_at_command+0x72>
            return -3;
 8000e34:	f06f 0302 	mvn.w	r3, #2
 8000e38:	e022      	b.n	8000e80 <esp_at_command+0xb8>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 8000e3a:	4916      	ldr	r1, [pc, #88]	@ (8000e94 <esp_at_command+0xcc>)
 8000e3c:	4812      	ldr	r0, [pc, #72]	@ (8000e88 <esp_at_command+0xc0>)
 8000e3e:	f004 ff3d 	bl	8005cbc <strstr>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d00e      	beq.n	8000e66 <esp_at_command+0x9e>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 8000e48:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <esp_at_command+0xc0>)
 8000e4a:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8000e4e:	461a      	mov	r2, r3
 8000e50:	490d      	ldr	r1, [pc, #52]	@ (8000e88 <esp_at_command+0xc0>)
 8000e52:	68b8      	ldr	r0, [r7, #8]
 8000e54:	f004 ffc3 	bl	8005dde <memcpy>
            *length = cb_data.length;
 8000e58:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <esp_at_command+0xc0>)
 8000e5a:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	801a      	strh	r2, [r3, #0]
            return 0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	e00c      	b.n	8000e80 <esp_at_command+0xb8>
        }
        time_out -= 10;
 8000e66:	887b      	ldrh	r3, [r7, #2]
 8000e68:	3b0a      	subs	r3, #10
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 8000e6e:	200a      	movs	r0, #10
 8000e70:	f001 fb72 	bl	8002558 <HAL_Delay>
    while(time_out > 0)
 8000e74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	dccb      	bgt.n	8000e14 <esp_at_command+0x4c>
    }
    return -4;
 8000e7c:	f06f 0303 	mvn.w	r3, #3
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	200004d8 	.word	0x200004d8
 8000e8c:	20000a00 	.word	0x20000a00
 8000e90:	08006ce0 	.word	0x08006ce0
 8000e94:	08006ce8 	.word	0x08006ce8

08000e98 <esp_reset>:

static int esp_reset(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	80fb      	strh	r3, [r7, #6]
    if(esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
 8000ea2:	1dba      	adds	r2, r7, #6
 8000ea4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ea8:	4909      	ldr	r1, [pc, #36]	@ (8000ed0 <esp_reset+0x38>)
 8000eaa:	480a      	ldr	r0, [pc, #40]	@ (8000ed4 <esp_reset+0x3c>)
 8000eac:	f7ff ff8c 	bl	8000dc8 <esp_at_command>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d002      	beq.n	8000ebc <esp_reset+0x24>
    {
    	return -1;
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	e004      	b.n	8000ec6 <esp_reset+0x2e>
    }
    else
    	HAL_Delay(500);	//reboot
 8000ebc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ec0:	f001 fb4a 	bl	8002558 <HAL_Delay>
    return 0;
 8000ec4:	2300      	movs	r3, #0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200000a0 	.word	0x200000a0
 8000ed4:	08006cec 	.word	0x08006cec

08000ed8 <request_ip_addr>:

    return 0;
}

static int request_ip_addr(uint8_t is_debug)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
    uint16_t length = 0;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	817b      	strh	r3, [r7, #10]

    if(esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
 8000ee6:	f107 020a 	add.w	r2, r7, #10
 8000eea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eee:	492d      	ldr	r1, [pc, #180]	@ (8000fa4 <request_ip_addr+0xcc>)
 8000ef0:	482d      	ldr	r0, [pc, #180]	@ (8000fa8 <request_ip_addr+0xd0>)
 8000ef2:	f7ff ff69 	bl	8000dc8 <esp_at_command>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d003      	beq.n	8000f04 <request_ip_addr+0x2c>
        printf("request ip_addr command fail\r\n");
 8000efc:	482b      	ldr	r0, [pc, #172]	@ (8000fac <request_ip_addr+0xd4>)
 8000efe:	f004 fd57 	bl	80059b0 <puts>
 8000f02:	e049      	b.n	8000f98 <request_ip_addr+0xc0>
    else
    {
        char *line = strtok(response, "\r\n");
 8000f04:	492a      	ldr	r1, [pc, #168]	@ (8000fb0 <request_ip_addr+0xd8>)
 8000f06:	4827      	ldr	r0, [pc, #156]	@ (8000fa4 <request_ip_addr+0xcc>)
 8000f08:	f004 fe7c 	bl	8005c04 <strtok>
 8000f0c:	6178      	str	r0, [r7, #20]

        if(is_debug)
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d03e      	beq.n	8000f92 <request_ip_addr+0xba>
        {
            for(int i = 0 ; i < length ; i++)
 8000f14:	2300      	movs	r3, #0
 8000f16:	613b      	str	r3, [r7, #16]
 8000f18:	e009      	b.n	8000f2e <request_ip_addr+0x56>
                printf("%c", response[i]);
 8000f1a:	4a22      	ldr	r2, [pc, #136]	@ (8000fa4 <request_ip_addr+0xcc>)
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	4413      	add	r3, r2
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	4618      	mov	r0, r3
 8000f24:	f004 fce6 	bl	80058f4 <putchar>
            for(int i = 0 ; i < length ; i++)
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	897b      	ldrh	r3, [r7, #10]
 8000f30:	461a      	mov	r2, r3
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	4293      	cmp	r3, r2
 8000f36:	dbf0      	blt.n	8000f1a <request_ip_addr+0x42>
        }

        while(line != NULL)
 8000f38:	e02b      	b.n	8000f92 <request_ip_addr+0xba>
        {
            if(strstr(line, "CIFSR:STAIP") != NULL)
 8000f3a:	491e      	ldr	r1, [pc, #120]	@ (8000fb4 <request_ip_addr+0xdc>)
 8000f3c:	6978      	ldr	r0, [r7, #20]
 8000f3e:	f004 febd 	bl	8005cbc <strstr>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d01f      	beq.n	8000f88 <request_ip_addr+0xb0>
            {
                char *ip;

                strtok(line, "\"");
 8000f48:	491b      	ldr	r1, [pc, #108]	@ (8000fb8 <request_ip_addr+0xe0>)
 8000f4a:	6978      	ldr	r0, [r7, #20]
 8000f4c:	f004 fe5a 	bl	8005c04 <strtok>
                ip = strtok(NULL, "\"");
 8000f50:	4919      	ldr	r1, [pc, #100]	@ (8000fb8 <request_ip_addr+0xe0>)
 8000f52:	2000      	movs	r0, #0
 8000f54:	f004 fe56 	bl	8005c04 <strtok>
 8000f58:	60f8      	str	r0, [r7, #12]
                if(strcmp(ip, "0.0.0.0") != 0)
 8000f5a:	4918      	ldr	r1, [pc, #96]	@ (8000fbc <request_ip_addr+0xe4>)
 8000f5c:	68f8      	ldr	r0, [r7, #12]
 8000f5e:	f7ff f93f 	bl	80001e0 <strcmp>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d00f      	beq.n	8000f88 <request_ip_addr+0xb0>
                {
                    memset(ip_addr, 0x00, sizeof(ip_addr));
 8000f68:	2210      	movs	r2, #16
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	4814      	ldr	r0, [pc, #80]	@ (8000fc0 <request_ip_addr+0xe8>)
 8000f6e:	f004 fe21 	bl	8005bb4 <memset>
                    memcpy(ip_addr, ip, strlen(ip));
 8000f72:	68f8      	ldr	r0, [r7, #12]
 8000f74:	f7ff f93e 	bl	80001f4 <strlen>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	68f9      	ldr	r1, [r7, #12]
 8000f7e:	4810      	ldr	r0, [pc, #64]	@ (8000fc0 <request_ip_addr+0xe8>)
 8000f80:	f004 ff2d 	bl	8005dde <memcpy>
                    return 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	e009      	b.n	8000f9c <request_ip_addr+0xc4>
                }
            }
            line = strtok(NULL, "\r\n");
 8000f88:	4909      	ldr	r1, [pc, #36]	@ (8000fb0 <request_ip_addr+0xd8>)
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	f004 fe3a 	bl	8005c04 <strtok>
 8000f90:	6178      	str	r0, [r7, #20]
        while(line != NULL)
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d1d0      	bne.n	8000f3a <request_ip_addr+0x62>
        }
    }
    return -1;
 8000f98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	200000a0 	.word	0x200000a0
 8000fa8:	08006d34 	.word	0x08006d34
 8000fac:	08006d40 	.word	0x08006d40
 8000fb0:	08006d28 	.word	0x08006d28
 8000fb4:	08006d60 	.word	0x08006d60
 8000fb8:	08006d30 	.word	0x08006d30
 8000fbc:	08006cf8 	.word	0x08006cf8
 8000fc0:	20000090 	.word	0x20000090

08000fc4 <esp_client_conn>:
int esp_client_conn()
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b092      	sub	sp, #72	@ 0x48
 8000fc8:	af00      	add	r7, sp, #0
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 8000fca:	f107 0308 	add.w	r3, r7, #8
 8000fce:	2240      	movs	r2, #64	@ 0x40
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f004 fdee 	bl	8005bb4 <memset>
  uint16_t length = 0;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	80fb      	strh	r3, [r7, #6]
	sprintf(at_cmd,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",DST_IP,DST_PORT);
 8000fdc:	f107 0008 	add.w	r0, r7, #8
 8000fe0:	f241 53b3 	movw	r3, #5555	@ 0x15b3
 8000fe4:	4a09      	ldr	r2, [pc, #36]	@ (800100c <esp_client_conn+0x48>)
 8000fe6:	490a      	ldr	r1, [pc, #40]	@ (8001010 <esp_client_conn+0x4c>)
 8000fe8:	f004 fcea 	bl	80059c0 <siprintf>
	esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000);					//CONNECT
 8000fec:	1dba      	adds	r2, r7, #6
 8000fee:	f107 0008 	add.w	r0, r7, #8
 8000ff2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ff6:	4907      	ldr	r1, [pc, #28]	@ (8001014 <esp_client_conn+0x50>)
 8000ff8:	f7ff fee6 	bl	8000dc8 <esp_at_command>

	esp_send_data("["LOGID":"PASSWD"]");
 8000ffc:	4806      	ldr	r0, [pc, #24]	@ (8001018 <esp_client_conn+0x54>)
 8000ffe:	f000 f909 	bl	8001214 <esp_send_data>
	return 0;
 8001002:	2300      	movs	r3, #0
}
 8001004:	4618      	mov	r0, r3
 8001006:	3748      	adds	r7, #72	@ 0x48
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	08006d6c 	.word	0x08006d6c
 8001010:	08006d7c 	.word	0x08006d7c
 8001014:	200000a0 	.word	0x200000a0
 8001018:	08006d98 	.word	0x08006d98

0800101c <esp_get_status>:
int esp_get_status()
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
	uint16_t length = 0;
 8001022:	2300      	movs	r3, #0
 8001024:	80fb      	strh	r3, [r7, #6]
	esp_at_command((uint8_t *)"AT+CIPSTATUS\r\n",(uint8_t *)response, &length, 1000);					//CONNECT
 8001026:	1dba      	adds	r2, r7, #6
 8001028:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800102c:	4909      	ldr	r1, [pc, #36]	@ (8001054 <esp_get_status+0x38>)
 800102e:	480a      	ldr	r0, [pc, #40]	@ (8001058 <esp_get_status+0x3c>)
 8001030:	f7ff feca 	bl	8000dc8 <esp_at_command>

    if(strstr((char *)response, "STATUS:3") != NULL)  //STATUS:3 The ESP8266 Station has created a TCP or UDP transmission
 8001034:	4909      	ldr	r1, [pc, #36]	@ (800105c <esp_get_status+0x40>)
 8001036:	4807      	ldr	r0, [pc, #28]	@ (8001054 <esp_get_status+0x38>)
 8001038:	f004 fe40 	bl	8005cbc <strstr>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <esp_get_status+0x2a>
    {
    	return 0;
 8001042:	2300      	movs	r3, #0
 8001044:	e001      	b.n	800104a <esp_get_status+0x2e>
    }
	return -1;
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	200000a0 	.word	0x200000a0
 8001058:	08006dac 	.word	0x08006dac
 800105c:	08006dbc 	.word	0x08006dbc

08001060 <drv_esp_init>:
int drv_esp_init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
    memset(ip_addr, 0x00, sizeof(ip_addr));
 8001064:	2210      	movs	r2, #16
 8001066:	2100      	movs	r1, #0
 8001068:	4806      	ldr	r0, [pc, #24]	@ (8001084 <drv_esp_init+0x24>)
 800106a:	f004 fda3 	bl	8005bb4 <memset>
    HAL_UART_Receive_IT(&huart6, &data, 1);
 800106e:	2201      	movs	r2, #1
 8001070:	4905      	ldr	r1, [pc, #20]	@ (8001088 <drv_esp_init+0x28>)
 8001072:	4806      	ldr	r0, [pc, #24]	@ (800108c <drv_esp_init+0x2c>)
 8001074:	f003 fbd9 	bl	800482a <HAL_UART_Receive_IT>

    return esp_reset();
 8001078:	f7ff ff0e 	bl	8000e98 <esp_reset>
 800107c:	4603      	mov	r3, r0
}
 800107e:	4618      	mov	r0, r3
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20000090 	.word	0x20000090
 8001088:	200004d7 	.word	0x200004d7
 800108c:	20000a00 	.word	0x20000a00

08001090 <ap_conn_func>:
          printf("%c", response[i]);
  }
}

void ap_conn_func(char *ssid, char *passwd)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b094      	sub	sp, #80	@ 0x50
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
  uint16_t length = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 80010a0:	f107 030c 	add.w	r3, r7, #12
 80010a4:	2240      	movs	r2, #64	@ 0x40
 80010a6:	2100      	movs	r1, #0
 80010a8:	4618      	mov	r0, r3
 80010aa:	f004 fd83 	bl	8005bb4 <memset>
  if(ssid == NULL || passwd == NULL)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d002      	beq.n	80010ba <ap_conn_func+0x2a>
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d103      	bne.n	80010c2 <ap_conn_func+0x32>
  {
      printf("invalid command : ap_conn <ssid> <passwd>\r\n");
 80010ba:	4817      	ldr	r0, [pc, #92]	@ (8001118 <ap_conn_func+0x88>)
 80010bc:	f004 fc78 	bl	80059b0 <puts>
 80010c0:	e026      	b.n	8001110 <ap_conn_func+0x80>
      return;
  }
  if(esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 1000) != 0)
 80010c2:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 80010c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ca:	4914      	ldr	r1, [pc, #80]	@ (800111c <ap_conn_func+0x8c>)
 80010cc:	4814      	ldr	r0, [pc, #80]	@ (8001120 <ap_conn_func+0x90>)
 80010ce:	f7ff fe7b 	bl	8000dc8 <esp_at_command>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d002      	beq.n	80010de <ap_conn_func+0x4e>
      printf("Station mode fail\r\n");
 80010d8:	4812      	ldr	r0, [pc, #72]	@ (8001124 <ap_conn_func+0x94>)
 80010da:	f004 fc69 	bl	80059b0 <puts>
  sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid,passwd);
 80010de:	f107 000c 	add.w	r0, r7, #12
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	4910      	ldr	r1, [pc, #64]	@ (8001128 <ap_conn_func+0x98>)
 80010e8:	f004 fc6a 	bl	80059c0 <siprintf>
  if(esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
 80010ec:	f107 024e 	add.w	r2, r7, #78	@ 0x4e
 80010f0:	f107 000c 	add.w	r0, r7, #12
 80010f4:	f241 7370 	movw	r3, #6000	@ 0x1770
 80010f8:	4908      	ldr	r1, [pc, #32]	@ (800111c <ap_conn_func+0x8c>)
 80010fa:	f7ff fe65 	bl	8000dc8 <esp_at_command>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d005      	beq.n	8001110 <ap_conn_func+0x80>
      printf("ap scan command fail : %s\r\n",at_cmd);
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	4619      	mov	r1, r3
 800110a:	4808      	ldr	r0, [pc, #32]	@ (800112c <ap_conn_func+0x9c>)
 800110c:	f004 fbe0 	bl	80058d0 <iprintf>
}
 8001110:	3750      	adds	r7, #80	@ 0x50
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	08006e20 	.word	0x08006e20
 800111c:	200000a0 	.word	0x200000a0
 8001120:	08006e4c 	.word	0x08006e4c
 8001124:	08006e5c 	.word	0x08006e5c
 8001128:	08006e70 	.word	0x08006e70
 800112c:	08006e88 	.word	0x08006e88

08001130 <HAL_UART_RxCpltCallback>:
  if(esp_get_ip_addr(1) == 0)
      printf("ip_addr = [%s]\r\n", ip_addr);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]

    if(huart->Instance == USART6)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a23      	ldr	r2, [pc, #140]	@ (80011cc <HAL_UART_RxCpltCallback+0x9c>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d117      	bne.n	8001172 <HAL_UART_RxCpltCallback+0x42>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 8001142:	4b23      	ldr	r3, [pc, #140]	@ (80011d0 <HAL_UART_RxCpltCallback+0xa0>)
 8001144:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800114c:	d20c      	bcs.n	8001168 <HAL_UART_RxCpltCallback+0x38>
        {
            cb_data.buf[cb_data.length++] = data;
 800114e:	4b20      	ldr	r3, [pc, #128]	@ (80011d0 <HAL_UART_RxCpltCallback+0xa0>)
 8001150:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8001154:	1c5a      	adds	r2, r3, #1
 8001156:	b291      	uxth	r1, r2
 8001158:	4a1d      	ldr	r2, [pc, #116]	@ (80011d0 <HAL_UART_RxCpltCallback+0xa0>)
 800115a:	f8a2 1400 	strh.w	r1, [r2, #1024]	@ 0x400
 800115e:	461a      	mov	r2, r3
 8001160:	4b1c      	ldr	r3, [pc, #112]	@ (80011d4 <HAL_UART_RxCpltCallback+0xa4>)
 8001162:	7819      	ldrb	r1, [r3, #0]
 8001164:	4b1a      	ldr	r3, [pc, #104]	@ (80011d0 <HAL_UART_RxCpltCallback+0xa0>)
 8001166:	5499      	strb	r1, [r3, r2]
        }

        HAL_UART_Receive_IT(huart, &data, 1);
 8001168:	2201      	movs	r2, #1
 800116a:	491a      	ldr	r1, [pc, #104]	@ (80011d4 <HAL_UART_RxCpltCallback+0xa4>)
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f003 fb5c 	bl	800482a <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART2)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a18      	ldr	r2, [pc, #96]	@ (80011d8 <HAL_UART_RxCpltCallback+0xa8>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d122      	bne.n	80011c2 <HAL_UART_RxCpltCallback+0x92>
    {
    	static int i=0;
    	rx2Data[i] = cdata;
 800117c:	4b17      	ldr	r3, [pc, #92]	@ (80011dc <HAL_UART_RxCpltCallback+0xac>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a17      	ldr	r2, [pc, #92]	@ (80011e0 <HAL_UART_RxCpltCallback+0xb0>)
 8001182:	7811      	ldrb	r1, [r2, #0]
 8001184:	4a17      	ldr	r2, [pc, #92]	@ (80011e4 <HAL_UART_RxCpltCallback+0xb4>)
 8001186:	54d1      	strb	r1, [r2, r3]
    	if(rx2Data[i] == '\r')
 8001188:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <HAL_UART_RxCpltCallback+0xac>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a15      	ldr	r2, [pc, #84]	@ (80011e4 <HAL_UART_RxCpltCallback+0xb4>)
 800118e:	5cd3      	ldrb	r3, [r2, r3]
 8001190:	b2db      	uxtb	r3, r3
 8001192:	2b0d      	cmp	r3, #13
 8001194:	d10b      	bne.n	80011ae <HAL_UART_RxCpltCallback+0x7e>
    	{
    		rx2Data[i] = '\0';
 8001196:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <HAL_UART_RxCpltCallback+0xac>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a12      	ldr	r2, [pc, #72]	@ (80011e4 <HAL_UART_RxCpltCallback+0xb4>)
 800119c:	2100      	movs	r1, #0
 800119e:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 80011a0:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <HAL_UART_RxCpltCallback+0xb8>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	701a      	strb	r2, [r3, #0]
    		i = 0;
 80011a6:	4b0d      	ldr	r3, [pc, #52]	@ (80011dc <HAL_UART_RxCpltCallback+0xac>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	e004      	b.n	80011b8 <HAL_UART_RxCpltCallback+0x88>
    	}
    	else
    	{
    		i++;
 80011ae:	4b0b      	ldr	r3, [pc, #44]	@ (80011dc <HAL_UART_RxCpltCallback+0xac>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	3301      	adds	r3, #1
 80011b4:	4a09      	ldr	r2, [pc, #36]	@ (80011dc <HAL_UART_RxCpltCallback+0xac>)
 80011b6:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(huart, &cdata,1);
 80011b8:	2201      	movs	r2, #1
 80011ba:	4909      	ldr	r1, [pc, #36]	@ (80011e0 <HAL_UART_RxCpltCallback+0xb0>)
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f003 fb34 	bl	800482a <HAL_UART_Receive_IT>
    }
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40011400 	.word	0x40011400
 80011d0:	200004d8 	.word	0x200004d8
 80011d4:	200004d7 	.word	0x200004d7
 80011d8:	40004400 	.word	0x40004400
 80011dc:	200008dc 	.word	0x200008dc
 80011e0:	200004d6 	.word	0x200004d6
 80011e4:	200004a4 	.word	0x200004a4
 80011e8:	200004a0 	.word	0x200004a0

080011ec <AiotClient_Init>:


void AiotClient_Init()
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
//	reset_func();
//	version_func();
	ap_conn_func(SSID,PASS);
 80011f0:	4906      	ldr	r1, [pc, #24]	@ (800120c <AiotClient_Init+0x20>)
 80011f2:	4807      	ldr	r0, [pc, #28]	@ (8001210 <AiotClient_Init+0x24>)
 80011f4:	f7ff ff4c 	bl	8001090 <ap_conn_func>
//	ip_state_func();
	request_ip_addr(1);
 80011f8:	2001      	movs	r0, #1
 80011fa:	f7ff fe6d 	bl	8000ed8 <request_ip_addr>
	esp_client_conn();
 80011fe:	f7ff fee1 	bl	8000fc4 <esp_client_conn>
	esp_get_status();
 8001202:	f7ff ff0b 	bl	800101c <esp_get_status>
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	08006ee8 	.word	0x08006ee8
 8001210:	08006ef4 	.word	0x08006ef4

08001214 <esp_send_data>:

void esp_send_data(char *data)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b094      	sub	sp, #80	@ 0x50
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
	char at_cmd[MAX_ESP_COMMAND_LEN] = {0, };
 800121c:	f107 0310 	add.w	r3, r7, #16
 8001220:	2240      	movs	r2, #64	@ 0x40
 8001222:	2100      	movs	r1, #0
 8001224:	4618      	mov	r0, r3
 8001226:	f004 fcc5 	bl	8005bb4 <memset>
	uint16_t length = 0;
 800122a:	2300      	movs	r3, #0
 800122c:	81fb      	strh	r3, [r7, #14]
	sprintf(at_cmd,"AT+CIPSEND=%d\r\n",strlen(data));
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7fe ffe0 	bl	80001f4 <strlen>
 8001234:	4602      	mov	r2, r0
 8001236:	f107 0310 	add.w	r3, r7, #16
 800123a:	490e      	ldr	r1, [pc, #56]	@ (8001274 <esp_send_data+0x60>)
 800123c:	4618      	mov	r0, r3
 800123e:	f004 fbbf 	bl	80059c0 <siprintf>
	if(esp_at_command((uint8_t *)at_cmd,(uint8_t *)response, &length, 1000) == 0)
 8001242:	f107 020e 	add.w	r2, r7, #14
 8001246:	f107 0010 	add.w	r0, r7, #16
 800124a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800124e:	490a      	ldr	r1, [pc, #40]	@ (8001278 <esp_send_data+0x64>)
 8001250:	f7ff fdba 	bl	8000dc8 <esp_at_command>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d107      	bne.n	800126a <esp_send_data+0x56>
	{
		esp_at_command((uint8_t *)data,(uint8_t *)response, &length, 1000);
 800125a:	f107 020e 	add.w	r2, r7, #14
 800125e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001262:	4905      	ldr	r1, [pc, #20]	@ (8001278 <esp_send_data+0x64>)
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f7ff fdaf 	bl	8000dc8 <esp_at_command>
	}
}
 800126a:	bf00      	nop
 800126c:	3750      	adds	r7, #80	@ 0x50
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	08006efc 	.word	0x08006efc
 8001278:	200000a0 	.word	0x200000a0

0800127c <drv_uart_init>:

//==================uart2=========================
int drv_uart_init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &cdata,1);
 8001280:	2201      	movs	r2, #1
 8001282:	4903      	ldr	r1, [pc, #12]	@ (8001290 <drv_uart_init+0x14>)
 8001284:	4803      	ldr	r0, [pc, #12]	@ (8001294 <drv_uart_init+0x18>)
 8001286:	f003 fad0 	bl	800482a <HAL_UART_Receive_IT>
    return 0;
 800128a:	2300      	movs	r3, #0
}
 800128c:	4618      	mov	r0, r3
 800128e:	bd80      	pop	{r7, pc}
 8001290:	200004d6 	.word	0x200004d6
 8001294:	200009b8 	.word	0x200009b8

08001298 <__io_putchar>:
        return -1;

    return 0;
}
int __io_putchar(int ch)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 80012a0:	1d39      	adds	r1, r7, #4
 80012a2:	230a      	movs	r3, #10
 80012a4:	2201      	movs	r2, #1
 80012a6:	4807      	ldr	r0, [pc, #28]	@ (80012c4 <__io_putchar+0x2c>)
 80012a8:	f003 fa34 	bl	8004714 <HAL_UART_Transmit>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <__io_putchar+0x1e>
        return ch;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	e001      	b.n	80012ba <__io_putchar+0x22>
    return -1;
 80012b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	200009b8 	.word	0x200009b8

080012c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int ret = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d2:	f001 f8cf 	bl	8002474 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d6:	f000 f90d 	bl	80014f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012da:	f000 fb39 	bl	8001950 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012de:	f000 fae3 	bl	80018a8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80012e2:	f000 fa11 	bl	8001708 <MX_TIM3_Init>
  MX_TIM4_Init();
 80012e6:	f000 fa91 	bl	800180c <MX_TIM4_Init>
  MX_USART6_UART_Init();
 80012ea:	f000 fb07 	bl	80018fc <MX_USART6_UART_Init>
  MX_TIM1_Init();
 80012ee:	f000 f96b 	bl	80015c8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  printf("Start main() - wifi\r\n");
 80012f2:	486b      	ldr	r0, [pc, #428]	@ (80014a0 <main+0x1d8>)
 80012f4:	f004 fb5c 	bl	80059b0 <puts>
  ret |= drv_uart_init();
 80012f8:	f7ff ffc0 	bl	800127c <drv_uart_init>
 80012fc:	4602      	mov	r2, r0
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4313      	orrs	r3, r2
 8001302:	607b      	str	r3, [r7, #4]
  ret |= drv_esp_init();
 8001304:	f7ff feac 	bl	8001060 <drv_esp_init>
 8001308:	4602      	mov	r2, r0
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4313      	orrs	r3, r2
 800130e:	607b      	str	r3, [r7, #4]
  if(ret != 0)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d004      	beq.n	8001320 <main+0x58>
  {
	  printf("Esp response error\r\n");
 8001316:	4863      	ldr	r0, [pc, #396]	@ (80014a4 <main+0x1dc>)
 8001318:	f004 fb4a 	bl	80059b0 <puts>
	  Error_Handler();
 800131c:	f000 fdd8 	bl	8001ed0 <Error_Handler>
  }

  AiotClient_Init();
 8001320:	f7ff ff64 	bl	80011ec <AiotClient_Init>

  if(HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8001324:	4860      	ldr	r0, [pc, #384]	@ (80014a8 <main+0x1e0>)
 8001326:	f002 f9f1 	bl	800370c <HAL_TIM_Base_Start_IT>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <main+0x6c>
  {
	  Error_Handler();
 8001330:	f000 fdce 	bl	8001ed0 <Error_Handler>
  }
  if(HAL_TIM_Base_Start(&htim4)!= HAL_OK)
 8001334:	485d      	ldr	r0, [pc, #372]	@ (80014ac <main+0x1e4>)
 8001336:	f002 f98f 	bl	8003658 <HAL_TIM_Base_Start>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <main+0x7c>
  {
	  Error_Handler();
 8001340:	f000 fdc6 	bl	8001ed0 <Error_Handler>
  }
  if(HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1) != HAL_OK)
 8001344:	2100      	movs	r1, #0
 8001346:	4858      	ldr	r0, [pc, #352]	@ (80014a8 <main+0x1e0>)
 8001348:	f002 fa9c 	bl	8003884 <HAL_TIM_PWM_Start>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <main+0x8e>
  {
	  Error_Handler();
 8001352:	f000 fdbd 	bl	8001ed0 <Error_Handler>
  }
  if(HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2) != HAL_OK)
 8001356:	2104      	movs	r1, #4
 8001358:	4853      	ldr	r0, [pc, #332]	@ (80014a8 <main+0x1e0>)
 800135a:	f002 fa93 	bl	8003884 <HAL_TIM_PWM_Start>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <main+0xa0>
  {
	  Error_Handler();
 8001364:	f000 fdb4 	bl	8001ed0 <Error_Handler>
  }
  if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK){
 8001368:	2100      	movs	r1, #0
 800136a:	4851      	ldr	r0, [pc, #324]	@ (80014b0 <main+0x1e8>)
 800136c:	f002 fa8a 	bl	8003884 <HAL_TIM_PWM_Start>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <main+0xb2>
	  Error_Handler();
 8001376:	f000 fdab 	bl	8001ed0 <Error_Handler>
  }
  __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, servo_pulse);
 800137a:	4b4e      	ldr	r3, [pc, #312]	@ (80014b4 <main+0x1ec>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	4b4a      	ldr	r3, [pc, #296]	@ (80014a8 <main+0x1e0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, pulse);
 8001384:	4b4c      	ldr	r3, [pc, #304]	@ (80014b8 <main+0x1f0>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b47      	ldr	r3, [pc, #284]	@ (80014a8 <main+0x1e0>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 800138e:	494b      	ldr	r1, [pc, #300]	@ (80014bc <main+0x1f4>)
 8001390:	484b      	ldr	r0, [pc, #300]	@ (80014c0 <main+0x1f8>)
 8001392:	f004 fc93 	bl	8005cbc <strstr>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d01d      	beq.n	80013d8 <main+0x110>
 800139c:	4b48      	ldr	r3, [pc, #288]	@ (80014c0 <main+0x1f8>)
 800139e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80013a2:	3b01      	subs	r3, #1
 80013a4:	4a46      	ldr	r2, [pc, #280]	@ (80014c0 <main+0x1f8>)
 80013a6:	5cd3      	ldrb	r3, [r2, r3]
 80013a8:	2b0a      	cmp	r3, #10
 80013aa:	d115      	bne.n	80013d8 <main+0x110>
		{
			//?????  \r\n+IPD,15:[KSH_LIN]HELLO\n
			strcpy(strBuff,strchr((char *)cb_data.buf,'['));
 80013ac:	215b      	movs	r1, #91	@ 0x5b
 80013ae:	4844      	ldr	r0, [pc, #272]	@ (80014c0 <main+0x1f8>)
 80013b0:	f004 fc08 	bl	8005bc4 <strchr>
 80013b4:	4603      	mov	r3, r0
 80013b6:	4619      	mov	r1, r3
 80013b8:	4842      	ldr	r0, [pc, #264]	@ (80014c4 <main+0x1fc>)
 80013ba:	f004 fd08 	bl	8005dce <strcpy>
			memset(cb_data.buf,0x0,sizeof(cb_data.buf));
 80013be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013c2:	2100      	movs	r1, #0
 80013c4:	483e      	ldr	r0, [pc, #248]	@ (80014c0 <main+0x1f8>)
 80013c6:	f004 fbf5 	bl	8005bb4 <memset>
			cb_data.length = 0;
 80013ca:	4b3d      	ldr	r3, [pc, #244]	@ (80014c0 <main+0x1f8>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
			esp_event(strBuff);
 80013d2:	483c      	ldr	r0, [pc, #240]	@ (80014c4 <main+0x1fc>)
 80013d4:	f000 fb9c 	bl	8001b10 <esp_event>
		}
		if(tim3Flag1Sec)	//1 
 80013d8:	4b3b      	ldr	r3, [pc, #236]	@ (80014c8 <main+0x200>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d019      	beq.n	8001414 <main+0x14c>
		{
			tim3Flag1Sec = 0;
 80013e0:	4b39      	ldr	r3, [pc, #228]	@ (80014c8 <main+0x200>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
			if(!(tim3Sec%10)) //10 
 80013e6:	4b39      	ldr	r3, [pc, #228]	@ (80014cc <main+0x204>)
 80013e8:	6819      	ldr	r1, [r3, #0]
 80013ea:	4b39      	ldr	r3, [pc, #228]	@ (80014d0 <main+0x208>)
 80013ec:	fba3 2301 	umull	r2, r3, r3, r1
 80013f0:	08da      	lsrs	r2, r3, #3
 80013f2:	4613      	mov	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4413      	add	r3, r2
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	1aca      	subs	r2, r1, r3
 80013fc:	2a00      	cmp	r2, #0
 80013fe:	d109      	bne.n	8001414 <main+0x14c>
			{
				if(esp_get_status() != 0)
 8001400:	f7ff fe0c 	bl	800101c <esp_get_status>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d004      	beq.n	8001414 <main+0x14c>
				{
					printf("server connecting ...\r\n");
 800140a:	4832      	ldr	r0, [pc, #200]	@ (80014d4 <main+0x20c>)
 800140c:	f004 fad0 	bl	80059b0 <puts>
					esp_client_conn();
 8001410:	f7ff fdd8 	bl	8000fc4 <esp_client_conn>
				}
			}
		}
		if(start_sys_flag){
 8001414:	4b30      	ldr	r3, [pc, #192]	@ (80014d8 <main+0x210>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d0b8      	beq.n	800138e <main+0xc6>
			if(tim3Flag100ms){
 800141c:	4b2f      	ldr	r3, [pc, #188]	@ (80014dc <main+0x214>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d01c      	beq.n	800145e <main+0x196>
				tim3Flag100ms = 0;
 8001424:	4b2d      	ldr	r3, [pc, #180]	@ (80014dc <main+0x214>)
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
				BUZZER();
 800142a:	f000 fd3b 	bl	8001ea4 <BUZZER>
				pulse -= 2000;
 800142e:	4b22      	ldr	r3, [pc, #136]	@ (80014b8 <main+0x1f0>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001436:	4a20      	ldr	r2, [pc, #128]	@ (80014b8 <main+0x1f0>)
 8001438:	6013      	str	r3, [r2, #0]
				if(!(tim3Sec2 % 5)){
 800143a:	4b29      	ldr	r3, [pc, #164]	@ (80014e0 <main+0x218>)
 800143c:	6819      	ldr	r1, [r3, #0]
 800143e:	4b24      	ldr	r3, [pc, #144]	@ (80014d0 <main+0x208>)
 8001440:	fba3 2301 	umull	r2, r3, r3, r1
 8001444:	089a      	lsrs	r2, r3, #2
 8001446:	4613      	mov	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	1aca      	subs	r2, r1, r3
 800144e:	2a00      	cmp	r2, #0
 8001450:	d105      	bne.n	800145e <main+0x196>
					servo_pulse += 1000;
 8001452:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <main+0x1ec>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800145a:	4a16      	ldr	r2, [pc, #88]	@ (80014b4 <main+0x1ec>)
 800145c:	6013      	str	r3, [r2, #0]
				}
			}
			servo_motor_control(servo_pulse);
 800145e:	4b15      	ldr	r3, [pc, #84]	@ (80014b4 <main+0x1ec>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f000 fcf2 	bl	8001e4c <servo_motor_control>
			calc_distance1();
 8001468:	f000 fbf6 	bl	8001c58 <calc_distance1>
			calc_distance2();
 800146c:	f000 fc74 	bl	8001d58 <calc_distance2>
			dc_motor(pulse);
 8001470:	4b11      	ldr	r3, [pc, #68]	@ (80014b8 <main+0x1f0>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f000 fcf9 	bl	8001e6c <dc_motor>
			servo_motor_control(servo_pulse);
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <main+0x1ec>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4618      	mov	r0, r3
 8001480:	f000 fce4 	bl	8001e4c <servo_motor_control>
			printf("distance1 : %d cm\r\n",Distance1);
 8001484:	4b17      	ldr	r3, [pc, #92]	@ (80014e4 <main+0x21c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4619      	mov	r1, r3
 800148a:	4817      	ldr	r0, [pc, #92]	@ (80014e8 <main+0x220>)
 800148c:	f004 fa20 	bl	80058d0 <iprintf>
			printf("distance2 : %d cm\r\n",Distance2);
 8001490:	4b16      	ldr	r3, [pc, #88]	@ (80014ec <main+0x224>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4619      	mov	r1, r3
 8001496:	4816      	ldr	r0, [pc, #88]	@ (80014f0 <main+0x228>)
 8001498:	f004 fa1a 	bl	80058d0 <iprintf>
		if(strstr((char *)cb_data.buf,"+IPD") && cb_data.buf[cb_data.length-1] == '\n')
 800149c:	e777      	b.n	800138e <main+0xc6>
 800149e:	bf00      	nop
 80014a0:	08006f0c 	.word	0x08006f0c
 80014a4:	08006f24 	.word	0x08006f24
 80014a8:	20000928 	.word	0x20000928
 80014ac:	20000970 	.word	0x20000970
 80014b0:	200008e0 	.word	0x200008e0
 80014b4:	20000008 	.word	0x20000008
 80014b8:	20000004 	.word	0x20000004
 80014bc:	08006f38 	.word	0x08006f38
 80014c0:	200004d8 	.word	0x200004d8
 80014c4:	20000a50 	.word	0x20000a50
 80014c8:	20000000 	.word	0x20000000
 80014cc:	20000a48 	.word	0x20000a48
 80014d0:	cccccccd 	.word	0xcccccccd
 80014d4:	08006f40 	.word	0x08006f40
 80014d8:	20000a90 	.word	0x20000a90
 80014dc:	20000a9c 	.word	0x20000a9c
 80014e0:	20000a4c 	.word	0x20000a4c
 80014e4:	20000a94 	.word	0x20000a94
 80014e8:	08006f58 	.word	0x08006f58
 80014ec:	20000a98 	.word	0x20000a98
 80014f0:	08006f6c 	.word	0x08006f6c

080014f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b094      	sub	sp, #80	@ 0x50
 80014f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014fa:	f107 0320 	add.w	r3, r7, #32
 80014fe:	2230      	movs	r2, #48	@ 0x30
 8001500:	2100      	movs	r1, #0
 8001502:	4618      	mov	r0, r3
 8001504:	f004 fb56 	bl	8005bb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001508:	f107 030c 	add.w	r3, r7, #12
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
 800151c:	4b28      	ldr	r3, [pc, #160]	@ (80015c0 <SystemClock_Config+0xcc>)
 800151e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001520:	4a27      	ldr	r2, [pc, #156]	@ (80015c0 <SystemClock_Config+0xcc>)
 8001522:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001526:	6413      	str	r3, [r2, #64]	@ 0x40
 8001528:	4b25      	ldr	r3, [pc, #148]	@ (80015c0 <SystemClock_Config+0xcc>)
 800152a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001534:	2300      	movs	r3, #0
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	4b22      	ldr	r3, [pc, #136]	@ (80015c4 <SystemClock_Config+0xd0>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a21      	ldr	r2, [pc, #132]	@ (80015c4 <SystemClock_Config+0xd0>)
 800153e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001542:	6013      	str	r3, [r2, #0]
 8001544:	4b1f      	ldr	r3, [pc, #124]	@ (80015c4 <SystemClock_Config+0xd0>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800154c:	607b      	str	r3, [r7, #4]
 800154e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001550:	2302      	movs	r3, #2
 8001552:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001554:	2301      	movs	r3, #1
 8001556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001558:	2310      	movs	r3, #16
 800155a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800155c:	2302      	movs	r3, #2
 800155e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001560:	2300      	movs	r3, #0
 8001562:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001564:	2310      	movs	r3, #16
 8001566:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001568:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800156c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800156e:	2304      	movs	r3, #4
 8001570:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001572:	2304      	movs	r3, #4
 8001574:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001576:	f107 0320 	add.w	r3, r7, #32
 800157a:	4618      	mov	r0, r3
 800157c:	f001 fb84 	bl	8002c88 <HAL_RCC_OscConfig>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001586:	f000 fca3 	bl	8001ed0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800158a:	230f      	movs	r3, #15
 800158c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800158e:	2302      	movs	r3, #2
 8001590:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001592:	2300      	movs	r3, #0
 8001594:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001596:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800159a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015a0:	f107 030c 	add.w	r3, r7, #12
 80015a4:	2102      	movs	r1, #2
 80015a6:	4618      	mov	r0, r3
 80015a8:	f001 fde6 	bl	8003178 <HAL_RCC_ClockConfig>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015b2:	f000 fc8d 	bl	8001ed0 <Error_Handler>
  }
}
 80015b6:	bf00      	nop
 80015b8:	3750      	adds	r7, #80	@ 0x50
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40023800 	.word	0x40023800
 80015c4:	40007000 	.word	0x40007000

080015c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b096      	sub	sp, #88	@ 0x58
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ce:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	605a      	str	r2, [r3, #4]
 80015d8:	609a      	str	r2, [r3, #8]
 80015da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015dc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
 80015f4:	611a      	str	r2, [r3, #16]
 80015f6:	615a      	str	r2, [r3, #20]
 80015f8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	2220      	movs	r2, #32
 80015fe:	2100      	movs	r1, #0
 8001600:	4618      	mov	r0, r3
 8001602:	f004 fad7 	bl	8005bb4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001606:	4b3e      	ldr	r3, [pc, #248]	@ (8001700 <MX_TIM1_Init+0x138>)
 8001608:	4a3e      	ldr	r2, [pc, #248]	@ (8001704 <MX_TIM1_Init+0x13c>)
 800160a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 800160c:	4b3c      	ldr	r3, [pc, #240]	@ (8001700 <MX_TIM1_Init+0x138>)
 800160e:	2253      	movs	r2, #83	@ 0x53
 8001610:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001612:	4b3b      	ldr	r3, [pc, #236]	@ (8001700 <MX_TIM1_Init+0x138>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8001618:	4b39      	ldr	r3, [pc, #228]	@ (8001700 <MX_TIM1_Init+0x138>)
 800161a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800161e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001620:	4b37      	ldr	r3, [pc, #220]	@ (8001700 <MX_TIM1_Init+0x138>)
 8001622:	2200      	movs	r2, #0
 8001624:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001626:	4b36      	ldr	r3, [pc, #216]	@ (8001700 <MX_TIM1_Init+0x138>)
 8001628:	2200      	movs	r2, #0
 800162a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800162c:	4b34      	ldr	r3, [pc, #208]	@ (8001700 <MX_TIM1_Init+0x138>)
 800162e:	2280      	movs	r2, #128	@ 0x80
 8001630:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001632:	4833      	ldr	r0, [pc, #204]	@ (8001700 <MX_TIM1_Init+0x138>)
 8001634:	f001 ffc0 	bl	80035b8 <HAL_TIM_Base_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800163e:	f000 fc47 	bl	8001ed0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001642:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001646:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001648:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800164c:	4619      	mov	r1, r3
 800164e:	482c      	ldr	r0, [pc, #176]	@ (8001700 <MX_TIM1_Init+0x138>)
 8001650:	f002 fb7a 	bl	8003d48 <HAL_TIM_ConfigClockSource>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800165a:	f000 fc39 	bl	8001ed0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800165e:	4828      	ldr	r0, [pc, #160]	@ (8001700 <MX_TIM1_Init+0x138>)
 8001660:	f002 f8b6 	bl	80037d0 <HAL_TIM_PWM_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800166a:	f000 fc31 	bl	8001ed0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800166e:	2300      	movs	r3, #0
 8001670:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001672:	2300      	movs	r3, #0
 8001674:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001676:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800167a:	4619      	mov	r1, r3
 800167c:	4820      	ldr	r0, [pc, #128]	@ (8001700 <MX_TIM1_Init+0x138>)
 800167e:	f002 ff25 	bl	80044cc <HAL_TIMEx_MasterConfigSynchronization>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001688:	f000 fc22 	bl	8001ed0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800168c:	2360      	movs	r3, #96	@ 0x60
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001690:	2300      	movs	r3, #0
 8001692:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001694:	2300      	movs	r3, #0
 8001696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001698:	2300      	movs	r3, #0
 800169a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800169c:	2300      	movs	r3, #0
 800169e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016a0:	2300      	movs	r3, #0
 80016a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016a4:	2300      	movs	r3, #0
 80016a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016ac:	2200      	movs	r2, #0
 80016ae:	4619      	mov	r1, r3
 80016b0:	4813      	ldr	r0, [pc, #76]	@ (8001700 <MX_TIM1_Init+0x138>)
 80016b2:	f002 fa87 	bl	8003bc4 <HAL_TIM_PWM_ConfigChannel>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80016bc:	f000 fc08 	bl	8001ed0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016c0:	2300      	movs	r3, #0
 80016c2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016c4:	2300      	movs	r3, #0
 80016c6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016d8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016da:	2300      	movs	r3, #0
 80016dc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016de:	1d3b      	adds	r3, r7, #4
 80016e0:	4619      	mov	r1, r3
 80016e2:	4807      	ldr	r0, [pc, #28]	@ (8001700 <MX_TIM1_Init+0x138>)
 80016e4:	f002 ff60 	bl	80045a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80016ee:	f000 fbef 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016f2:	4803      	ldr	r0, [pc, #12]	@ (8001700 <MX_TIM1_Init+0x138>)
 80016f4:	f000 fc76 	bl	8001fe4 <HAL_TIM_MspPostInit>

}
 80016f8:	bf00      	nop
 80016fa:	3758      	adds	r7, #88	@ 0x58
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	200008e0 	.word	0x200008e0
 8001704:	40010000 	.word	0x40010000

08001708 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08e      	sub	sp, #56	@ 0x38
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800170e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171c:	f107 0320 	add.w	r3, r7, #32
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
 8001734:	615a      	str	r2, [r3, #20]
 8001736:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001738:	4b32      	ldr	r3, [pc, #200]	@ (8001804 <MX_TIM3_Init+0xfc>)
 800173a:	4a33      	ldr	r2, [pc, #204]	@ (8001808 <MX_TIM3_Init+0x100>)
 800173c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800173e:	4b31      	ldr	r3, [pc, #196]	@ (8001804 <MX_TIM3_Init+0xfc>)
 8001740:	2253      	movs	r2, #83	@ 0x53
 8001742:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001744:	4b2f      	ldr	r3, [pc, #188]	@ (8001804 <MX_TIM3_Init+0xfc>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 800174a:	4b2e      	ldr	r3, [pc, #184]	@ (8001804 <MX_TIM3_Init+0xfc>)
 800174c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001750:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001752:	4b2c      	ldr	r3, [pc, #176]	@ (8001804 <MX_TIM3_Init+0xfc>)
 8001754:	2200      	movs	r2, #0
 8001756:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001758:	4b2a      	ldr	r3, [pc, #168]	@ (8001804 <MX_TIM3_Init+0xfc>)
 800175a:	2280      	movs	r2, #128	@ 0x80
 800175c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800175e:	4829      	ldr	r0, [pc, #164]	@ (8001804 <MX_TIM3_Init+0xfc>)
 8001760:	f001 ff2a 	bl	80035b8 <HAL_TIM_Base_Init>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800176a:	f000 fbb1 	bl	8001ed0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001772:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001774:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001778:	4619      	mov	r1, r3
 800177a:	4822      	ldr	r0, [pc, #136]	@ (8001804 <MX_TIM3_Init+0xfc>)
 800177c:	f002 fae4 	bl	8003d48 <HAL_TIM_ConfigClockSource>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001786:	f000 fba3 	bl	8001ed0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800178a:	481e      	ldr	r0, [pc, #120]	@ (8001804 <MX_TIM3_Init+0xfc>)
 800178c:	f002 f820 	bl	80037d0 <HAL_TIM_PWM_Init>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001796:	f000 fb9b 	bl	8001ed0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800179a:	2300      	movs	r3, #0
 800179c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179e:	2300      	movs	r3, #0
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017a2:	f107 0320 	add.w	r3, r7, #32
 80017a6:	4619      	mov	r1, r3
 80017a8:	4816      	ldr	r0, [pc, #88]	@ (8001804 <MX_TIM3_Init+0xfc>)
 80017aa:	f002 fe8f 	bl	80044cc <HAL_TIMEx_MasterConfigSynchronization>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80017b4:	f000 fb8c 	bl	8001ed0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b8:	2360      	movs	r3, #96	@ 0x60
 80017ba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017c0:	2300      	movs	r3, #0
 80017c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017c8:	1d3b      	adds	r3, r7, #4
 80017ca:	2200      	movs	r2, #0
 80017cc:	4619      	mov	r1, r3
 80017ce:	480d      	ldr	r0, [pc, #52]	@ (8001804 <MX_TIM3_Init+0xfc>)
 80017d0:	f002 f9f8 	bl	8003bc4 <HAL_TIM_PWM_ConfigChannel>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80017da:	f000 fb79 	bl	8001ed0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	2204      	movs	r2, #4
 80017e2:	4619      	mov	r1, r3
 80017e4:	4807      	ldr	r0, [pc, #28]	@ (8001804 <MX_TIM3_Init+0xfc>)
 80017e6:	f002 f9ed 	bl	8003bc4 <HAL_TIM_PWM_ConfigChannel>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80017f0:	f000 fb6e 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80017f4:	4803      	ldr	r0, [pc, #12]	@ (8001804 <MX_TIM3_Init+0xfc>)
 80017f6:	f000 fbf5 	bl	8001fe4 <HAL_TIM_MspPostInit>

}
 80017fa:	bf00      	nop
 80017fc:	3738      	adds	r7, #56	@ 0x38
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000928 	.word	0x20000928
 8001808:	40000400 	.word	0x40000400

0800180c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001812:	f107 0308 	add.w	r3, r7, #8
 8001816:	2200      	movs	r2, #0
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	605a      	str	r2, [r3, #4]
 800181c:	609a      	str	r2, [r3, #8]
 800181e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001820:	463b      	mov	r3, r7
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001828:	4b1d      	ldr	r3, [pc, #116]	@ (80018a0 <MX_TIM4_Init+0x94>)
 800182a:	4a1e      	ldr	r2, [pc, #120]	@ (80018a4 <MX_TIM4_Init+0x98>)
 800182c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 800182e:	4b1c      	ldr	r3, [pc, #112]	@ (80018a0 <MX_TIM4_Init+0x94>)
 8001830:	2253      	movs	r2, #83	@ 0x53
 8001832:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001834:	4b1a      	ldr	r3, [pc, #104]	@ (80018a0 <MX_TIM4_Init+0x94>)
 8001836:	2200      	movs	r2, #0
 8001838:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000-1;
 800183a:	4b19      	ldr	r3, [pc, #100]	@ (80018a0 <MX_TIM4_Init+0x94>)
 800183c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001840:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001842:	4b17      	ldr	r3, [pc, #92]	@ (80018a0 <MX_TIM4_Init+0x94>)
 8001844:	2200      	movs	r2, #0
 8001846:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001848:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <MX_TIM4_Init+0x94>)
 800184a:	2280      	movs	r2, #128	@ 0x80
 800184c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800184e:	4814      	ldr	r0, [pc, #80]	@ (80018a0 <MX_TIM4_Init+0x94>)
 8001850:	f001 feb2 	bl	80035b8 <HAL_TIM_Base_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800185a:	f000 fb39 	bl	8001ed0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800185e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001862:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001864:	f107 0308 	add.w	r3, r7, #8
 8001868:	4619      	mov	r1, r3
 800186a:	480d      	ldr	r0, [pc, #52]	@ (80018a0 <MX_TIM4_Init+0x94>)
 800186c:	f002 fa6c 	bl	8003d48 <HAL_TIM_ConfigClockSource>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001876:	f000 fb2b 	bl	8001ed0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800187a:	2300      	movs	r3, #0
 800187c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001882:	463b      	mov	r3, r7
 8001884:	4619      	mov	r1, r3
 8001886:	4806      	ldr	r0, [pc, #24]	@ (80018a0 <MX_TIM4_Init+0x94>)
 8001888:	f002 fe20 	bl	80044cc <HAL_TIMEx_MasterConfigSynchronization>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001892:	f000 fb1d 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001896:	bf00      	nop
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000970 	.word	0x20000970
 80018a4:	40000800 	.word	0x40000800

080018a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018ac:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <MX_USART2_UART_Init+0x4c>)
 80018ae:	4a12      	ldr	r2, [pc, #72]	@ (80018f8 <MX_USART2_UART_Init+0x50>)
 80018b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018b2:	4b10      	ldr	r3, [pc, #64]	@ (80018f4 <MX_USART2_UART_Init+0x4c>)
 80018b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <MX_USART2_UART_Init+0x4c>)
 80018bc:	2200      	movs	r2, #0
 80018be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018c0:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <MX_USART2_UART_Init+0x4c>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018c6:	4b0b      	ldr	r3, [pc, #44]	@ (80018f4 <MX_USART2_UART_Init+0x4c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018cc:	4b09      	ldr	r3, [pc, #36]	@ (80018f4 <MX_USART2_UART_Init+0x4c>)
 80018ce:	220c      	movs	r2, #12
 80018d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018d2:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <MX_USART2_UART_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d8:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <MX_USART2_UART_Init+0x4c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018de:	4805      	ldr	r0, [pc, #20]	@ (80018f4 <MX_USART2_UART_Init+0x4c>)
 80018e0:	f002 fec8 	bl	8004674 <HAL_UART_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018ea:	f000 faf1 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	200009b8 	.word	0x200009b8
 80018f8:	40004400 	.word	0x40004400

080018fc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001900:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <MX_USART6_UART_Init+0x4c>)
 8001902:	4a12      	ldr	r2, [pc, #72]	@ (800194c <MX_USART6_UART_Init+0x50>)
 8001904:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 38400;
 8001906:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <MX_USART6_UART_Init+0x4c>)
 8001908:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 800190c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800190e:	4b0e      	ldr	r3, [pc, #56]	@ (8001948 <MX_USART6_UART_Init+0x4c>)
 8001910:	2200      	movs	r2, #0
 8001912:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001914:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <MX_USART6_UART_Init+0x4c>)
 8001916:	2200      	movs	r2, #0
 8001918:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800191a:	4b0b      	ldr	r3, [pc, #44]	@ (8001948 <MX_USART6_UART_Init+0x4c>)
 800191c:	2200      	movs	r2, #0
 800191e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001920:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <MX_USART6_UART_Init+0x4c>)
 8001922:	220c      	movs	r2, #12
 8001924:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001926:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <MX_USART6_UART_Init+0x4c>)
 8001928:	2200      	movs	r2, #0
 800192a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800192c:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <MX_USART6_UART_Init+0x4c>)
 800192e:	2200      	movs	r2, #0
 8001930:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001932:	4805      	ldr	r0, [pc, #20]	@ (8001948 <MX_USART6_UART_Init+0x4c>)
 8001934:	f002 fe9e 	bl	8004674 <HAL_UART_Init>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800193e:	f000 fac7 	bl	8001ed0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000a00 	.word	0x20000a00
 800194c:	40011400 	.word	0x40011400

08001950 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b08a      	sub	sp, #40	@ 0x28
 8001954:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001956:	f107 0314 	add.w	r3, r7, #20
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	609a      	str	r2, [r3, #8]
 8001962:	60da      	str	r2, [r3, #12]
 8001964:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	613b      	str	r3, [r7, #16]
 800196a:	4b49      	ldr	r3, [pc, #292]	@ (8001a90 <MX_GPIO_Init+0x140>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196e:	4a48      	ldr	r2, [pc, #288]	@ (8001a90 <MX_GPIO_Init+0x140>)
 8001970:	f043 0304 	orr.w	r3, r3, #4
 8001974:	6313      	str	r3, [r2, #48]	@ 0x30
 8001976:	4b46      	ldr	r3, [pc, #280]	@ (8001a90 <MX_GPIO_Init+0x140>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	613b      	str	r3, [r7, #16]
 8001980:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	4b42      	ldr	r3, [pc, #264]	@ (8001a90 <MX_GPIO_Init+0x140>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	4a41      	ldr	r2, [pc, #260]	@ (8001a90 <MX_GPIO_Init+0x140>)
 800198c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001990:	6313      	str	r3, [r2, #48]	@ 0x30
 8001992:	4b3f      	ldr	r3, [pc, #252]	@ (8001a90 <MX_GPIO_Init+0x140>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60bb      	str	r3, [r7, #8]
 80019a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001a90 <MX_GPIO_Init+0x140>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	4a3a      	ldr	r2, [pc, #232]	@ (8001a90 <MX_GPIO_Init+0x140>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ae:	4b38      	ldr	r3, [pc, #224]	@ (8001a90 <MX_GPIO_Init+0x140>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60bb      	str	r3, [r7, #8]
 80019b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	4b34      	ldr	r3, [pc, #208]	@ (8001a90 <MX_GPIO_Init+0x140>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c2:	4a33      	ldr	r2, [pc, #204]	@ (8001a90 <MX_GPIO_Init+0x140>)
 80019c4:	f043 0302 	orr.w	r3, r3, #2
 80019c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ca:	4b31      	ldr	r3, [pc, #196]	@ (8001a90 <MX_GPIO_Init+0x140>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	607b      	str	r3, [r7, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Trigger2_Pin|Trigger1_Pin, GPIO_PIN_RESET);
 80019d6:	2200      	movs	r2, #0
 80019d8:	f241 0102 	movw	r1, #4098	@ 0x1002
 80019dc:	482d      	ldr	r0, [pc, #180]	@ (8001a94 <MX_GPIO_Init+0x144>)
 80019de:	f001 f91f 	bl	8002c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 80019e2:	2200      	movs	r2, #0
 80019e4:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 80019e8:	482b      	ldr	r0, [pc, #172]	@ (8001a98 <MX_GPIO_Init+0x148>)
 80019ea:	f001 f919 	bl	8002c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_GO_Pin|MOTOR_BACK_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2170      	movs	r1, #112	@ 0x70
 80019f2:	482a      	ldr	r0, [pc, #168]	@ (8001a9c <MX_GPIO_Init+0x14c>)
 80019f4:	f001 f914 	bl	8002c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019fe:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001a02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a08:	f107 0314 	add.w	r3, r7, #20
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	4821      	ldr	r0, [pc, #132]	@ (8001a94 <MX_GPIO_Init+0x144>)
 8001a10:	f000 ff6a 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trigger2_Pin Trigger1_Pin */
  GPIO_InitStruct.Pin = Trigger2_Pin|Trigger1_Pin;
 8001a14:	f241 0302 	movw	r3, #4098	@ 0x1002
 8001a18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a22:	2300      	movs	r3, #0
 8001a24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a26:	f107 0314 	add.w	r3, r7, #20
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4819      	ldr	r0, [pc, #100]	@ (8001a94 <MX_GPIO_Init+0x144>)
 8001a2e:	f000 ff5b 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Echo2_Pin Echo1_Pin */
  GPIO_InitStruct.Pin = Echo2_Pin|Echo1_Pin;
 8001a32:	f640 0304 	movw	r3, #2052	@ 0x804
 8001a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a40:	f107 0314 	add.w	r3, r7, #20
 8001a44:	4619      	mov	r1, r3
 8001a46:	4813      	ldr	r0, [pc, #76]	@ (8001a94 <MX_GPIO_Init+0x144>)
 8001a48:	f000 ff4e 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LED1_Pin|LED2_Pin;
 8001a4c:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 8001a50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a52:	2301      	movs	r3, #1
 8001a54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a5e:	f107 0314 	add.w	r3, r7, #20
 8001a62:	4619      	mov	r1, r3
 8001a64:	480c      	ldr	r0, [pc, #48]	@ (8001a98 <MX_GPIO_Init+0x148>)
 8001a66:	f000 ff3f 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_GO_Pin MOTOR_BACK_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = MOTOR_GO_Pin|MOTOR_BACK_Pin|BUZZER_Pin;
 8001a6a:	2370      	movs	r3, #112	@ 0x70
 8001a6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a76:	2300      	movs	r3, #0
 8001a78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7a:	f107 0314 	add.w	r3, r7, #20
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4806      	ldr	r0, [pc, #24]	@ (8001a9c <MX_GPIO_Init+0x14c>)
 8001a82:	f000 ff31 	bl	80028e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a86:	bf00      	nop
 8001a88:	3728      	adds	r7, #40	@ 0x28
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40020800 	.word	0x40020800
 8001a98:	40020000 	.word	0x40020000
 8001a9c:	40020400 	.word	0x40020400

08001aa0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)		//1ms  
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM3){
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a12      	ldr	r2, [pc, #72]	@ (8001af8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d11b      	bne.n	8001aea <HAL_TIM_PeriodElapsedCallback+0x4a>
		static int tim3Cnt = 0;
		tim3Cnt++;
 8001ab2:	4b12      	ldr	r3, [pc, #72]	@ (8001afc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	4a10      	ldr	r2, [pc, #64]	@ (8001afc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001aba:	6013      	str	r3, [r2, #0]
		if(tim3Cnt > 50) //1ms * 1000 = 1Sec
 8001abc:	4b0f      	ldr	r3, [pc, #60]	@ (8001afc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2b32      	cmp	r3, #50	@ 0x32
 8001ac2:	dd12      	ble.n	8001aea <HAL_TIM_PeriodElapsedCallback+0x4a>
		{
			tim3Flag1Sec = 1;
 8001ac4:	4b0e      	ldr	r3, [pc, #56]	@ (8001b00 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	601a      	str	r2, [r3, #0]
			tim3Flag100ms = 1;
 8001aca:	4b0e      	ldr	r3, [pc, #56]	@ (8001b04 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	601a      	str	r2, [r3, #0]
			tim3Sec2++;
 8001ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8001b08 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8001b08 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001ad8:	6013      	str	r3, [r2, #0]
			tim3Sec++;
 8001ada:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8001b0c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001ae2:	6013      	str	r3, [r2, #0]
			tim3Cnt = 0;
 8001ae4:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001aea:	bf00      	nop
 8001aec:	370c      	adds	r7, #12
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	40000400 	.word	0x40000400
 8001afc:	20000aa0 	.word	0x20000aa0
 8001b00:	20000000 	.word	0x20000000
 8001b04:	20000a9c 	.word	0x20000a9c
 8001b08:	20000a4c 	.word	0x20000a4c
 8001b0c:	20000a48 	.word	0x20000a48

08001b10 <esp_event>:

void esp_event(char * recvBuf)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b09c      	sub	sp, #112	@ 0x70
 8001b14:	af02      	add	r7, sp, #8
 8001b16:	6078      	str	r0, [r7, #4]
  int i=0;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	667b      	str	r3, [r7, #100]	@ 0x64
  char * pToken;
  char * pArray[ARR_CNT]={0};
 8001b1c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
  char sendBuf[MAX_UART_COMMAND_LEN]={0};
 8001b2c:	f107 030c 	add.w	r3, r7, #12
 8001b30:	2240      	movs	r2, #64	@ 0x40
 8001b32:	2100      	movs	r1, #0
 8001b34:	4618      	mov	r0, r3
 8001b36:	f004 f83d 	bl	8005bb4 <memset>

  strBuff[strlen(recvBuf)-1] = '\0';	//'\n' cut
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f7fe fb5a 	bl	80001f4 <strlen>
 8001b40:	4603      	mov	r3, r0
 8001b42:	3b01      	subs	r3, #1
 8001b44:	4a39      	ldr	r2, [pc, #228]	@ (8001c2c <esp_event+0x11c>)
 8001b46:	2100      	movs	r1, #0
 8001b48:	54d1      	strb	r1, [r2, r3]
  printf("\r\nDebug recv : %s\r\n",recvBuf);
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	4838      	ldr	r0, [pc, #224]	@ (8001c30 <esp_event+0x120>)
 8001b4e:	f003 febf 	bl	80058d0 <iprintf>

  pToken = strtok(recvBuf,"[@]");
 8001b52:	4938      	ldr	r1, [pc, #224]	@ (8001c34 <esp_event+0x124>)
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f004 f855 	bl	8005c04 <strtok>
 8001b5a:	6638      	str	r0, [r7, #96]	@ 0x60
  while(pToken != NULL)
 8001b5c:	e011      	b.n	8001b82 <esp_event+0x72>
  {
    pArray[i] = pToken;
 8001b5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	3368      	adds	r3, #104	@ 0x68
 8001b64:	443b      	add	r3, r7
 8001b66:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001b68:	f843 2c1c 	str.w	r2, [r3, #-28]
    if(++i >= ARR_CNT)
 8001b6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001b6e:	3301      	adds	r3, #1
 8001b70:	667b      	str	r3, [r7, #100]	@ 0x64
 8001b72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001b74:	2b04      	cmp	r3, #4
 8001b76:	dc08      	bgt.n	8001b8a <esp_event+0x7a>
      break;
    pToken = strtok(NULL,"[@]");
 8001b78:	492e      	ldr	r1, [pc, #184]	@ (8001c34 <esp_event+0x124>)
 8001b7a:	2000      	movs	r0, #0
 8001b7c:	f004 f842 	bl	8005c04 <strtok>
 8001b80:	6638      	str	r0, [r7, #96]	@ 0x60
  while(pToken != NULL)
 8001b82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1ea      	bne.n	8001b5e <esp_event+0x4e>
 8001b88:	e000      	b.n	8001b8c <esp_event+0x7c>
      break;
 8001b8a:	bf00      	nop
  }

  if(!strcmp(pArray[1],"DETECT"))
 8001b8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001b8e:	492a      	ldr	r1, [pc, #168]	@ (8001c38 <esp_event+0x128>)
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7fe fb25 	bl	80001e0 <strcmp>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d12c      	bne.n	8001bf6 <esp_event+0xe6>
  {
  	if(!strcmp(pArray[2],"ON"))
 8001b9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b9e:	4927      	ldr	r1, [pc, #156]	@ (8001c3c <esp_event+0x12c>)
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7fe fb1d 	bl	80001e0 <strcmp>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d103      	bne.n	8001bb4 <esp_event+0xa4>
  	{
  		start_sys_flag = 1;
 8001bac:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <esp_event+0x130>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	e00a      	b.n	8001bca <esp_event+0xba>
  	}
	else if(!strcmp(pArray[2],"OFF"))
 8001bb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bb6:	4923      	ldr	r1, [pc, #140]	@ (8001c44 <esp_event+0x134>)
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7fe fb11 	bl	80001e0 <strcmp>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d102      	bne.n	8001bca <esp_event+0xba>
	{
		start_sys_flag = 0;
 8001bc4:	4b1e      	ldr	r3, [pc, #120]	@ (8001c40 <esp_event+0x130>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
	}
	sprintf(sendBuf,"[%s]%s@%s\n",pArray[0],pArray[1],pArray[2]);
 8001bca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bcc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001bce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bd0:	f107 000c 	add.w	r0, r7, #12
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	491b      	ldr	r1, [pc, #108]	@ (8001c48 <esp_event+0x138>)
 8001bda:	f003 fef1 	bl	80059c0 <siprintf>
      return;
  }
  else
      return;

  esp_send_data(sendBuf);
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fb16 	bl	8001214 <esp_send_data>
  printf("Debug send : %s\r\n",sendBuf);
 8001be8:	f107 030c 	add.w	r3, r7, #12
 8001bec:	4619      	mov	r1, r3
 8001bee:	4817      	ldr	r0, [pc, #92]	@ (8001c4c <esp_event+0x13c>)
 8001bf0:	f003 fe6e 	bl	80058d0 <iprintf>
 8001bf4:	e017      	b.n	8001c26 <esp_event+0x116>
  else if(!strncmp(pArray[1]," New conn",8))
 8001bf6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001bf8:	2208      	movs	r2, #8
 8001bfa:	4915      	ldr	r1, [pc, #84]	@ (8001c50 <esp_event+0x140>)
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f003 ffee 	bl	8005bde <strncmp>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d00b      	beq.n	8001c20 <esp_event+0x110>
  else if(!strncmp(pArray[1]," Already log",8))
 8001c08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c0a:	2208      	movs	r2, #8
 8001c0c:	4911      	ldr	r1, [pc, #68]	@ (8001c54 <esp_event+0x144>)
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f003 ffe5 	bl	8005bde <strncmp>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d104      	bne.n	8001c24 <esp_event+0x114>
	  esp_client_conn();
 8001c1a:	f7ff f9d3 	bl	8000fc4 <esp_client_conn>
      return;
 8001c1e:	e002      	b.n	8001c26 <esp_event+0x116>
     return;
 8001c20:	bf00      	nop
 8001c22:	e000      	b.n	8001c26 <esp_event+0x116>
      return;
 8001c24:	bf00      	nop
}
 8001c26:	3768      	adds	r7, #104	@ 0x68
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20000a50 	.word	0x20000a50
 8001c30:	08006f80 	.word	0x08006f80
 8001c34:	08006f94 	.word	0x08006f94
 8001c38:	08006f98 	.word	0x08006f98
 8001c3c:	08006fa0 	.word	0x08006fa0
 8001c40:	20000a90 	.word	0x20000a90
 8001c44:	08006fa4 	.word	0x08006fa4
 8001c48:	08006fa8 	.word	0x08006fa8
 8001c4c:	08006fd0 	.word	0x08006fd0
 8001c50:	08006fb4 	.word	0x08006fb4
 8001c54:	08006fc0 	.word	0x08006fc0

08001c58 <calc_distance1>:
void calc_distance1()
{
 8001c58:	b590      	push	{r4, r7, lr}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
	uint32_t Value2 = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60fb      	str	r3, [r7, #12]
	uint32_t Value1 = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60bb      	str	r3, [r7, #8]
	uint32_t pMillis = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(Trigger1_GPIO_Port, Trigger1_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c70:	4835      	ldr	r0, [pc, #212]	@ (8001d48 <calc_distance1+0xf0>)
 8001c72:	f000 ffd5 	bl	8002c20 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8001c76:	4b35      	ldr	r3, [pc, #212]	@ (8001d4c <calc_distance1+0xf4>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER (&htim4) < 10);  // wait for 10 us
 8001c7e:	bf00      	nop
 8001c80:	4b32      	ldr	r3, [pc, #200]	@ (8001d4c <calc_distance1+0xf4>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c86:	2b09      	cmp	r3, #9
 8001c88:	d9fa      	bls.n	8001c80 <calc_distance1+0x28>
	HAL_GPIO_WritePin(Trigger1_GPIO_Port, Trigger1_Pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c90:	482d      	ldr	r0, [pc, #180]	@ (8001d48 <calc_distance1+0xf0>)
 8001c92:	f000 ffc5 	bl	8002c20 <HAL_GPIO_WritePin>

	pMillis = HAL_GetTick(); // used this to avoid infinite while loop  (for timeout)
 8001c96:	f000 fc53 	bl	8002540 <HAL_GetTick>
 8001c9a:	6078      	str	r0, [r7, #4]
	  // wait for the echo pin to go high
	while (!(HAL_GPIO_ReadPin (Echo1_GPIO_Port, Echo1_Pin)) && pMillis + 10 >  HAL_GetTick());
 8001c9c:	bf00      	nop
 8001c9e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ca2:	4829      	ldr	r0, [pc, #164]	@ (8001d48 <calc_distance1+0xf0>)
 8001ca4:	f000 ffa4 	bl	8002bf0 <HAL_GPIO_ReadPin>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d107      	bne.n	8001cbe <calc_distance1+0x66>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	f103 040a 	add.w	r4, r3, #10
 8001cb4:	f000 fc44 	bl	8002540 <HAL_GetTick>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	429c      	cmp	r4, r3
 8001cbc:	d8ef      	bhi.n	8001c9e <calc_distance1+0x46>
	Value1 = __HAL_TIM_GET_COUNTER (&htim4);
 8001cbe:	4b23      	ldr	r3, [pc, #140]	@ (8001d4c <calc_distance1+0xf4>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc4:	60bb      	str	r3, [r7, #8]

	pMillis = HAL_GetTick(); // used this to avoid infinite while loop (for timeout)
 8001cc6:	f000 fc3b 	bl	8002540 <HAL_GetTick>
 8001cca:	6078      	str	r0, [r7, #4]
	// wait for the echo pin to go low
	while ((HAL_GPIO_ReadPin (Echo1_GPIO_Port, Echo1_Pin)) && pMillis + 50 > HAL_GetTick());
 8001ccc:	bf00      	nop
 8001cce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cd2:	481d      	ldr	r0, [pc, #116]	@ (8001d48 <calc_distance1+0xf0>)
 8001cd4:	f000 ff8c 	bl	8002bf0 <HAL_GPIO_ReadPin>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d007      	beq.n	8001cee <calc_distance1+0x96>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f103 0432 	add.w	r4, r3, #50	@ 0x32
 8001ce4:	f000 fc2c 	bl	8002540 <HAL_GetTick>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	429c      	cmp	r4, r3
 8001cec:	d8ef      	bhi.n	8001cce <calc_distance1+0x76>
	Value2 = __HAL_TIM_GET_COUNTER (&htim4);
 8001cee:	4b17      	ldr	r3, [pc, #92]	@ (8001d4c <calc_distance1+0xf4>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cf4:	60fb      	str	r3, [r7, #12]

	Distance1 = (Value2-Value1)* 0.034/2;
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7fe fc19 	bl	8000534 <__aeabi_ui2d>
 8001d02:	a30f      	add	r3, pc, #60	@ (adr r3, 8001d40 <calc_distance1+0xe8>)
 8001d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d08:	f7fe fc8e 	bl	8000628 <__aeabi_dmul>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	4610      	mov	r0, r2
 8001d12:	4619      	mov	r1, r3
 8001d14:	f04f 0200 	mov.w	r2, #0
 8001d18:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d1c:	f7fe fdae 	bl	800087c <__aeabi_ddiv>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4610      	mov	r0, r2
 8001d26:	4619      	mov	r1, r3
 8001d28:	f7fe fe90 	bl	8000a4c <__aeabi_d2iz>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	4a08      	ldr	r2, [pc, #32]	@ (8001d50 <calc_distance1+0xf8>)
 8001d30:	6013      	str	r3, [r2, #0]
}
 8001d32:	bf00      	nop
 8001d34:	3714      	adds	r7, #20
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd90      	pop	{r4, r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	f3af 8000 	nop.w
 8001d40:	b020c49c 	.word	0xb020c49c
 8001d44:	3fa16872 	.word	0x3fa16872
 8001d48:	40020800 	.word	0x40020800
 8001d4c:	20000970 	.word	0x20000970
 8001d50:	20000a94 	.word	0x20000a94
 8001d54:	00000000 	.word	0x00000000

08001d58 <calc_distance2>:
void calc_distance2()
{
 8001d58:	b590      	push	{r4, r7, lr}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
	uint32_t Value2 = 0;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60fb      	str	r3, [r7, #12]
	uint32_t Value1 = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	60bb      	str	r3, [r7, #8]
	uint32_t pMillis = 0;
 8001d66:	2300      	movs	r3, #0
 8001d68:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(Trigger2_GPIO_Port, Trigger2_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	2102      	movs	r1, #2
 8001d6e:	4834      	ldr	r0, [pc, #208]	@ (8001e40 <calc_distance2+0xe8>)
 8001d70:	f000 ff56 	bl	8002c20 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 8001d74:	4b33      	ldr	r3, [pc, #204]	@ (8001e44 <calc_distance2+0xec>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER (&htim4) < 10);  // wait for 10 us
 8001d7c:	bf00      	nop
 8001d7e:	4b31      	ldr	r3, [pc, #196]	@ (8001e44 <calc_distance2+0xec>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d84:	2b09      	cmp	r3, #9
 8001d86:	d9fa      	bls.n	8001d7e <calc_distance2+0x26>
	HAL_GPIO_WritePin(Trigger2_GPIO_Port, Trigger2_Pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2102      	movs	r1, #2
 8001d8c:	482c      	ldr	r0, [pc, #176]	@ (8001e40 <calc_distance2+0xe8>)
 8001d8e:	f000 ff47 	bl	8002c20 <HAL_GPIO_WritePin>

	pMillis = HAL_GetTick(); // used this to avoid infinite while loop  (for timeout)
 8001d92:	f000 fbd5 	bl	8002540 <HAL_GetTick>
 8001d96:	6078      	str	r0, [r7, #4]
	  // wait for the echo pin to go high
	while (!(HAL_GPIO_ReadPin (Echo2_GPIO_Port, Echo2_Pin)) && pMillis + 10 >  HAL_GetTick());
 8001d98:	bf00      	nop
 8001d9a:	2104      	movs	r1, #4
 8001d9c:	4828      	ldr	r0, [pc, #160]	@ (8001e40 <calc_distance2+0xe8>)
 8001d9e:	f000 ff27 	bl	8002bf0 <HAL_GPIO_ReadPin>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d107      	bne.n	8001db8 <calc_distance2+0x60>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f103 040a 	add.w	r4, r3, #10
 8001dae:	f000 fbc7 	bl	8002540 <HAL_GetTick>
 8001db2:	4603      	mov	r3, r0
 8001db4:	429c      	cmp	r4, r3
 8001db6:	d8f0      	bhi.n	8001d9a <calc_distance2+0x42>
	Value1 = __HAL_TIM_GET_COUNTER (&htim4);
 8001db8:	4b22      	ldr	r3, [pc, #136]	@ (8001e44 <calc_distance2+0xec>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dbe:	60bb      	str	r3, [r7, #8]

	pMillis = HAL_GetTick(); // used this to avoid infinite while loop (for timeout)
 8001dc0:	f000 fbbe 	bl	8002540 <HAL_GetTick>
 8001dc4:	6078      	str	r0, [r7, #4]
	// wait for the echo pin to go low
	while ((HAL_GPIO_ReadPin (Echo2_GPIO_Port, Echo2_Pin)) && pMillis + 50 > HAL_GetTick());
 8001dc6:	bf00      	nop
 8001dc8:	2104      	movs	r1, #4
 8001dca:	481d      	ldr	r0, [pc, #116]	@ (8001e40 <calc_distance2+0xe8>)
 8001dcc:	f000 ff10 	bl	8002bf0 <HAL_GPIO_ReadPin>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d007      	beq.n	8001de6 <calc_distance2+0x8e>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f103 0432 	add.w	r4, r3, #50	@ 0x32
 8001ddc:	f000 fbb0 	bl	8002540 <HAL_GetTick>
 8001de0:	4603      	mov	r3, r0
 8001de2:	429c      	cmp	r4, r3
 8001de4:	d8f0      	bhi.n	8001dc8 <calc_distance2+0x70>
	Value2 = __HAL_TIM_GET_COUNTER (&htim4);
 8001de6:	4b17      	ldr	r3, [pc, #92]	@ (8001e44 <calc_distance2+0xec>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dec:	60fb      	str	r3, [r7, #12]

	Distance2 = (Value2-Value1)* 0.034/2;
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe fb9d 	bl	8000534 <__aeabi_ui2d>
 8001dfa:	a30f      	add	r3, pc, #60	@ (adr r3, 8001e38 <calc_distance2+0xe0>)
 8001dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e00:	f7fe fc12 	bl	8000628 <__aeabi_dmul>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	4610      	mov	r0, r2
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	f04f 0200 	mov.w	r2, #0
 8001e10:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e14:	f7fe fd32 	bl	800087c <__aeabi_ddiv>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	4610      	mov	r0, r2
 8001e1e:	4619      	mov	r1, r3
 8001e20:	f7fe fe14 	bl	8000a4c <__aeabi_d2iz>
 8001e24:	4603      	mov	r3, r0
 8001e26:	4a08      	ldr	r2, [pc, #32]	@ (8001e48 <calc_distance2+0xf0>)
 8001e28:	6013      	str	r3, [r2, #0]
}
 8001e2a:	bf00      	nop
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd90      	pop	{r4, r7, pc}
 8001e32:	bf00      	nop
 8001e34:	f3af 8000 	nop.w
 8001e38:	b020c49c 	.word	0xb020c49c
 8001e3c:	3fa16872 	.word	0x3fa16872
 8001e40:	40020800 	.word	0x40020800
 8001e44:	20000970 	.word	0x20000970
 8001e48:	20000a98 	.word	0x20000a98

08001e4c <servo_motor_control>:
void servo_motor_control(int servo_pulse)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, servo_pulse);
 8001e54:	4b04      	ldr	r3, [pc, #16]	@ (8001e68 <servo_motor_control+0x1c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001e5c:	bf00      	nop
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	20000928 	.word	0x20000928

08001e6c <dc_motor>:

void dc_motor(int pulse)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(MOTOR_GO_GPIO_Port, MOTOR_GO_Pin, GPIO_PIN_SET);
 8001e74:	2201      	movs	r2, #1
 8001e76:	2110      	movs	r1, #16
 8001e78:	4808      	ldr	r0, [pc, #32]	@ (8001e9c <dc_motor+0x30>)
 8001e7a:	f000 fed1 	bl	8002c20 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_BACK_GPIO_Port, MOTOR_BACK_Pin, GPIO_PIN_RESET);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2120      	movs	r1, #32
 8001e82:	4806      	ldr	r0, [pc, #24]	@ (8001e9c <dc_motor+0x30>)
 8001e84:	f000 fecc 	bl	8002c20 <HAL_GPIO_WritePin>
	__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_2, (pulse < 0 ? 0 : pulse));
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8001e8e:	4b04      	ldr	r3, [pc, #16]	@ (8001ea0 <dc_motor+0x34>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001e94:	bf00      	nop
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40020400 	.word	0x40020400
 8001ea0:	20000928 	.word	0x20000928

08001ea4 <BUZZER>:

void BUZZER()
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 8001ea8:	2140      	movs	r1, #64	@ 0x40
 8001eaa:	4807      	ldr	r0, [pc, #28]	@ (8001ec8 <BUZZER+0x24>)
 8001eac:	f000 fed1 	bl	8002c52 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001eb0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001eb4:	4805      	ldr	r0, [pc, #20]	@ (8001ecc <BUZZER+0x28>)
 8001eb6:	f000 fecc 	bl	8002c52 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001eba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ebe:	4803      	ldr	r0, [pc, #12]	@ (8001ecc <BUZZER+0x28>)
 8001ec0:	f000 fec7 	bl	8002c52 <HAL_GPIO_TogglePin>
}
 8001ec4:	bf00      	nop
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40020400 	.word	0x40020400
 8001ecc:	40020000 	.word	0x40020000

08001ed0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ed4:	b672      	cpsid	i
}
 8001ed6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ed8:	bf00      	nop
 8001eda:	e7fd      	b.n	8001ed8 <Error_Handler+0x8>

08001edc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	607b      	str	r3, [r7, #4]
 8001ee6:	4b10      	ldr	r3, [pc, #64]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eea:	4a0f      	ldr	r2, [pc, #60]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001eec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ef0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001efa:	607b      	str	r3, [r7, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	603b      	str	r3, [r7, #0]
 8001f02:	4b09      	ldr	r3, [pc, #36]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	4a08      	ldr	r2, [pc, #32]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f0e:	4b06      	ldr	r3, [pc, #24]	@ (8001f28 <HAL_MspInit+0x4c>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f16:	603b      	str	r3, [r7, #0]
 8001f18:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f1a:	2007      	movs	r0, #7
 8001f1c:	f000 fc10 	bl	8002740 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f20:	bf00      	nop
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	40023800 	.word	0x40023800

08001f2c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b086      	sub	sp, #24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a26      	ldr	r2, [pc, #152]	@ (8001fd4 <HAL_TIM_Base_MspInit+0xa8>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d10e      	bne.n	8001f5c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	617b      	str	r3, [r7, #20]
 8001f42:	4b25      	ldr	r3, [pc, #148]	@ (8001fd8 <HAL_TIM_Base_MspInit+0xac>)
 8001f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f46:	4a24      	ldr	r2, [pc, #144]	@ (8001fd8 <HAL_TIM_Base_MspInit+0xac>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f4e:	4b22      	ldr	r3, [pc, #136]	@ (8001fd8 <HAL_TIM_Base_MspInit+0xac>)
 8001f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001f5a:	e036      	b.n	8001fca <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a1e      	ldr	r2, [pc, #120]	@ (8001fdc <HAL_TIM_Base_MspInit+0xb0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d116      	bne.n	8001f94 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	613b      	str	r3, [r7, #16]
 8001f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd8 <HAL_TIM_Base_MspInit+0xac>)
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6e:	4a1a      	ldr	r2, [pc, #104]	@ (8001fd8 <HAL_TIM_Base_MspInit+0xac>)
 8001f70:	f043 0302 	orr.w	r3, r3, #2
 8001f74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f76:	4b18      	ldr	r3, [pc, #96]	@ (8001fd8 <HAL_TIM_Base_MspInit+0xac>)
 8001f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	613b      	str	r3, [r7, #16]
 8001f80:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2100      	movs	r1, #0
 8001f86:	201d      	movs	r0, #29
 8001f88:	f000 fbe5 	bl	8002756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f8c:	201d      	movs	r0, #29
 8001f8e:	f000 fbfe 	bl	800278e <HAL_NVIC_EnableIRQ>
}
 8001f92:	e01a      	b.n	8001fca <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM4)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a11      	ldr	r2, [pc, #68]	@ (8001fe0 <HAL_TIM_Base_MspInit+0xb4>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d115      	bne.n	8001fca <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd8 <HAL_TIM_Base_MspInit+0xac>)
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa6:	4a0c      	ldr	r2, [pc, #48]	@ (8001fd8 <HAL_TIM_Base_MspInit+0xac>)
 8001fa8:	f043 0304 	orr.w	r3, r3, #4
 8001fac:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fae:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd8 <HAL_TIM_Base_MspInit+0xac>)
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb2:	f003 0304 	and.w	r3, r3, #4
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	201e      	movs	r0, #30
 8001fc0:	f000 fbc9 	bl	8002756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001fc4:	201e      	movs	r0, #30
 8001fc6:	f000 fbe2 	bl	800278e <HAL_NVIC_EnableIRQ>
}
 8001fca:	bf00      	nop
 8001fcc:	3718      	adds	r7, #24
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40010000 	.word	0x40010000
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	40000400 	.word	0x40000400
 8001fe0:	40000800 	.word	0x40000800

08001fe4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b08a      	sub	sp, #40	@ 0x28
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fec:	f107 0314 	add.w	r3, r7, #20
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	605a      	str	r2, [r3, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
 8001ff8:	60da      	str	r2, [r3, #12]
 8001ffa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a24      	ldr	r2, [pc, #144]	@ (8002094 <HAL_TIM_MspPostInit+0xb0>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d11f      	bne.n	8002046 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	4b23      	ldr	r3, [pc, #140]	@ (8002098 <HAL_TIM_MspPostInit+0xb4>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	4a22      	ldr	r2, [pc, #136]	@ (8002098 <HAL_TIM_MspPostInit+0xb4>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	6313      	str	r3, [r2, #48]	@ 0x30
 8002016:	4b20      	ldr	r3, [pc, #128]	@ (8002098 <HAL_TIM_MspPostInit+0xb4>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	613b      	str	r3, [r7, #16]
 8002020:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002022:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002026:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002028:	2302      	movs	r3, #2
 800202a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002030:	2300      	movs	r3, #0
 8002032:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002034:	2301      	movs	r3, #1
 8002036:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002038:	f107 0314 	add.w	r3, r7, #20
 800203c:	4619      	mov	r1, r3
 800203e:	4817      	ldr	r0, [pc, #92]	@ (800209c <HAL_TIM_MspPostInit+0xb8>)
 8002040:	f000 fc52 	bl	80028e8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002044:	e022      	b.n	800208c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a15      	ldr	r2, [pc, #84]	@ (80020a0 <HAL_TIM_MspPostInit+0xbc>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d11d      	bne.n	800208c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <HAL_TIM_MspPostInit+0xb4>)
 8002056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002058:	4a0f      	ldr	r2, [pc, #60]	@ (8002098 <HAL_TIM_MspPostInit+0xb4>)
 800205a:	f043 0301 	orr.w	r3, r3, #1
 800205e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002060:	4b0d      	ldr	r3, [pc, #52]	@ (8002098 <HAL_TIM_MspPostInit+0xb4>)
 8002062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800206c:	23c0      	movs	r3, #192	@ 0xc0
 800206e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002070:	2302      	movs	r3, #2
 8002072:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002078:	2300      	movs	r3, #0
 800207a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800207c:	2302      	movs	r3, #2
 800207e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002080:	f107 0314 	add.w	r3, r7, #20
 8002084:	4619      	mov	r1, r3
 8002086:	4805      	ldr	r0, [pc, #20]	@ (800209c <HAL_TIM_MspPostInit+0xb8>)
 8002088:	f000 fc2e 	bl	80028e8 <HAL_GPIO_Init>
}
 800208c:	bf00      	nop
 800208e:	3728      	adds	r7, #40	@ 0x28
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40010000 	.word	0x40010000
 8002098:	40023800 	.word	0x40023800
 800209c:	40020000 	.word	0x40020000
 80020a0:	40000400 	.word	0x40000400

080020a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08c      	sub	sp, #48	@ 0x30
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	f107 031c 	add.w	r3, r7, #28
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a3a      	ldr	r2, [pc, #232]	@ (80021ac <HAL_UART_MspInit+0x108>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d134      	bne.n	8002130 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	61bb      	str	r3, [r7, #24]
 80020ca:	4b39      	ldr	r3, [pc, #228]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ce:	4a38      	ldr	r2, [pc, #224]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 80020d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020d6:	4b36      	ldr	r3, [pc, #216]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020de:	61bb      	str	r3, [r7, #24]
 80020e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	4b32      	ldr	r3, [pc, #200]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	4a31      	ldr	r2, [pc, #196]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f2:	4b2f      	ldr	r3, [pc, #188]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	617b      	str	r3, [r7, #20]
 80020fc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80020fe:	230c      	movs	r3, #12
 8002100:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002102:	2302      	movs	r3, #2
 8002104:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800210a:	2303      	movs	r3, #3
 800210c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800210e:	2307      	movs	r3, #7
 8002110:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002112:	f107 031c 	add.w	r3, r7, #28
 8002116:	4619      	mov	r1, r3
 8002118:	4826      	ldr	r0, [pc, #152]	@ (80021b4 <HAL_UART_MspInit+0x110>)
 800211a:	f000 fbe5 	bl	80028e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	2100      	movs	r1, #0
 8002122:	2026      	movs	r0, #38	@ 0x26
 8002124:	f000 fb17 	bl	8002756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002128:	2026      	movs	r0, #38	@ 0x26
 800212a:	f000 fb30 	bl	800278e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 800212e:	e038      	b.n	80021a2 <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a20      	ldr	r2, [pc, #128]	@ (80021b8 <HAL_UART_MspInit+0x114>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d133      	bne.n	80021a2 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	613b      	str	r3, [r7, #16]
 800213e:	4b1c      	ldr	r3, [pc, #112]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 8002140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002142:	4a1b      	ldr	r2, [pc, #108]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 8002144:	f043 0320 	orr.w	r3, r3, #32
 8002148:	6453      	str	r3, [r2, #68]	@ 0x44
 800214a:	4b19      	ldr	r3, [pc, #100]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	f003 0320 	and.w	r3, r3, #32
 8002152:	613b      	str	r3, [r7, #16]
 8002154:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60fb      	str	r3, [r7, #12]
 800215a:	4b15      	ldr	r3, [pc, #84]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	4a14      	ldr	r2, [pc, #80]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 8002160:	f043 0304 	orr.w	r3, r3, #4
 8002164:	6313      	str	r3, [r2, #48]	@ 0x30
 8002166:	4b12      	ldr	r3, [pc, #72]	@ (80021b0 <HAL_UART_MspInit+0x10c>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	f003 0304 	and.w	r3, r3, #4
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002172:	23c0      	movs	r3, #192	@ 0xc0
 8002174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002176:	2302      	movs	r3, #2
 8002178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217e:	2303      	movs	r3, #3
 8002180:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002182:	2308      	movs	r3, #8
 8002184:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002186:	f107 031c 	add.w	r3, r7, #28
 800218a:	4619      	mov	r1, r3
 800218c:	480b      	ldr	r0, [pc, #44]	@ (80021bc <HAL_UART_MspInit+0x118>)
 800218e:	f000 fbab 	bl	80028e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002192:	2200      	movs	r2, #0
 8002194:	2100      	movs	r1, #0
 8002196:	2047      	movs	r0, #71	@ 0x47
 8002198:	f000 fadd 	bl	8002756 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800219c:	2047      	movs	r0, #71	@ 0x47
 800219e:	f000 faf6 	bl	800278e <HAL_NVIC_EnableIRQ>
}
 80021a2:	bf00      	nop
 80021a4:	3730      	adds	r7, #48	@ 0x30
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40004400 	.word	0x40004400
 80021b0:	40023800 	.word	0x40023800
 80021b4:	40020000 	.word	0x40020000
 80021b8:	40011400 	.word	0x40011400
 80021bc:	40020800 	.word	0x40020800

080021c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021c4:	bf00      	nop
 80021c6:	e7fd      	b.n	80021c4 <NMI_Handler+0x4>

080021c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021cc:	bf00      	nop
 80021ce:	e7fd      	b.n	80021cc <HardFault_Handler+0x4>

080021d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021d4:	bf00      	nop
 80021d6:	e7fd      	b.n	80021d4 <MemManage_Handler+0x4>

080021d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021dc:	bf00      	nop
 80021de:	e7fd      	b.n	80021dc <BusFault_Handler+0x4>

080021e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021e4:	bf00      	nop
 80021e6:	e7fd      	b.n	80021e4 <UsageFault_Handler+0x4>

080021e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021f6:	b480      	push	{r7}
 80021f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002208:	bf00      	nop
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002212:	b580      	push	{r7, lr}
 8002214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002216:	f000 f97f 	bl	8002518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
	...

08002220 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002224:	4802      	ldr	r0, [pc, #8]	@ (8002230 <TIM3_IRQHandler+0x10>)
 8002226:	f001 fbdd 	bl	80039e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000928 	.word	0x20000928

08002234 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002238:	4802      	ldr	r0, [pc, #8]	@ (8002244 <TIM4_IRQHandler+0x10>)
 800223a:	f001 fbd3 	bl	80039e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800223e:	bf00      	nop
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20000970 	.word	0x20000970

08002248 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800224c:	4802      	ldr	r0, [pc, #8]	@ (8002258 <USART2_IRQHandler+0x10>)
 800224e:	f002 fb11 	bl	8004874 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	200009b8 	.word	0x200009b8

0800225c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002260:	4802      	ldr	r0, [pc, #8]	@ (800226c <USART6_IRQHandler+0x10>)
 8002262:	f002 fb07 	bl	8004874 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002266:	bf00      	nop
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	20000a00 	.word	0x20000a00

08002270 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  return 1;
 8002274:	2301      	movs	r3, #1
}
 8002276:	4618      	mov	r0, r3
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <_kill>:

int _kill(int pid, int sig)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800228a:	f003 fd73 	bl	8005d74 <__errno>
 800228e:	4603      	mov	r3, r0
 8002290:	2216      	movs	r2, #22
 8002292:	601a      	str	r2, [r3, #0]
  return -1;
 8002294:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002298:	4618      	mov	r0, r3
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <_exit>:

void _exit (int status)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022a8:	f04f 31ff 	mov.w	r1, #4294967295
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff ffe7 	bl	8002280 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022b2:	bf00      	nop
 80022b4:	e7fd      	b.n	80022b2 <_exit+0x12>

080022b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022b6:	b580      	push	{r7, lr}
 80022b8:	b086      	sub	sp, #24
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	60f8      	str	r0, [r7, #12]
 80022be:	60b9      	str	r1, [r7, #8]
 80022c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]
 80022c6:	e00a      	b.n	80022de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022c8:	f3af 8000 	nop.w
 80022cc:	4601      	mov	r1, r0
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	1c5a      	adds	r2, r3, #1
 80022d2:	60ba      	str	r2, [r7, #8]
 80022d4:	b2ca      	uxtb	r2, r1
 80022d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	3301      	adds	r3, #1
 80022dc:	617b      	str	r3, [r7, #20]
 80022de:	697a      	ldr	r2, [r7, #20]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	dbf0      	blt.n	80022c8 <_read+0x12>
  }

  return len;
 80022e6:	687b      	ldr	r3, [r7, #4]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3718      	adds	r7, #24
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	e009      	b.n	8002316 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	1c5a      	adds	r2, r3, #1
 8002306:	60ba      	str	r2, [r7, #8]
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	4618      	mov	r0, r3
 800230c:	f7fe ffc4 	bl	8001298 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	3301      	adds	r3, #1
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	429a      	cmp	r2, r3
 800231c:	dbf1      	blt.n	8002302 <_write+0x12>
  }
  return len;
 800231e:	687b      	ldr	r3, [r7, #4]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <_close>:

int _close(int file)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002330:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002334:	4618      	mov	r0, r3
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002350:	605a      	str	r2, [r3, #4]
  return 0;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <_isatty>:

int _isatty(int file)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002368:	2301      	movs	r3, #1
}
 800236a:	4618      	mov	r0, r3
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr

08002376 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002376:	b480      	push	{r7}
 8002378:	b085      	sub	sp, #20
 800237a:	af00      	add	r7, sp, #0
 800237c:	60f8      	str	r0, [r7, #12]
 800237e:	60b9      	str	r1, [r7, #8]
 8002380:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002398:	4a14      	ldr	r2, [pc, #80]	@ (80023ec <_sbrk+0x5c>)
 800239a:	4b15      	ldr	r3, [pc, #84]	@ (80023f0 <_sbrk+0x60>)
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023a4:	4b13      	ldr	r3, [pc, #76]	@ (80023f4 <_sbrk+0x64>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d102      	bne.n	80023b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023ac:	4b11      	ldr	r3, [pc, #68]	@ (80023f4 <_sbrk+0x64>)
 80023ae:	4a12      	ldr	r2, [pc, #72]	@ (80023f8 <_sbrk+0x68>)
 80023b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023b2:	4b10      	ldr	r3, [pc, #64]	@ (80023f4 <_sbrk+0x64>)
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4413      	add	r3, r2
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d207      	bcs.n	80023d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023c0:	f003 fcd8 	bl	8005d74 <__errno>
 80023c4:	4603      	mov	r3, r0
 80023c6:	220c      	movs	r2, #12
 80023c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ca:	f04f 33ff 	mov.w	r3, #4294967295
 80023ce:	e009      	b.n	80023e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023d0:	4b08      	ldr	r3, [pc, #32]	@ (80023f4 <_sbrk+0x64>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023d6:	4b07      	ldr	r3, [pc, #28]	@ (80023f4 <_sbrk+0x64>)
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4413      	add	r3, r2
 80023de:	4a05      	ldr	r2, [pc, #20]	@ (80023f4 <_sbrk+0x64>)
 80023e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023e2:	68fb      	ldr	r3, [r7, #12]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20020000 	.word	0x20020000
 80023f0:	00000400 	.word	0x00000400
 80023f4:	20000aa4 	.word	0x20000aa4
 80023f8:	20000bf8 	.word	0x20000bf8

080023fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002400:	4b06      	ldr	r3, [pc, #24]	@ (800241c <SystemInit+0x20>)
 8002402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002406:	4a05      	ldr	r2, [pc, #20]	@ (800241c <SystemInit+0x20>)
 8002408:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800240c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002410:	bf00      	nop
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	e000ed00 	.word	0xe000ed00

08002420 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002420:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002458 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002424:	f7ff ffea 	bl	80023fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002428:	480c      	ldr	r0, [pc, #48]	@ (800245c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800242a:	490d      	ldr	r1, [pc, #52]	@ (8002460 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800242c:	4a0d      	ldr	r2, [pc, #52]	@ (8002464 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800242e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002430:	e002      	b.n	8002438 <LoopCopyDataInit>

08002432 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002432:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002434:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002436:	3304      	adds	r3, #4

08002438 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002438:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800243a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800243c:	d3f9      	bcc.n	8002432 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800243e:	4a0a      	ldr	r2, [pc, #40]	@ (8002468 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002440:	4c0a      	ldr	r4, [pc, #40]	@ (800246c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002442:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002444:	e001      	b.n	800244a <LoopFillZerobss>

08002446 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002446:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002448:	3204      	adds	r2, #4

0800244a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800244a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800244c:	d3fb      	bcc.n	8002446 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800244e:	f003 fc97 	bl	8005d80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002452:	f7fe ff39 	bl	80012c8 <main>
  bx  lr    
 8002456:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002458:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800245c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002460:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002464:	080070ec 	.word	0x080070ec
  ldr r2, =_sbss
 8002468:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800246c:	20000bf8 	.word	0x20000bf8

08002470 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002470:	e7fe      	b.n	8002470 <ADC_IRQHandler>
	...

08002474 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002478:	4b0e      	ldr	r3, [pc, #56]	@ (80024b4 <HAL_Init+0x40>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a0d      	ldr	r2, [pc, #52]	@ (80024b4 <HAL_Init+0x40>)
 800247e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002482:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002484:	4b0b      	ldr	r3, [pc, #44]	@ (80024b4 <HAL_Init+0x40>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a0a      	ldr	r2, [pc, #40]	@ (80024b4 <HAL_Init+0x40>)
 800248a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800248e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002490:	4b08      	ldr	r3, [pc, #32]	@ (80024b4 <HAL_Init+0x40>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a07      	ldr	r2, [pc, #28]	@ (80024b4 <HAL_Init+0x40>)
 8002496:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800249a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800249c:	2003      	movs	r0, #3
 800249e:	f000 f94f 	bl	8002740 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024a2:	2000      	movs	r0, #0
 80024a4:	f000 f808 	bl	80024b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024a8:	f7ff fd18 	bl	8001edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40023c00 	.word	0x40023c00

080024b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024c0:	4b12      	ldr	r3, [pc, #72]	@ (800250c <HAL_InitTick+0x54>)
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	4b12      	ldr	r3, [pc, #72]	@ (8002510 <HAL_InitTick+0x58>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	4619      	mov	r1, r3
 80024ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80024d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d6:	4618      	mov	r0, r3
 80024d8:	f000 f967 	bl	80027aa <HAL_SYSTICK_Config>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e00e      	b.n	8002504 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2b0f      	cmp	r3, #15
 80024ea:	d80a      	bhi.n	8002502 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024ec:	2200      	movs	r2, #0
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	f04f 30ff 	mov.w	r0, #4294967295
 80024f4:	f000 f92f 	bl	8002756 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024f8:	4a06      	ldr	r2, [pc, #24]	@ (8002514 <HAL_InitTick+0x5c>)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	e000      	b.n	8002504 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
}
 8002504:	4618      	mov	r0, r3
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	2000000c 	.word	0x2000000c
 8002510:	20000014 	.word	0x20000014
 8002514:	20000010 	.word	0x20000010

08002518 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800251c:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <HAL_IncTick+0x20>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	4b06      	ldr	r3, [pc, #24]	@ (800253c <HAL_IncTick+0x24>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4413      	add	r3, r2
 8002528:	4a04      	ldr	r2, [pc, #16]	@ (800253c <HAL_IncTick+0x24>)
 800252a:	6013      	str	r3, [r2, #0]
}
 800252c:	bf00      	nop
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	20000014 	.word	0x20000014
 800253c:	20000aa8 	.word	0x20000aa8

08002540 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  return uwTick;
 8002544:	4b03      	ldr	r3, [pc, #12]	@ (8002554 <HAL_GetTick+0x14>)
 8002546:	681b      	ldr	r3, [r3, #0]
}
 8002548:	4618      	mov	r0, r3
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	20000aa8 	.word	0x20000aa8

08002558 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002560:	f7ff ffee 	bl	8002540 <HAL_GetTick>
 8002564:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002570:	d005      	beq.n	800257e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002572:	4b0a      	ldr	r3, [pc, #40]	@ (800259c <HAL_Delay+0x44>)
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	461a      	mov	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4413      	add	r3, r2
 800257c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800257e:	bf00      	nop
 8002580:	f7ff ffde 	bl	8002540 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	429a      	cmp	r2, r3
 800258e:	d8f7      	bhi.n	8002580 <HAL_Delay+0x28>
  {
  }
}
 8002590:	bf00      	nop
 8002592:	bf00      	nop
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000014 	.word	0x20000014

080025a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025b0:	4b0c      	ldr	r3, [pc, #48]	@ (80025e4 <__NVIC_SetPriorityGrouping+0x44>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025bc:	4013      	ands	r3, r2
 80025be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025d2:	4a04      	ldr	r2, [pc, #16]	@ (80025e4 <__NVIC_SetPriorityGrouping+0x44>)
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	60d3      	str	r3, [r2, #12]
}
 80025d8:	bf00      	nop
 80025da:	3714      	adds	r7, #20
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025ec:	4b04      	ldr	r3, [pc, #16]	@ (8002600 <__NVIC_GetPriorityGrouping+0x18>)
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	0a1b      	lsrs	r3, r3, #8
 80025f2:	f003 0307 	and.w	r3, r3, #7
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	2b00      	cmp	r3, #0
 8002614:	db0b      	blt.n	800262e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	f003 021f 	and.w	r2, r3, #31
 800261c:	4907      	ldr	r1, [pc, #28]	@ (800263c <__NVIC_EnableIRQ+0x38>)
 800261e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002622:	095b      	lsrs	r3, r3, #5
 8002624:	2001      	movs	r0, #1
 8002626:	fa00 f202 	lsl.w	r2, r0, r2
 800262a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	e000e100 	.word	0xe000e100

08002640 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	6039      	str	r1, [r7, #0]
 800264a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800264c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002650:	2b00      	cmp	r3, #0
 8002652:	db0a      	blt.n	800266a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	b2da      	uxtb	r2, r3
 8002658:	490c      	ldr	r1, [pc, #48]	@ (800268c <__NVIC_SetPriority+0x4c>)
 800265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265e:	0112      	lsls	r2, r2, #4
 8002660:	b2d2      	uxtb	r2, r2
 8002662:	440b      	add	r3, r1
 8002664:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002668:	e00a      	b.n	8002680 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	b2da      	uxtb	r2, r3
 800266e:	4908      	ldr	r1, [pc, #32]	@ (8002690 <__NVIC_SetPriority+0x50>)
 8002670:	79fb      	ldrb	r3, [r7, #7]
 8002672:	f003 030f 	and.w	r3, r3, #15
 8002676:	3b04      	subs	r3, #4
 8002678:	0112      	lsls	r2, r2, #4
 800267a:	b2d2      	uxtb	r2, r2
 800267c:	440b      	add	r3, r1
 800267e:	761a      	strb	r2, [r3, #24]
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000e100 	.word	0xe000e100
 8002690:	e000ed00 	.word	0xe000ed00

08002694 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002694:	b480      	push	{r7}
 8002696:	b089      	sub	sp, #36	@ 0x24
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f003 0307 	and.w	r3, r3, #7
 80026a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	f1c3 0307 	rsb	r3, r3, #7
 80026ae:	2b04      	cmp	r3, #4
 80026b0:	bf28      	it	cs
 80026b2:	2304      	movcs	r3, #4
 80026b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	3304      	adds	r3, #4
 80026ba:	2b06      	cmp	r3, #6
 80026bc:	d902      	bls.n	80026c4 <NVIC_EncodePriority+0x30>
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	3b03      	subs	r3, #3
 80026c2:	e000      	b.n	80026c6 <NVIC_EncodePriority+0x32>
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026c8:	f04f 32ff 	mov.w	r2, #4294967295
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	43da      	mvns	r2, r3
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	401a      	ands	r2, r3
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026dc:	f04f 31ff 	mov.w	r1, #4294967295
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	fa01 f303 	lsl.w	r3, r1, r3
 80026e6:	43d9      	mvns	r1, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ec:	4313      	orrs	r3, r2
         );
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3724      	adds	r7, #36	@ 0x24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
	...

080026fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3b01      	subs	r3, #1
 8002708:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800270c:	d301      	bcc.n	8002712 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800270e:	2301      	movs	r3, #1
 8002710:	e00f      	b.n	8002732 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002712:	4a0a      	ldr	r2, [pc, #40]	@ (800273c <SysTick_Config+0x40>)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	3b01      	subs	r3, #1
 8002718:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800271a:	210f      	movs	r1, #15
 800271c:	f04f 30ff 	mov.w	r0, #4294967295
 8002720:	f7ff ff8e 	bl	8002640 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002724:	4b05      	ldr	r3, [pc, #20]	@ (800273c <SysTick_Config+0x40>)
 8002726:	2200      	movs	r2, #0
 8002728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800272a:	4b04      	ldr	r3, [pc, #16]	@ (800273c <SysTick_Config+0x40>)
 800272c:	2207      	movs	r2, #7
 800272e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	e000e010 	.word	0xe000e010

08002740 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f7ff ff29 	bl	80025a0 <__NVIC_SetPriorityGrouping>
}
 800274e:	bf00      	nop
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002756:	b580      	push	{r7, lr}
 8002758:	b086      	sub	sp, #24
 800275a:	af00      	add	r7, sp, #0
 800275c:	4603      	mov	r3, r0
 800275e:	60b9      	str	r1, [r7, #8]
 8002760:	607a      	str	r2, [r7, #4]
 8002762:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002764:	2300      	movs	r3, #0
 8002766:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002768:	f7ff ff3e 	bl	80025e8 <__NVIC_GetPriorityGrouping>
 800276c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	68b9      	ldr	r1, [r7, #8]
 8002772:	6978      	ldr	r0, [r7, #20]
 8002774:	f7ff ff8e 	bl	8002694 <NVIC_EncodePriority>
 8002778:	4602      	mov	r2, r0
 800277a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800277e:	4611      	mov	r1, r2
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff ff5d 	bl	8002640 <__NVIC_SetPriority>
}
 8002786:	bf00      	nop
 8002788:	3718      	adds	r7, #24
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b082      	sub	sp, #8
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff ff31 	bl	8002604 <__NVIC_EnableIRQ>
}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}

080027aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027aa:	b580      	push	{r7, lr}
 80027ac:	b082      	sub	sp, #8
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7ff ffa2 	bl	80026fc <SysTick_Config>
 80027b8:	4603      	mov	r3, r0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b084      	sub	sp, #16
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027d0:	f7ff feb6 	bl	8002540 <HAL_GetTick>
 80027d4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d008      	beq.n	80027f4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2280      	movs	r2, #128	@ 0x80
 80027e6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e052      	b.n	800289a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f022 0216 	bic.w	r2, r2, #22
 8002802:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	695a      	ldr	r2, [r3, #20]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002812:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002818:	2b00      	cmp	r3, #0
 800281a:	d103      	bne.n	8002824 <HAL_DMA_Abort+0x62>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002820:	2b00      	cmp	r3, #0
 8002822:	d007      	beq.n	8002834 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 0208 	bic.w	r2, r2, #8
 8002832:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f022 0201 	bic.w	r2, r2, #1
 8002842:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002844:	e013      	b.n	800286e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002846:	f7ff fe7b 	bl	8002540 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b05      	cmp	r3, #5
 8002852:	d90c      	bls.n	800286e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2220      	movs	r2, #32
 8002858:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2203      	movs	r2, #3
 800285e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e015      	b.n	800289a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0301 	and.w	r3, r3, #1
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1e4      	bne.n	8002846 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002880:	223f      	movs	r2, #63	@ 0x3f
 8002882:	409a      	lsls	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028a2:	b480      	push	{r7}
 80028a4:	b083      	sub	sp, #12
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d004      	beq.n	80028c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2280      	movs	r2, #128	@ 0x80
 80028ba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e00c      	b.n	80028da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2205      	movs	r2, #5
 80028c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 0201 	bic.w	r2, r2, #1
 80028d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
	...

080028e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b089      	sub	sp, #36	@ 0x24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028f2:	2300      	movs	r3, #0
 80028f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028f6:	2300      	movs	r3, #0
 80028f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028fe:	2300      	movs	r3, #0
 8002900:	61fb      	str	r3, [r7, #28]
 8002902:	e159      	b.n	8002bb8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002904:	2201      	movs	r2, #1
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	4013      	ands	r3, r2
 8002916:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	429a      	cmp	r2, r3
 800291e:	f040 8148 	bne.w	8002bb2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f003 0303 	and.w	r3, r3, #3
 800292a:	2b01      	cmp	r3, #1
 800292c:	d005      	beq.n	800293a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002936:	2b02      	cmp	r3, #2
 8002938:	d130      	bne.n	800299c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	2203      	movs	r2, #3
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	43db      	mvns	r3, r3
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	4013      	ands	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	68da      	ldr	r2, [r3, #12]
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	4313      	orrs	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002970:	2201      	movs	r2, #1
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	43db      	mvns	r3, r3
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4013      	ands	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	091b      	lsrs	r3, r3, #4
 8002986:	f003 0201 	and.w	r2, r3, #1
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d017      	beq.n	80029d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	2203      	movs	r2, #3
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43db      	mvns	r3, r3
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	4013      	ands	r3, r2
 80029be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f003 0303 	and.w	r3, r3, #3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d123      	bne.n	8002a2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	08da      	lsrs	r2, r3, #3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	3208      	adds	r2, #8
 80029ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	220f      	movs	r2, #15
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	43db      	mvns	r3, r3
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	4013      	ands	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	691a      	ldr	r2, [r3, #16]
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	08da      	lsrs	r2, r3, #3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3208      	adds	r2, #8
 8002a26:	69b9      	ldr	r1, [r7, #24]
 8002a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	2203      	movs	r2, #3
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f003 0203 	and.w	r2, r3, #3
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	fa02 f303 	lsl.w	r3, r2, r3
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 80a2 	beq.w	8002bb2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60fb      	str	r3, [r7, #12]
 8002a72:	4b57      	ldr	r3, [pc, #348]	@ (8002bd0 <HAL_GPIO_Init+0x2e8>)
 8002a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a76:	4a56      	ldr	r2, [pc, #344]	@ (8002bd0 <HAL_GPIO_Init+0x2e8>)
 8002a78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a7e:	4b54      	ldr	r3, [pc, #336]	@ (8002bd0 <HAL_GPIO_Init+0x2e8>)
 8002a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a8a:	4a52      	ldr	r2, [pc, #328]	@ (8002bd4 <HAL_GPIO_Init+0x2ec>)
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	089b      	lsrs	r3, r3, #2
 8002a90:	3302      	adds	r3, #2
 8002a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	f003 0303 	and.w	r3, r3, #3
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	220f      	movs	r2, #15
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a49      	ldr	r2, [pc, #292]	@ (8002bd8 <HAL_GPIO_Init+0x2f0>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d019      	beq.n	8002aea <HAL_GPIO_Init+0x202>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a48      	ldr	r2, [pc, #288]	@ (8002bdc <HAL_GPIO_Init+0x2f4>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d013      	beq.n	8002ae6 <HAL_GPIO_Init+0x1fe>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a47      	ldr	r2, [pc, #284]	@ (8002be0 <HAL_GPIO_Init+0x2f8>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d00d      	beq.n	8002ae2 <HAL_GPIO_Init+0x1fa>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a46      	ldr	r2, [pc, #280]	@ (8002be4 <HAL_GPIO_Init+0x2fc>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d007      	beq.n	8002ade <HAL_GPIO_Init+0x1f6>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a45      	ldr	r2, [pc, #276]	@ (8002be8 <HAL_GPIO_Init+0x300>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d101      	bne.n	8002ada <HAL_GPIO_Init+0x1f2>
 8002ad6:	2304      	movs	r3, #4
 8002ad8:	e008      	b.n	8002aec <HAL_GPIO_Init+0x204>
 8002ada:	2307      	movs	r3, #7
 8002adc:	e006      	b.n	8002aec <HAL_GPIO_Init+0x204>
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e004      	b.n	8002aec <HAL_GPIO_Init+0x204>
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	e002      	b.n	8002aec <HAL_GPIO_Init+0x204>
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e000      	b.n	8002aec <HAL_GPIO_Init+0x204>
 8002aea:	2300      	movs	r3, #0
 8002aec:	69fa      	ldr	r2, [r7, #28]
 8002aee:	f002 0203 	and.w	r2, r2, #3
 8002af2:	0092      	lsls	r2, r2, #2
 8002af4:	4093      	lsls	r3, r2
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002afc:	4935      	ldr	r1, [pc, #212]	@ (8002bd4 <HAL_GPIO_Init+0x2ec>)
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	089b      	lsrs	r3, r3, #2
 8002b02:	3302      	adds	r3, #2
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b0a:	4b38      	ldr	r3, [pc, #224]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	43db      	mvns	r3, r3
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	4013      	ands	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d003      	beq.n	8002b2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b2e:	4a2f      	ldr	r2, [pc, #188]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b34:	4b2d      	ldr	r3, [pc, #180]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	4013      	ands	r3, r2
 8002b42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b50:	69ba      	ldr	r2, [r7, #24]
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b58:	4a24      	ldr	r2, [pc, #144]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b5e:	4b23      	ldr	r3, [pc, #140]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	43db      	mvns	r3, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d003      	beq.n	8002b82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b7a:	69ba      	ldr	r2, [r7, #24]
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b82:	4a1a      	ldr	r2, [pc, #104]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b88:	4b18      	ldr	r3, [pc, #96]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	43db      	mvns	r3, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4013      	ands	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bac:	4a0f      	ldr	r2, [pc, #60]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	61fb      	str	r3, [r7, #28]
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	2b0f      	cmp	r3, #15
 8002bbc:	f67f aea2 	bls.w	8002904 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bc0:	bf00      	nop
 8002bc2:	bf00      	nop
 8002bc4:	3724      	adds	r7, #36	@ 0x24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40013800 	.word	0x40013800
 8002bd8:	40020000 	.word	0x40020000
 8002bdc:	40020400 	.word	0x40020400
 8002be0:	40020800 	.word	0x40020800
 8002be4:	40020c00 	.word	0x40020c00
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40013c00 	.word	0x40013c00

08002bf0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	691a      	ldr	r2, [r3, #16]
 8002c00:	887b      	ldrh	r3, [r7, #2]
 8002c02:	4013      	ands	r3, r2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d002      	beq.n	8002c0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	73fb      	strb	r3, [r7, #15]
 8002c0c:	e001      	b.n	8002c12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	807b      	strh	r3, [r7, #2]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c30:	787b      	ldrb	r3, [r7, #1]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c36:	887a      	ldrh	r2, [r7, #2]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c3c:	e003      	b.n	8002c46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c3e:	887b      	ldrh	r3, [r7, #2]
 8002c40:	041a      	lsls	r2, r3, #16
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	619a      	str	r2, [r3, #24]
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr

08002c52 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b085      	sub	sp, #20
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c64:	887a      	ldrh	r2, [r7, #2]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	041a      	lsls	r2, r3, #16
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	43d9      	mvns	r1, r3
 8002c70:	887b      	ldrh	r3, [r7, #2]
 8002c72:	400b      	ands	r3, r1
 8002c74:	431a      	orrs	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	619a      	str	r2, [r3, #24]
}
 8002c7a:	bf00      	nop
 8002c7c:	3714      	adds	r7, #20
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
	...

08002c88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e267      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d075      	beq.n	8002d92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ca6:	4b88      	ldr	r3, [pc, #544]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 030c 	and.w	r3, r3, #12
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	d00c      	beq.n	8002ccc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cb2:	4b85      	ldr	r3, [pc, #532]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002cba:	2b08      	cmp	r3, #8
 8002cbc:	d112      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cbe:	4b82      	ldr	r3, [pc, #520]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cca:	d10b      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ccc:	4b7e      	ldr	r3, [pc, #504]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d05b      	beq.n	8002d90 <HAL_RCC_OscConfig+0x108>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d157      	bne.n	8002d90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e242      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cec:	d106      	bne.n	8002cfc <HAL_RCC_OscConfig+0x74>
 8002cee:	4b76      	ldr	r3, [pc, #472]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a75      	ldr	r2, [pc, #468]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002cf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cf8:	6013      	str	r3, [r2, #0]
 8002cfa:	e01d      	b.n	8002d38 <HAL_RCC_OscConfig+0xb0>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d04:	d10c      	bne.n	8002d20 <HAL_RCC_OscConfig+0x98>
 8002d06:	4b70      	ldr	r3, [pc, #448]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a6f      	ldr	r2, [pc, #444]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002d0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	4b6d      	ldr	r3, [pc, #436]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a6c      	ldr	r2, [pc, #432]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002d18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d1c:	6013      	str	r3, [r2, #0]
 8002d1e:	e00b      	b.n	8002d38 <HAL_RCC_OscConfig+0xb0>
 8002d20:	4b69      	ldr	r3, [pc, #420]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a68      	ldr	r2, [pc, #416]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002d26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d2a:	6013      	str	r3, [r2, #0]
 8002d2c:	4b66      	ldr	r3, [pc, #408]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a65      	ldr	r2, [pc, #404]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002d32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d013      	beq.n	8002d68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d40:	f7ff fbfe 	bl	8002540 <HAL_GetTick>
 8002d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d46:	e008      	b.n	8002d5a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d48:	f7ff fbfa 	bl	8002540 <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	2b64      	cmp	r3, #100	@ 0x64
 8002d54:	d901      	bls.n	8002d5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e207      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d5a:	4b5b      	ldr	r3, [pc, #364]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d0f0      	beq.n	8002d48 <HAL_RCC_OscConfig+0xc0>
 8002d66:	e014      	b.n	8002d92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d68:	f7ff fbea 	bl	8002540 <HAL_GetTick>
 8002d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d70:	f7ff fbe6 	bl	8002540 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b64      	cmp	r3, #100	@ 0x64
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e1f3      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d82:	4b51      	ldr	r3, [pc, #324]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1f0      	bne.n	8002d70 <HAL_RCC_OscConfig+0xe8>
 8002d8e:	e000      	b.n	8002d92 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d063      	beq.n	8002e66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 030c 	and.w	r3, r3, #12
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d00b      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002daa:	4b47      	ldr	r3, [pc, #284]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002db2:	2b08      	cmp	r3, #8
 8002db4:	d11c      	bne.n	8002df0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002db6:	4b44      	ldr	r3, [pc, #272]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d116      	bne.n	8002df0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dc2:	4b41      	ldr	r3, [pc, #260]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d005      	beq.n	8002dda <HAL_RCC_OscConfig+0x152>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d001      	beq.n	8002dda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e1c7      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dda:	4b3b      	ldr	r3, [pc, #236]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	4937      	ldr	r1, [pc, #220]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dee:	e03a      	b.n	8002e66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d020      	beq.n	8002e3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002df8:	4b34      	ldr	r3, [pc, #208]	@ (8002ecc <HAL_RCC_OscConfig+0x244>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfe:	f7ff fb9f 	bl	8002540 <HAL_GetTick>
 8002e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e04:	e008      	b.n	8002e18 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e06:	f7ff fb9b 	bl	8002540 <HAL_GetTick>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e1a8      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e18:	4b2b      	ldr	r3, [pc, #172]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d0f0      	beq.n	8002e06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e24:	4b28      	ldr	r3, [pc, #160]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	4925      	ldr	r1, [pc, #148]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	600b      	str	r3, [r1, #0]
 8002e38:	e015      	b.n	8002e66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e3a:	4b24      	ldr	r3, [pc, #144]	@ (8002ecc <HAL_RCC_OscConfig+0x244>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e40:	f7ff fb7e 	bl	8002540 <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e48:	f7ff fb7a 	bl	8002540 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e187      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1f0      	bne.n	8002e48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0308 	and.w	r3, r3, #8
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d036      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d016      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e7a:	4b15      	ldr	r3, [pc, #84]	@ (8002ed0 <HAL_RCC_OscConfig+0x248>)
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e80:	f7ff fb5e 	bl	8002540 <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e88:	f7ff fb5a 	bl	8002540 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e167      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec8 <HAL_RCC_OscConfig+0x240>)
 8002e9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d0f0      	beq.n	8002e88 <HAL_RCC_OscConfig+0x200>
 8002ea6:	e01b      	b.n	8002ee0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ea8:	4b09      	ldr	r3, [pc, #36]	@ (8002ed0 <HAL_RCC_OscConfig+0x248>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eae:	f7ff fb47 	bl	8002540 <HAL_GetTick>
 8002eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eb4:	e00e      	b.n	8002ed4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eb6:	f7ff fb43 	bl	8002540 <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d907      	bls.n	8002ed4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e150      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	42470000 	.word	0x42470000
 8002ed0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ed4:	4b88      	ldr	r3, [pc, #544]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002ed6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ed8:	f003 0302 	and.w	r3, r3, #2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1ea      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0304 	and.w	r3, r3, #4
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	f000 8097 	beq.w	800301c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ef2:	4b81      	ldr	r3, [pc, #516]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10f      	bne.n	8002f1e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	60bb      	str	r3, [r7, #8]
 8002f02:	4b7d      	ldr	r3, [pc, #500]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f06:	4a7c      	ldr	r2, [pc, #496]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f0e:	4b7a      	ldr	r3, [pc, #488]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f16:	60bb      	str	r3, [r7, #8]
 8002f18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1e:	4b77      	ldr	r3, [pc, #476]	@ (80030fc <HAL_RCC_OscConfig+0x474>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d118      	bne.n	8002f5c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f2a:	4b74      	ldr	r3, [pc, #464]	@ (80030fc <HAL_RCC_OscConfig+0x474>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a73      	ldr	r2, [pc, #460]	@ (80030fc <HAL_RCC_OscConfig+0x474>)
 8002f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f36:	f7ff fb03 	bl	8002540 <HAL_GetTick>
 8002f3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3c:	e008      	b.n	8002f50 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f3e:	f7ff faff 	bl	8002540 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d901      	bls.n	8002f50 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e10c      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f50:	4b6a      	ldr	r3, [pc, #424]	@ (80030fc <HAL_RCC_OscConfig+0x474>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d0f0      	beq.n	8002f3e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d106      	bne.n	8002f72 <HAL_RCC_OscConfig+0x2ea>
 8002f64:	4b64      	ldr	r3, [pc, #400]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f68:	4a63      	ldr	r2, [pc, #396]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f6a:	f043 0301 	orr.w	r3, r3, #1
 8002f6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f70:	e01c      	b.n	8002fac <HAL_RCC_OscConfig+0x324>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	2b05      	cmp	r3, #5
 8002f78:	d10c      	bne.n	8002f94 <HAL_RCC_OscConfig+0x30c>
 8002f7a:	4b5f      	ldr	r3, [pc, #380]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f7e:	4a5e      	ldr	r2, [pc, #376]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f80:	f043 0304 	orr.w	r3, r3, #4
 8002f84:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f86:	4b5c      	ldr	r3, [pc, #368]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8a:	4a5b      	ldr	r2, [pc, #364]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f8c:	f043 0301 	orr.w	r3, r3, #1
 8002f90:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f92:	e00b      	b.n	8002fac <HAL_RCC_OscConfig+0x324>
 8002f94:	4b58      	ldr	r3, [pc, #352]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f98:	4a57      	ldr	r2, [pc, #348]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002f9a:	f023 0301 	bic.w	r3, r3, #1
 8002f9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fa0:	4b55      	ldr	r3, [pc, #340]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa4:	4a54      	ldr	r2, [pc, #336]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002fa6:	f023 0304 	bic.w	r3, r3, #4
 8002faa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d015      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb4:	f7ff fac4 	bl	8002540 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fba:	e00a      	b.n	8002fd2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fbc:	f7ff fac0 	bl	8002540 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e0cb      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fd2:	4b49      	ldr	r3, [pc, #292]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8002fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d0ee      	beq.n	8002fbc <HAL_RCC_OscConfig+0x334>
 8002fde:	e014      	b.n	800300a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fe0:	f7ff faae 	bl	8002540 <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fe6:	e00a      	b.n	8002ffe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe8:	f7ff faaa 	bl	8002540 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e0b5      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ffe:	4b3e      	ldr	r3, [pc, #248]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8003000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1ee      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800300a:	7dfb      	ldrb	r3, [r7, #23]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d105      	bne.n	800301c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003010:	4b39      	ldr	r3, [pc, #228]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8003012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003014:	4a38      	ldr	r2, [pc, #224]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8003016:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800301a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 80a1 	beq.w	8003168 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003026:	4b34      	ldr	r3, [pc, #208]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 030c 	and.w	r3, r3, #12
 800302e:	2b08      	cmp	r3, #8
 8003030:	d05c      	beq.n	80030ec <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	2b02      	cmp	r3, #2
 8003038:	d141      	bne.n	80030be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800303a:	4b31      	ldr	r3, [pc, #196]	@ (8003100 <HAL_RCC_OscConfig+0x478>)
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003040:	f7ff fa7e 	bl	8002540 <HAL_GetTick>
 8003044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003046:	e008      	b.n	800305a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003048:	f7ff fa7a 	bl	8002540 <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b02      	cmp	r3, #2
 8003054:	d901      	bls.n	800305a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e087      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800305a:	4b27      	ldr	r3, [pc, #156]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f0      	bne.n	8003048 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	69da      	ldr	r2, [r3, #28]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a1b      	ldr	r3, [r3, #32]
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003074:	019b      	lsls	r3, r3, #6
 8003076:	431a      	orrs	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800307c:	085b      	lsrs	r3, r3, #1
 800307e:	3b01      	subs	r3, #1
 8003080:	041b      	lsls	r3, r3, #16
 8003082:	431a      	orrs	r2, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003088:	061b      	lsls	r3, r3, #24
 800308a:	491b      	ldr	r1, [pc, #108]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 800308c:	4313      	orrs	r3, r2
 800308e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003090:	4b1b      	ldr	r3, [pc, #108]	@ (8003100 <HAL_RCC_OscConfig+0x478>)
 8003092:	2201      	movs	r2, #1
 8003094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003096:	f7ff fa53 	bl	8002540 <HAL_GetTick>
 800309a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800309c:	e008      	b.n	80030b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800309e:	f7ff fa4f 	bl	8002540 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d901      	bls.n	80030b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e05c      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030b0:	4b11      	ldr	r3, [pc, #68]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d0f0      	beq.n	800309e <HAL_RCC_OscConfig+0x416>
 80030bc:	e054      	b.n	8003168 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030be:	4b10      	ldr	r3, [pc, #64]	@ (8003100 <HAL_RCC_OscConfig+0x478>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c4:	f7ff fa3c 	bl	8002540 <HAL_GetTick>
 80030c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ca:	e008      	b.n	80030de <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030cc:	f7ff fa38 	bl	8002540 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e045      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030de:	4b06      	ldr	r3, [pc, #24]	@ (80030f8 <HAL_RCC_OscConfig+0x470>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1f0      	bne.n	80030cc <HAL_RCC_OscConfig+0x444>
 80030ea:	e03d      	b.n	8003168 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	699b      	ldr	r3, [r3, #24]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d107      	bne.n	8003104 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e038      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
 80030f8:	40023800 	.word	0x40023800
 80030fc:	40007000 	.word	0x40007000
 8003100:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003104:	4b1b      	ldr	r3, [pc, #108]	@ (8003174 <HAL_RCC_OscConfig+0x4ec>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d028      	beq.n	8003164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800311c:	429a      	cmp	r2, r3
 800311e:	d121      	bne.n	8003164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800312a:	429a      	cmp	r2, r3
 800312c:	d11a      	bne.n	8003164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003134:	4013      	ands	r3, r2
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800313a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800313c:	4293      	cmp	r3, r2
 800313e:	d111      	bne.n	8003164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800314a:	085b      	lsrs	r3, r3, #1
 800314c:	3b01      	subs	r3, #1
 800314e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003150:	429a      	cmp	r2, r3
 8003152:	d107      	bne.n	8003164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800315e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003160:	429a      	cmp	r2, r3
 8003162:	d001      	beq.n	8003168 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e000      	b.n	800316a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3718      	adds	r7, #24
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	40023800 	.word	0x40023800

08003178 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e0cc      	b.n	8003326 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800318c:	4b68      	ldr	r3, [pc, #416]	@ (8003330 <HAL_RCC_ClockConfig+0x1b8>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0307 	and.w	r3, r3, #7
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	429a      	cmp	r2, r3
 8003198:	d90c      	bls.n	80031b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800319a:	4b65      	ldr	r3, [pc, #404]	@ (8003330 <HAL_RCC_ClockConfig+0x1b8>)
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	b2d2      	uxtb	r2, r2
 80031a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031a2:	4b63      	ldr	r3, [pc, #396]	@ (8003330 <HAL_RCC_ClockConfig+0x1b8>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0307 	and.w	r3, r3, #7
 80031aa:	683a      	ldr	r2, [r7, #0]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d001      	beq.n	80031b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e0b8      	b.n	8003326 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d020      	beq.n	8003202 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d005      	beq.n	80031d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031cc:	4b59      	ldr	r3, [pc, #356]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	4a58      	ldr	r2, [pc, #352]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 80031d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80031d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0308 	and.w	r3, r3, #8
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d005      	beq.n	80031f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031e4:	4b53      	ldr	r3, [pc, #332]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	4a52      	ldr	r2, [pc, #328]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80031ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031f0:	4b50      	ldr	r3, [pc, #320]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	494d      	ldr	r1, [pc, #308]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	2b00      	cmp	r3, #0
 800320c:	d044      	beq.n	8003298 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d107      	bne.n	8003226 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003216:	4b47      	ldr	r3, [pc, #284]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d119      	bne.n	8003256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e07f      	b.n	8003326 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	2b02      	cmp	r3, #2
 800322c:	d003      	beq.n	8003236 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003232:	2b03      	cmp	r3, #3
 8003234:	d107      	bne.n	8003246 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003236:	4b3f      	ldr	r3, [pc, #252]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d109      	bne.n	8003256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e06f      	b.n	8003326 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003246:	4b3b      	ldr	r3, [pc, #236]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e067      	b.n	8003326 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003256:	4b37      	ldr	r3, [pc, #220]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	f023 0203 	bic.w	r2, r3, #3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	4934      	ldr	r1, [pc, #208]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 8003264:	4313      	orrs	r3, r2
 8003266:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003268:	f7ff f96a 	bl	8002540 <HAL_GetTick>
 800326c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800326e:	e00a      	b.n	8003286 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003270:	f7ff f966 	bl	8002540 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800327e:	4293      	cmp	r3, r2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e04f      	b.n	8003326 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003286:	4b2b      	ldr	r3, [pc, #172]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 020c 	and.w	r2, r3, #12
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	429a      	cmp	r2, r3
 8003296:	d1eb      	bne.n	8003270 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003298:	4b25      	ldr	r3, [pc, #148]	@ (8003330 <HAL_RCC_ClockConfig+0x1b8>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0307 	and.w	r3, r3, #7
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d20c      	bcs.n	80032c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a6:	4b22      	ldr	r3, [pc, #136]	@ (8003330 <HAL_RCC_ClockConfig+0x1b8>)
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	b2d2      	uxtb	r2, r2
 80032ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ae:	4b20      	ldr	r3, [pc, #128]	@ (8003330 <HAL_RCC_ClockConfig+0x1b8>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0307 	and.w	r3, r3, #7
 80032b6:	683a      	ldr	r2, [r7, #0]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d001      	beq.n	80032c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e032      	b.n	8003326 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0304 	and.w	r3, r3, #4
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d008      	beq.n	80032de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032cc:	4b19      	ldr	r3, [pc, #100]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	4916      	ldr	r1, [pc, #88]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0308 	and.w	r3, r3, #8
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d009      	beq.n	80032fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032ea:	4b12      	ldr	r3, [pc, #72]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	00db      	lsls	r3, r3, #3
 80032f8:	490e      	ldr	r1, [pc, #56]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032fe:	f000 f821 	bl	8003344 <HAL_RCC_GetSysClockFreq>
 8003302:	4602      	mov	r2, r0
 8003304:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <HAL_RCC_ClockConfig+0x1bc>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	091b      	lsrs	r3, r3, #4
 800330a:	f003 030f 	and.w	r3, r3, #15
 800330e:	490a      	ldr	r1, [pc, #40]	@ (8003338 <HAL_RCC_ClockConfig+0x1c0>)
 8003310:	5ccb      	ldrb	r3, [r1, r3]
 8003312:	fa22 f303 	lsr.w	r3, r2, r3
 8003316:	4a09      	ldr	r2, [pc, #36]	@ (800333c <HAL_RCC_ClockConfig+0x1c4>)
 8003318:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800331a:	4b09      	ldr	r3, [pc, #36]	@ (8003340 <HAL_RCC_ClockConfig+0x1c8>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff f8ca 	bl	80024b8 <HAL_InitTick>

  return HAL_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	40023c00 	.word	0x40023c00
 8003334:	40023800 	.word	0x40023800
 8003338:	08006fe4 	.word	0x08006fe4
 800333c:	2000000c 	.word	0x2000000c
 8003340:	20000010 	.word	0x20000010

08003344 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003344:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003348:	b094      	sub	sp, #80	@ 0x50
 800334a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003358:	2300      	movs	r3, #0
 800335a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800335c:	4b79      	ldr	r3, [pc, #484]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x200>)
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f003 030c 	and.w	r3, r3, #12
 8003364:	2b08      	cmp	r3, #8
 8003366:	d00d      	beq.n	8003384 <HAL_RCC_GetSysClockFreq+0x40>
 8003368:	2b08      	cmp	r3, #8
 800336a:	f200 80e1 	bhi.w	8003530 <HAL_RCC_GetSysClockFreq+0x1ec>
 800336e:	2b00      	cmp	r3, #0
 8003370:	d002      	beq.n	8003378 <HAL_RCC_GetSysClockFreq+0x34>
 8003372:	2b04      	cmp	r3, #4
 8003374:	d003      	beq.n	800337e <HAL_RCC_GetSysClockFreq+0x3a>
 8003376:	e0db      	b.n	8003530 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003378:	4b73      	ldr	r3, [pc, #460]	@ (8003548 <HAL_RCC_GetSysClockFreq+0x204>)
 800337a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800337c:	e0db      	b.n	8003536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800337e:	4b73      	ldr	r3, [pc, #460]	@ (800354c <HAL_RCC_GetSysClockFreq+0x208>)
 8003380:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003382:	e0d8      	b.n	8003536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003384:	4b6f      	ldr	r3, [pc, #444]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x200>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800338c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800338e:	4b6d      	ldr	r3, [pc, #436]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x200>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d063      	beq.n	8003462 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800339a:	4b6a      	ldr	r3, [pc, #424]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x200>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	099b      	lsrs	r3, r3, #6
 80033a0:	2200      	movs	r2, #0
 80033a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80033a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80033a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80033ae:	2300      	movs	r3, #0
 80033b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80033b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80033b6:	4622      	mov	r2, r4
 80033b8:	462b      	mov	r3, r5
 80033ba:	f04f 0000 	mov.w	r0, #0
 80033be:	f04f 0100 	mov.w	r1, #0
 80033c2:	0159      	lsls	r1, r3, #5
 80033c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033c8:	0150      	lsls	r0, r2, #5
 80033ca:	4602      	mov	r2, r0
 80033cc:	460b      	mov	r3, r1
 80033ce:	4621      	mov	r1, r4
 80033d0:	1a51      	subs	r1, r2, r1
 80033d2:	6139      	str	r1, [r7, #16]
 80033d4:	4629      	mov	r1, r5
 80033d6:	eb63 0301 	sbc.w	r3, r3, r1
 80033da:	617b      	str	r3, [r7, #20]
 80033dc:	f04f 0200 	mov.w	r2, #0
 80033e0:	f04f 0300 	mov.w	r3, #0
 80033e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033e8:	4659      	mov	r1, fp
 80033ea:	018b      	lsls	r3, r1, #6
 80033ec:	4651      	mov	r1, sl
 80033ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033f2:	4651      	mov	r1, sl
 80033f4:	018a      	lsls	r2, r1, #6
 80033f6:	4651      	mov	r1, sl
 80033f8:	ebb2 0801 	subs.w	r8, r2, r1
 80033fc:	4659      	mov	r1, fp
 80033fe:	eb63 0901 	sbc.w	r9, r3, r1
 8003402:	f04f 0200 	mov.w	r2, #0
 8003406:	f04f 0300 	mov.w	r3, #0
 800340a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800340e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003412:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003416:	4690      	mov	r8, r2
 8003418:	4699      	mov	r9, r3
 800341a:	4623      	mov	r3, r4
 800341c:	eb18 0303 	adds.w	r3, r8, r3
 8003420:	60bb      	str	r3, [r7, #8]
 8003422:	462b      	mov	r3, r5
 8003424:	eb49 0303 	adc.w	r3, r9, r3
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	f04f 0200 	mov.w	r2, #0
 800342e:	f04f 0300 	mov.w	r3, #0
 8003432:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003436:	4629      	mov	r1, r5
 8003438:	024b      	lsls	r3, r1, #9
 800343a:	4621      	mov	r1, r4
 800343c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003440:	4621      	mov	r1, r4
 8003442:	024a      	lsls	r2, r1, #9
 8003444:	4610      	mov	r0, r2
 8003446:	4619      	mov	r1, r3
 8003448:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800344a:	2200      	movs	r2, #0
 800344c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800344e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003450:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003454:	f7fd fb22 	bl	8000a9c <__aeabi_uldivmod>
 8003458:	4602      	mov	r2, r0
 800345a:	460b      	mov	r3, r1
 800345c:	4613      	mov	r3, r2
 800345e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003460:	e058      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003462:	4b38      	ldr	r3, [pc, #224]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x200>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	099b      	lsrs	r3, r3, #6
 8003468:	2200      	movs	r2, #0
 800346a:	4618      	mov	r0, r3
 800346c:	4611      	mov	r1, r2
 800346e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003472:	623b      	str	r3, [r7, #32]
 8003474:	2300      	movs	r3, #0
 8003476:	627b      	str	r3, [r7, #36]	@ 0x24
 8003478:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800347c:	4642      	mov	r2, r8
 800347e:	464b      	mov	r3, r9
 8003480:	f04f 0000 	mov.w	r0, #0
 8003484:	f04f 0100 	mov.w	r1, #0
 8003488:	0159      	lsls	r1, r3, #5
 800348a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800348e:	0150      	lsls	r0, r2, #5
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	4641      	mov	r1, r8
 8003496:	ebb2 0a01 	subs.w	sl, r2, r1
 800349a:	4649      	mov	r1, r9
 800349c:	eb63 0b01 	sbc.w	fp, r3, r1
 80034a0:	f04f 0200 	mov.w	r2, #0
 80034a4:	f04f 0300 	mov.w	r3, #0
 80034a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80034ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80034b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034b4:	ebb2 040a 	subs.w	r4, r2, sl
 80034b8:	eb63 050b 	sbc.w	r5, r3, fp
 80034bc:	f04f 0200 	mov.w	r2, #0
 80034c0:	f04f 0300 	mov.w	r3, #0
 80034c4:	00eb      	lsls	r3, r5, #3
 80034c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034ca:	00e2      	lsls	r2, r4, #3
 80034cc:	4614      	mov	r4, r2
 80034ce:	461d      	mov	r5, r3
 80034d0:	4643      	mov	r3, r8
 80034d2:	18e3      	adds	r3, r4, r3
 80034d4:	603b      	str	r3, [r7, #0]
 80034d6:	464b      	mov	r3, r9
 80034d8:	eb45 0303 	adc.w	r3, r5, r3
 80034dc:	607b      	str	r3, [r7, #4]
 80034de:	f04f 0200 	mov.w	r2, #0
 80034e2:	f04f 0300 	mov.w	r3, #0
 80034e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034ea:	4629      	mov	r1, r5
 80034ec:	028b      	lsls	r3, r1, #10
 80034ee:	4621      	mov	r1, r4
 80034f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034f4:	4621      	mov	r1, r4
 80034f6:	028a      	lsls	r2, r1, #10
 80034f8:	4610      	mov	r0, r2
 80034fa:	4619      	mov	r1, r3
 80034fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034fe:	2200      	movs	r2, #0
 8003500:	61bb      	str	r3, [r7, #24]
 8003502:	61fa      	str	r2, [r7, #28]
 8003504:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003508:	f7fd fac8 	bl	8000a9c <__aeabi_uldivmod>
 800350c:	4602      	mov	r2, r0
 800350e:	460b      	mov	r3, r1
 8003510:	4613      	mov	r3, r2
 8003512:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003514:	4b0b      	ldr	r3, [pc, #44]	@ (8003544 <HAL_RCC_GetSysClockFreq+0x200>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	0c1b      	lsrs	r3, r3, #16
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	3301      	adds	r3, #1
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003524:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003528:	fbb2 f3f3 	udiv	r3, r2, r3
 800352c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800352e:	e002      	b.n	8003536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003530:	4b05      	ldr	r3, [pc, #20]	@ (8003548 <HAL_RCC_GetSysClockFreq+0x204>)
 8003532:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003534:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003536:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003538:	4618      	mov	r0, r3
 800353a:	3750      	adds	r7, #80	@ 0x50
 800353c:	46bd      	mov	sp, r7
 800353e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003542:	bf00      	nop
 8003544:	40023800 	.word	0x40023800
 8003548:	00f42400 	.word	0x00f42400
 800354c:	007a1200 	.word	0x007a1200

08003550 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003554:	4b03      	ldr	r3, [pc, #12]	@ (8003564 <HAL_RCC_GetHCLKFreq+0x14>)
 8003556:	681b      	ldr	r3, [r3, #0]
}
 8003558:	4618      	mov	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	2000000c 	.word	0x2000000c

08003568 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800356c:	f7ff fff0 	bl	8003550 <HAL_RCC_GetHCLKFreq>
 8003570:	4602      	mov	r2, r0
 8003572:	4b05      	ldr	r3, [pc, #20]	@ (8003588 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	0a9b      	lsrs	r3, r3, #10
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	4903      	ldr	r1, [pc, #12]	@ (800358c <HAL_RCC_GetPCLK1Freq+0x24>)
 800357e:	5ccb      	ldrb	r3, [r1, r3]
 8003580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003584:	4618      	mov	r0, r3
 8003586:	bd80      	pop	{r7, pc}
 8003588:	40023800 	.word	0x40023800
 800358c:	08006ff4 	.word	0x08006ff4

08003590 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003594:	f7ff ffdc 	bl	8003550 <HAL_RCC_GetHCLKFreq>
 8003598:	4602      	mov	r2, r0
 800359a:	4b05      	ldr	r3, [pc, #20]	@ (80035b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	0b5b      	lsrs	r3, r3, #13
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	4903      	ldr	r1, [pc, #12]	@ (80035b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035a6:	5ccb      	ldrb	r3, [r1, r3]
 80035a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	40023800 	.word	0x40023800
 80035b4:	08006ff4 	.word	0x08006ff4

080035b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e041      	b.n	800364e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d106      	bne.n	80035e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7fe fca4 	bl	8001f2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2202      	movs	r2, #2
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	3304      	adds	r3, #4
 80035f4:	4619      	mov	r1, r3
 80035f6:	4610      	mov	r0, r2
 80035f8:	f000 fc96 	bl	8003f28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
	...

08003658 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2b01      	cmp	r3, #1
 800366a:	d001      	beq.n	8003670 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e03c      	b.n	80036ea <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2202      	movs	r2, #2
 8003674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a1e      	ldr	r2, [pc, #120]	@ (80036f8 <HAL_TIM_Base_Start+0xa0>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d018      	beq.n	80036b4 <HAL_TIM_Base_Start+0x5c>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800368a:	d013      	beq.n	80036b4 <HAL_TIM_Base_Start+0x5c>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a1a      	ldr	r2, [pc, #104]	@ (80036fc <HAL_TIM_Base_Start+0xa4>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d00e      	beq.n	80036b4 <HAL_TIM_Base_Start+0x5c>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a19      	ldr	r2, [pc, #100]	@ (8003700 <HAL_TIM_Base_Start+0xa8>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d009      	beq.n	80036b4 <HAL_TIM_Base_Start+0x5c>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a17      	ldr	r2, [pc, #92]	@ (8003704 <HAL_TIM_Base_Start+0xac>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d004      	beq.n	80036b4 <HAL_TIM_Base_Start+0x5c>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a16      	ldr	r2, [pc, #88]	@ (8003708 <HAL_TIM_Base_Start+0xb0>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d111      	bne.n	80036d8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 0307 	and.w	r3, r3, #7
 80036be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b06      	cmp	r3, #6
 80036c4:	d010      	beq.n	80036e8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f042 0201 	orr.w	r2, r2, #1
 80036d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036d6:	e007      	b.n	80036e8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 0201 	orr.w	r2, r2, #1
 80036e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	40010000 	.word	0x40010000
 80036fc:	40000400 	.word	0x40000400
 8003700:	40000800 	.word	0x40000800
 8003704:	40000c00 	.word	0x40000c00
 8003708:	40014000 	.word	0x40014000

0800370c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b01      	cmp	r3, #1
 800371e:	d001      	beq.n	8003724 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e044      	b.n	80037ae <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2202      	movs	r2, #2
 8003728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f042 0201 	orr.w	r2, r2, #1
 800373a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a1e      	ldr	r2, [pc, #120]	@ (80037bc <HAL_TIM_Base_Start_IT+0xb0>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d018      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x6c>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800374e:	d013      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x6c>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a1a      	ldr	r2, [pc, #104]	@ (80037c0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d00e      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x6c>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a19      	ldr	r2, [pc, #100]	@ (80037c4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d009      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x6c>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a17      	ldr	r2, [pc, #92]	@ (80037c8 <HAL_TIM_Base_Start_IT+0xbc>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d004      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x6c>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a16      	ldr	r2, [pc, #88]	@ (80037cc <HAL_TIM_Base_Start_IT+0xc0>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d111      	bne.n	800379c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f003 0307 	and.w	r3, r3, #7
 8003782:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2b06      	cmp	r3, #6
 8003788:	d010      	beq.n	80037ac <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f042 0201 	orr.w	r2, r2, #1
 8003798:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800379a:	e007      	b.n	80037ac <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3714      	adds	r7, #20
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40010000 	.word	0x40010000
 80037c0:	40000400 	.word	0x40000400
 80037c4:	40000800 	.word	0x40000800
 80037c8:	40000c00 	.word	0x40000c00
 80037cc:	40014000 	.word	0x40014000

080037d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e041      	b.n	8003866 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d106      	bne.n	80037fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 f839 	bl	800386e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2202      	movs	r2, #2
 8003800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3304      	adds	r3, #4
 800380c:	4619      	mov	r1, r3
 800380e:	4610      	mov	r0, r2
 8003810:	f000 fb8a 	bl	8003f28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800386e:	b480      	push	{r7}
 8003870:	b083      	sub	sp, #12
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003876:	bf00      	nop
 8003878:	370c      	adds	r7, #12
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
	...

08003884 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d109      	bne.n	80038a8 <HAL_TIM_PWM_Start+0x24>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800389a:	b2db      	uxtb	r3, r3
 800389c:	2b01      	cmp	r3, #1
 800389e:	bf14      	ite	ne
 80038a0:	2301      	movne	r3, #1
 80038a2:	2300      	moveq	r3, #0
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	e022      	b.n	80038ee <HAL_TIM_PWM_Start+0x6a>
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	2b04      	cmp	r3, #4
 80038ac:	d109      	bne.n	80038c2 <HAL_TIM_PWM_Start+0x3e>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	bf14      	ite	ne
 80038ba:	2301      	movne	r3, #1
 80038bc:	2300      	moveq	r3, #0
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	e015      	b.n	80038ee <HAL_TIM_PWM_Start+0x6a>
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2b08      	cmp	r3, #8
 80038c6:	d109      	bne.n	80038dc <HAL_TIM_PWM_Start+0x58>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	bf14      	ite	ne
 80038d4:	2301      	movne	r3, #1
 80038d6:	2300      	moveq	r3, #0
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	e008      	b.n	80038ee <HAL_TIM_PWM_Start+0x6a>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	bf14      	ite	ne
 80038e8:	2301      	movne	r3, #1
 80038ea:	2300      	moveq	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e068      	b.n	80039c8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d104      	bne.n	8003906 <HAL_TIM_PWM_Start+0x82>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2202      	movs	r2, #2
 8003900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003904:	e013      	b.n	800392e <HAL_TIM_PWM_Start+0xaa>
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	2b04      	cmp	r3, #4
 800390a:	d104      	bne.n	8003916 <HAL_TIM_PWM_Start+0x92>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2202      	movs	r2, #2
 8003910:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003914:	e00b      	b.n	800392e <HAL_TIM_PWM_Start+0xaa>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	2b08      	cmp	r3, #8
 800391a:	d104      	bne.n	8003926 <HAL_TIM_PWM_Start+0xa2>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2202      	movs	r2, #2
 8003920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003924:	e003      	b.n	800392e <HAL_TIM_PWM_Start+0xaa>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2202      	movs	r2, #2
 800392a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2201      	movs	r2, #1
 8003934:	6839      	ldr	r1, [r7, #0]
 8003936:	4618      	mov	r0, r3
 8003938:	f000 fda2 	bl	8004480 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a23      	ldr	r2, [pc, #140]	@ (80039d0 <HAL_TIM_PWM_Start+0x14c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d107      	bne.n	8003956 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003954:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a1d      	ldr	r2, [pc, #116]	@ (80039d0 <HAL_TIM_PWM_Start+0x14c>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d018      	beq.n	8003992 <HAL_TIM_PWM_Start+0x10e>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003968:	d013      	beq.n	8003992 <HAL_TIM_PWM_Start+0x10e>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a19      	ldr	r2, [pc, #100]	@ (80039d4 <HAL_TIM_PWM_Start+0x150>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d00e      	beq.n	8003992 <HAL_TIM_PWM_Start+0x10e>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a17      	ldr	r2, [pc, #92]	@ (80039d8 <HAL_TIM_PWM_Start+0x154>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d009      	beq.n	8003992 <HAL_TIM_PWM_Start+0x10e>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a16      	ldr	r2, [pc, #88]	@ (80039dc <HAL_TIM_PWM_Start+0x158>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d004      	beq.n	8003992 <HAL_TIM_PWM_Start+0x10e>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a14      	ldr	r2, [pc, #80]	@ (80039e0 <HAL_TIM_PWM_Start+0x15c>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d111      	bne.n	80039b6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f003 0307 	and.w	r3, r3, #7
 800399c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2b06      	cmp	r3, #6
 80039a2:	d010      	beq.n	80039c6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0201 	orr.w	r2, r2, #1
 80039b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b4:	e007      	b.n	80039c6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f042 0201 	orr.w	r2, r2, #1
 80039c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3710      	adds	r7, #16
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	40010000 	.word	0x40010000
 80039d4:	40000400 	.word	0x40000400
 80039d8:	40000800 	.word	0x40000800
 80039dc:	40000c00 	.word	0x40000c00
 80039e0:	40014000 	.word	0x40014000

080039e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d020      	beq.n	8003a48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d01b      	beq.n	8003a48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f06f 0202 	mvn.w	r2, #2
 8003a18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	f003 0303 	and.w	r3, r3, #3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d003      	beq.n	8003a36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 fa5b 	bl	8003eea <HAL_TIM_IC_CaptureCallback>
 8003a34:	e005      	b.n	8003a42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 fa4d 	bl	8003ed6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 fa5e 	bl	8003efe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	f003 0304 	and.w	r3, r3, #4
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d020      	beq.n	8003a94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d01b      	beq.n	8003a94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f06f 0204 	mvn.w	r2, #4
 8003a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2202      	movs	r2, #2
 8003a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f000 fa35 	bl	8003eea <HAL_TIM_IC_CaptureCallback>
 8003a80:	e005      	b.n	8003a8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 fa27 	bl	8003ed6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 fa38 	bl	8003efe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d020      	beq.n	8003ae0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	f003 0308 	and.w	r3, r3, #8
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d01b      	beq.n	8003ae0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f06f 0208 	mvn.w	r2, #8
 8003ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2204      	movs	r2, #4
 8003ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	69db      	ldr	r3, [r3, #28]
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 fa0f 	bl	8003eea <HAL_TIM_IC_CaptureCallback>
 8003acc:	e005      	b.n	8003ada <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 fa01 	bl	8003ed6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 fa12 	bl	8003efe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d020      	beq.n	8003b2c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f003 0310 	and.w	r3, r3, #16
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d01b      	beq.n	8003b2c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f06f 0210 	mvn.w	r2, #16
 8003afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2208      	movs	r2, #8
 8003b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 f9e9 	bl	8003eea <HAL_TIM_IC_CaptureCallback>
 8003b18:	e005      	b.n	8003b26 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f9db 	bl	8003ed6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 f9ec 	bl	8003efe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00c      	beq.n	8003b50 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d007      	beq.n	8003b50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f06f 0201 	mvn.w	r2, #1
 8003b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f7fd ffa8 	bl	8001aa0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00c      	beq.n	8003b74 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d007      	beq.n	8003b74 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003b6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 fd76 	bl	8004660 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00c      	beq.n	8003b98 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d007      	beq.n	8003b98 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003b90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 f9bd 	bl	8003f12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	f003 0320 	and.w	r3, r3, #32
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00c      	beq.n	8003bbc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f003 0320 	and.w	r3, r3, #32
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d007      	beq.n	8003bbc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f06f 0220 	mvn.w	r2, #32
 8003bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 fd48 	bl	800464c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bbc:	bf00      	nop
 8003bbe:	3710      	adds	r7, #16
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b086      	sub	sp, #24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d101      	bne.n	8003be2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bde:	2302      	movs	r3, #2
 8003be0:	e0ae      	b.n	8003d40 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b0c      	cmp	r3, #12
 8003bee:	f200 809f 	bhi.w	8003d30 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8003bf8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf8:	08003c2d 	.word	0x08003c2d
 8003bfc:	08003d31 	.word	0x08003d31
 8003c00:	08003d31 	.word	0x08003d31
 8003c04:	08003d31 	.word	0x08003d31
 8003c08:	08003c6d 	.word	0x08003c6d
 8003c0c:	08003d31 	.word	0x08003d31
 8003c10:	08003d31 	.word	0x08003d31
 8003c14:	08003d31 	.word	0x08003d31
 8003c18:	08003caf 	.word	0x08003caf
 8003c1c:	08003d31 	.word	0x08003d31
 8003c20:	08003d31 	.word	0x08003d31
 8003c24:	08003d31 	.word	0x08003d31
 8003c28:	08003cef 	.word	0x08003cef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68b9      	ldr	r1, [r7, #8]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f000 f9fe 	bl	8004034 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	699a      	ldr	r2, [r3, #24]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0208 	orr.w	r2, r2, #8
 8003c46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	699a      	ldr	r2, [r3, #24]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 0204 	bic.w	r2, r2, #4
 8003c56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	6999      	ldr	r1, [r3, #24]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	691a      	ldr	r2, [r3, #16]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	430a      	orrs	r2, r1
 8003c68:	619a      	str	r2, [r3, #24]
      break;
 8003c6a:	e064      	b.n	8003d36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68b9      	ldr	r1, [r7, #8]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 fa44 	bl	8004100 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	699a      	ldr	r2, [r3, #24]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699a      	ldr	r2, [r3, #24]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6999      	ldr	r1, [r3, #24]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	021a      	lsls	r2, r3, #8
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	619a      	str	r2, [r3, #24]
      break;
 8003cac:	e043      	b.n	8003d36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68b9      	ldr	r1, [r7, #8]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 fa8f 	bl	80041d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	69da      	ldr	r2, [r3, #28]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f042 0208 	orr.w	r2, r2, #8
 8003cc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	69da      	ldr	r2, [r3, #28]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0204 	bic.w	r2, r2, #4
 8003cd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	69d9      	ldr	r1, [r3, #28]
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	691a      	ldr	r2, [r3, #16]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	61da      	str	r2, [r3, #28]
      break;
 8003cec:	e023      	b.n	8003d36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68b9      	ldr	r1, [r7, #8]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f000 fad9 	bl	80042ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	69da      	ldr	r2, [r3, #28]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	69da      	ldr	r2, [r3, #28]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69d9      	ldr	r1, [r3, #28]
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	691b      	ldr	r3, [r3, #16]
 8003d24:	021a      	lsls	r2, r3, #8
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	61da      	str	r2, [r3, #28]
      break;
 8003d2e:	e002      	b.n	8003d36 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	75fb      	strb	r3, [r7, #23]
      break;
 8003d34:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3718      	adds	r7, #24
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}

08003d48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d52:	2300      	movs	r3, #0
 8003d54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d101      	bne.n	8003d64 <HAL_TIM_ConfigClockSource+0x1c>
 8003d60:	2302      	movs	r3, #2
 8003d62:	e0b4      	b.n	8003ece <HAL_TIM_ConfigClockSource+0x186>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2202      	movs	r2, #2
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003d82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68ba      	ldr	r2, [r7, #8]
 8003d92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d9c:	d03e      	beq.n	8003e1c <HAL_TIM_ConfigClockSource+0xd4>
 8003d9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003da2:	f200 8087 	bhi.w	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003da6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003daa:	f000 8086 	beq.w	8003eba <HAL_TIM_ConfigClockSource+0x172>
 8003dae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003db2:	d87f      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003db4:	2b70      	cmp	r3, #112	@ 0x70
 8003db6:	d01a      	beq.n	8003dee <HAL_TIM_ConfigClockSource+0xa6>
 8003db8:	2b70      	cmp	r3, #112	@ 0x70
 8003dba:	d87b      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dbc:	2b60      	cmp	r3, #96	@ 0x60
 8003dbe:	d050      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0x11a>
 8003dc0:	2b60      	cmp	r3, #96	@ 0x60
 8003dc2:	d877      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc4:	2b50      	cmp	r3, #80	@ 0x50
 8003dc6:	d03c      	beq.n	8003e42 <HAL_TIM_ConfigClockSource+0xfa>
 8003dc8:	2b50      	cmp	r3, #80	@ 0x50
 8003dca:	d873      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dcc:	2b40      	cmp	r3, #64	@ 0x40
 8003dce:	d058      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x13a>
 8003dd0:	2b40      	cmp	r3, #64	@ 0x40
 8003dd2:	d86f      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dd4:	2b30      	cmp	r3, #48	@ 0x30
 8003dd6:	d064      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8003dd8:	2b30      	cmp	r3, #48	@ 0x30
 8003dda:	d86b      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ddc:	2b20      	cmp	r3, #32
 8003dde:	d060      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8003de0:	2b20      	cmp	r3, #32
 8003de2:	d867      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d05c      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8003de8:	2b10      	cmp	r3, #16
 8003dea:	d05a      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x15a>
 8003dec:	e062      	b.n	8003eb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003dfe:	f000 fb1f 	bl	8004440 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003e10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	609a      	str	r2, [r3, #8]
      break;
 8003e1a:	e04f      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e2c:	f000 fb08 	bl	8004440 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e3e:	609a      	str	r2, [r3, #8]
      break;
 8003e40:	e03c      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e4e:	461a      	mov	r2, r3
 8003e50:	f000 fa7c 	bl	800434c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2150      	movs	r1, #80	@ 0x50
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 fad5 	bl	800440a <TIM_ITRx_SetConfig>
      break;
 8003e60:	e02c      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f000 fa9b 	bl	80043aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2160      	movs	r1, #96	@ 0x60
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 fac5 	bl	800440a <TIM_ITRx_SetConfig>
      break;
 8003e80:	e01c      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e8e:	461a      	mov	r2, r3
 8003e90:	f000 fa5c 	bl	800434c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2140      	movs	r1, #64	@ 0x40
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 fab5 	bl	800440a <TIM_ITRx_SetConfig>
      break;
 8003ea0:	e00c      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4619      	mov	r1, r3
 8003eac:	4610      	mov	r0, r2
 8003eae:	f000 faac 	bl	800440a <TIM_ITRx_SetConfig>
      break;
 8003eb2:	e003      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8003eb8:	e000      	b.n	8003ebc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003eba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b083      	sub	sp, #12
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ede:	bf00      	nop
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b083      	sub	sp, #12
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ef2:	bf00      	nop
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr

08003efe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003efe:	b480      	push	{r7}
 8003f00:	b083      	sub	sp, #12
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr

08003f12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
	...

08003f28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b085      	sub	sp, #20
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a37      	ldr	r2, [pc, #220]	@ (8004018 <TIM_Base_SetConfig+0xf0>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d00f      	beq.n	8003f60 <TIM_Base_SetConfig+0x38>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f46:	d00b      	beq.n	8003f60 <TIM_Base_SetConfig+0x38>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a34      	ldr	r2, [pc, #208]	@ (800401c <TIM_Base_SetConfig+0xf4>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d007      	beq.n	8003f60 <TIM_Base_SetConfig+0x38>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a33      	ldr	r2, [pc, #204]	@ (8004020 <TIM_Base_SetConfig+0xf8>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d003      	beq.n	8003f60 <TIM_Base_SetConfig+0x38>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a32      	ldr	r2, [pc, #200]	@ (8004024 <TIM_Base_SetConfig+0xfc>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d108      	bne.n	8003f72 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a28      	ldr	r2, [pc, #160]	@ (8004018 <TIM_Base_SetConfig+0xf0>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d01b      	beq.n	8003fb2 <TIM_Base_SetConfig+0x8a>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f80:	d017      	beq.n	8003fb2 <TIM_Base_SetConfig+0x8a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a25      	ldr	r2, [pc, #148]	@ (800401c <TIM_Base_SetConfig+0xf4>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d013      	beq.n	8003fb2 <TIM_Base_SetConfig+0x8a>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a24      	ldr	r2, [pc, #144]	@ (8004020 <TIM_Base_SetConfig+0xf8>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d00f      	beq.n	8003fb2 <TIM_Base_SetConfig+0x8a>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a23      	ldr	r2, [pc, #140]	@ (8004024 <TIM_Base_SetConfig+0xfc>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d00b      	beq.n	8003fb2 <TIM_Base_SetConfig+0x8a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a22      	ldr	r2, [pc, #136]	@ (8004028 <TIM_Base_SetConfig+0x100>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d007      	beq.n	8003fb2 <TIM_Base_SetConfig+0x8a>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a21      	ldr	r2, [pc, #132]	@ (800402c <TIM_Base_SetConfig+0x104>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d003      	beq.n	8003fb2 <TIM_Base_SetConfig+0x8a>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a20      	ldr	r2, [pc, #128]	@ (8004030 <TIM_Base_SetConfig+0x108>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d108      	bne.n	8003fc4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	689a      	ldr	r2, [r3, #8]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a0c      	ldr	r2, [pc, #48]	@ (8004018 <TIM_Base_SetConfig+0xf0>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d103      	bne.n	8003ff2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	691a      	ldr	r2, [r3, #16]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f043 0204 	orr.w	r2, r3, #4
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2201      	movs	r2, #1
 8004002:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	601a      	str	r2, [r3, #0]
}
 800400a:	bf00      	nop
 800400c:	3714      	adds	r7, #20
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	40010000 	.word	0x40010000
 800401c:	40000400 	.word	0x40000400
 8004020:	40000800 	.word	0x40000800
 8004024:	40000c00 	.word	0x40000c00
 8004028:	40014000 	.word	0x40014000
 800402c:	40014400 	.word	0x40014400
 8004030:	40014800 	.word	0x40014800

08004034 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004034:	b480      	push	{r7}
 8004036:	b087      	sub	sp, #28
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a1b      	ldr	r3, [r3, #32]
 8004042:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a1b      	ldr	r3, [r3, #32]
 8004048:	f023 0201 	bic.w	r2, r3, #1
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f023 0303 	bic.w	r3, r3, #3
 800406a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	4313      	orrs	r3, r2
 8004074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	f023 0302 	bic.w	r3, r3, #2
 800407c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	4313      	orrs	r3, r2
 8004086:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a1c      	ldr	r2, [pc, #112]	@ (80040fc <TIM_OC1_SetConfig+0xc8>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d10c      	bne.n	80040aa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	f023 0308 	bic.w	r3, r3, #8
 8004096:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	697a      	ldr	r2, [r7, #20]
 800409e:	4313      	orrs	r3, r2
 80040a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	f023 0304 	bic.w	r3, r3, #4
 80040a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a13      	ldr	r2, [pc, #76]	@ (80040fc <TIM_OC1_SetConfig+0xc8>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d111      	bne.n	80040d6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80040c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	693a      	ldr	r2, [r7, #16]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	685a      	ldr	r2, [r3, #4]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	697a      	ldr	r2, [r7, #20]
 80040ee:	621a      	str	r2, [r3, #32]
}
 80040f0:	bf00      	nop
 80040f2:	371c      	adds	r7, #28
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	40010000 	.word	0x40010000

08004100 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004100:	b480      	push	{r7}
 8004102:	b087      	sub	sp, #28
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	f023 0210 	bic.w	r2, r3, #16
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800412e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004136:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	021b      	lsls	r3, r3, #8
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	4313      	orrs	r3, r2
 8004142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	f023 0320 	bic.w	r3, r3, #32
 800414a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	011b      	lsls	r3, r3, #4
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	4313      	orrs	r3, r2
 8004156:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a1e      	ldr	r2, [pc, #120]	@ (80041d4 <TIM_OC2_SetConfig+0xd4>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d10d      	bne.n	800417c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004166:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	011b      	lsls	r3, r3, #4
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	4313      	orrs	r3, r2
 8004172:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800417a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a15      	ldr	r2, [pc, #84]	@ (80041d4 <TIM_OC2_SetConfig+0xd4>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d113      	bne.n	80041ac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800418a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004192:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	693a      	ldr	r2, [r7, #16]
 800419c:	4313      	orrs	r3, r2
 800419e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685a      	ldr	r2, [r3, #4]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	697a      	ldr	r2, [r7, #20]
 80041c4:	621a      	str	r2, [r3, #32]
}
 80041c6:	bf00      	nop
 80041c8:	371c      	adds	r7, #28
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	40010000 	.word	0x40010000

080041d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041d8:	b480      	push	{r7}
 80041da:	b087      	sub	sp, #28
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a1b      	ldr	r3, [r3, #32]
 80041e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f023 0303 	bic.w	r3, r3, #3
 800420e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	4313      	orrs	r3, r2
 8004218:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004220:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	021b      	lsls	r3, r3, #8
 8004228:	697a      	ldr	r2, [r7, #20]
 800422a:	4313      	orrs	r3, r2
 800422c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a1d      	ldr	r2, [pc, #116]	@ (80042a8 <TIM_OC3_SetConfig+0xd0>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d10d      	bne.n	8004252 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800423c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	021b      	lsls	r3, r3, #8
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	4313      	orrs	r3, r2
 8004248:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004250:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a14      	ldr	r2, [pc, #80]	@ (80042a8 <TIM_OC3_SetConfig+0xd0>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d113      	bne.n	8004282 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	011b      	lsls	r3, r3, #4
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	4313      	orrs	r3, r2
 8004274:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	011b      	lsls	r3, r3, #4
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	4313      	orrs	r3, r2
 8004280:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	685a      	ldr	r2, [r3, #4]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	621a      	str	r2, [r3, #32]
}
 800429c:	bf00      	nop
 800429e:	371c      	adds	r7, #28
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr
 80042a8:	40010000 	.word	0x40010000

080042ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b087      	sub	sp, #28
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	69db      	ldr	r3, [r3, #28]
 80042d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	021b      	lsls	r3, r3, #8
 80042ea:	68fa      	ldr	r2, [r7, #12]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80042f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	031b      	lsls	r3, r3, #12
 80042fe:	693a      	ldr	r2, [r7, #16]
 8004300:	4313      	orrs	r3, r2
 8004302:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	4a10      	ldr	r2, [pc, #64]	@ (8004348 <TIM_OC4_SetConfig+0x9c>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d109      	bne.n	8004320 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004312:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	019b      	lsls	r3, r3, #6
 800431a:	697a      	ldr	r2, [r7, #20]
 800431c:	4313      	orrs	r3, r2
 800431e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	697a      	ldr	r2, [r7, #20]
 8004324:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68fa      	ldr	r2, [r7, #12]
 800432a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685a      	ldr	r2, [r3, #4]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	621a      	str	r2, [r3, #32]
}
 800433a:	bf00      	nop
 800433c:	371c      	adds	r7, #28
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	40010000 	.word	0x40010000

0800434c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800434c:	b480      	push	{r7}
 800434e:	b087      	sub	sp, #28
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6a1b      	ldr	r3, [r3, #32]
 800435c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6a1b      	ldr	r3, [r3, #32]
 8004362:	f023 0201 	bic.w	r2, r3, #1
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004376:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	011b      	lsls	r3, r3, #4
 800437c:	693a      	ldr	r2, [r7, #16]
 800437e:	4313      	orrs	r3, r2
 8004380:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f023 030a 	bic.w	r3, r3, #10
 8004388:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	4313      	orrs	r3, r2
 8004390:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	693a      	ldr	r2, [r7, #16]
 8004396:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	621a      	str	r2, [r3, #32]
}
 800439e:	bf00      	nop
 80043a0:	371c      	adds	r7, #28
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr

080043aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043aa:	b480      	push	{r7}
 80043ac:	b087      	sub	sp, #28
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	60f8      	str	r0, [r7, #12]
 80043b2:	60b9      	str	r1, [r7, #8]
 80043b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6a1b      	ldr	r3, [r3, #32]
 80043c0:	f023 0210 	bic.w	r2, r3, #16
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80043d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	031b      	lsls	r3, r3, #12
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80043e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	011b      	lsls	r3, r3, #4
 80043ec:	697a      	ldr	r2, [r7, #20]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	621a      	str	r2, [r3, #32]
}
 80043fe:	bf00      	nop
 8004400:	371c      	adds	r7, #28
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr

0800440a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800440a:	b480      	push	{r7}
 800440c:	b085      	sub	sp, #20
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
 8004412:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004420:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004422:	683a      	ldr	r2, [r7, #0]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	4313      	orrs	r3, r2
 8004428:	f043 0307 	orr.w	r3, r3, #7
 800442c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	609a      	str	r2, [r3, #8]
}
 8004434:	bf00      	nop
 8004436:	3714      	adds	r7, #20
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004440:	b480      	push	{r7}
 8004442:	b087      	sub	sp, #28
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
 800444c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800445a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	021a      	lsls	r2, r3, #8
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	431a      	orrs	r2, r3
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	4313      	orrs	r3, r2
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	4313      	orrs	r3, r2
 800446c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	609a      	str	r2, [r3, #8]
}
 8004474:	bf00      	nop
 8004476:	371c      	adds	r7, #28
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004480:	b480      	push	{r7}
 8004482:	b087      	sub	sp, #28
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	f003 031f 	and.w	r3, r3, #31
 8004492:	2201      	movs	r2, #1
 8004494:	fa02 f303 	lsl.w	r3, r2, r3
 8004498:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6a1a      	ldr	r2, [r3, #32]
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	43db      	mvns	r3, r3
 80044a2:	401a      	ands	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6a1a      	ldr	r2, [r3, #32]
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	f003 031f 	and.w	r3, r3, #31
 80044b2:	6879      	ldr	r1, [r7, #4]
 80044b4:	fa01 f303 	lsl.w	r3, r1, r3
 80044b8:	431a      	orrs	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	621a      	str	r2, [r3, #32]
}
 80044be:	bf00      	nop
 80044c0:	371c      	adds	r7, #28
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
	...

080044cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d101      	bne.n	80044e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044e0:	2302      	movs	r3, #2
 80044e2:	e050      	b.n	8004586 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2202      	movs	r2, #2
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800450a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68fa      	ldr	r2, [r7, #12]
 8004512:	4313      	orrs	r3, r2
 8004514:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a1c      	ldr	r2, [pc, #112]	@ (8004594 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d018      	beq.n	800455a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004530:	d013      	beq.n	800455a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a18      	ldr	r2, [pc, #96]	@ (8004598 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d00e      	beq.n	800455a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a16      	ldr	r2, [pc, #88]	@ (800459c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d009      	beq.n	800455a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a15      	ldr	r2, [pc, #84]	@ (80045a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d004      	beq.n	800455a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a13      	ldr	r2, [pc, #76]	@ (80045a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d10c      	bne.n	8004574 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004560:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	68ba      	ldr	r2, [r7, #8]
 8004568:	4313      	orrs	r3, r2
 800456a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	68ba      	ldr	r2, [r7, #8]
 8004572:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3714      	adds	r7, #20
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	40010000 	.word	0x40010000
 8004598:	40000400 	.word	0x40000400
 800459c:	40000800 	.word	0x40000800
 80045a0:	40000c00 	.word	0x40000c00
 80045a4:	40014000 	.word	0x40014000

080045a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80045b2:	2300      	movs	r3, #0
 80045b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d101      	bne.n	80045c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80045c0:	2302      	movs	r3, #2
 80045c2:	e03d      	b.n	8004640 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4313      	orrs	r3, r2
 8004602:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	4313      	orrs	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	4313      	orrs	r3, r2
 800461e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	4313      	orrs	r3, r2
 800462c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800463e:	2300      	movs	r3, #0
}
 8004640:	4618      	mov	r0, r3
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e042      	b.n	800470c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800468c:	b2db      	uxtb	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d106      	bne.n	80046a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fd fd02 	bl	80020a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2224      	movs	r2, #36	@ 0x24
 80046a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68da      	ldr	r2, [r3, #12]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 fdd3 	bl	8005264 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	691a      	ldr	r2, [r3, #16]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695a      	ldr	r2, [r3, #20]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68da      	ldr	r2, [r3, #12]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2220      	movs	r2, #32
 8004700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b08a      	sub	sp, #40	@ 0x28
 8004718:	af02      	add	r7, sp, #8
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	603b      	str	r3, [r7, #0]
 8004720:	4613      	mov	r3, r2
 8004722:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004724:	2300      	movs	r3, #0
 8004726:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b20      	cmp	r3, #32
 8004732:	d175      	bne.n	8004820 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <HAL_UART_Transmit+0x2c>
 800473a:	88fb      	ldrh	r3, [r7, #6]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d101      	bne.n	8004744 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e06e      	b.n	8004822 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2221      	movs	r2, #33	@ 0x21
 800474e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004752:	f7fd fef5 	bl	8002540 <HAL_GetTick>
 8004756:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	88fa      	ldrh	r2, [r7, #6]
 800475c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	88fa      	ldrh	r2, [r7, #6]
 8004762:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800476c:	d108      	bne.n	8004780 <HAL_UART_Transmit+0x6c>
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d104      	bne.n	8004780 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004776:	2300      	movs	r3, #0
 8004778:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	61bb      	str	r3, [r7, #24]
 800477e:	e003      	b.n	8004788 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004784:	2300      	movs	r3, #0
 8004786:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004788:	e02e      	b.n	80047e8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	9300      	str	r3, [sp, #0]
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	2200      	movs	r2, #0
 8004792:	2180      	movs	r1, #128	@ 0x80
 8004794:	68f8      	ldr	r0, [r7, #12]
 8004796:	f000 fb37 	bl	8004e08 <UART_WaitOnFlagUntilTimeout>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d005      	beq.n	80047ac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2220      	movs	r2, #32
 80047a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e03a      	b.n	8004822 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80047ac:	69fb      	ldr	r3, [r7, #28]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d10b      	bne.n	80047ca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	881b      	ldrh	r3, [r3, #0]
 80047b6:	461a      	mov	r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	3302      	adds	r3, #2
 80047c6:	61bb      	str	r3, [r7, #24]
 80047c8:	e007      	b.n	80047da <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	781a      	ldrb	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	3301      	adds	r3, #1
 80047d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047de:	b29b      	uxth	r3, r3
 80047e0:	3b01      	subs	r3, #1
 80047e2:	b29a      	uxth	r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1cb      	bne.n	800478a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	9300      	str	r3, [sp, #0]
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	2200      	movs	r2, #0
 80047fa:	2140      	movs	r1, #64	@ 0x40
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f000 fb03 	bl	8004e08 <UART_WaitOnFlagUntilTimeout>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d005      	beq.n	8004814 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e006      	b.n	8004822 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2220      	movs	r2, #32
 8004818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800481c:	2300      	movs	r3, #0
 800481e:	e000      	b.n	8004822 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004820:	2302      	movs	r3, #2
  }
}
 8004822:	4618      	mov	r0, r3
 8004824:	3720      	adds	r7, #32
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800482a:	b580      	push	{r7, lr}
 800482c:	b084      	sub	sp, #16
 800482e:	af00      	add	r7, sp, #0
 8004830:	60f8      	str	r0, [r7, #12]
 8004832:	60b9      	str	r1, [r7, #8]
 8004834:	4613      	mov	r3, r2
 8004836:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b20      	cmp	r3, #32
 8004842:	d112      	bne.n	800486a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d002      	beq.n	8004850 <HAL_UART_Receive_IT+0x26>
 800484a:	88fb      	ldrh	r3, [r7, #6]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d101      	bne.n	8004854 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e00b      	b.n	800486c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800485a:	88fb      	ldrh	r3, [r7, #6]
 800485c:	461a      	mov	r2, r3
 800485e:	68b9      	ldr	r1, [r7, #8]
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f000 fb2a 	bl	8004eba <UART_Start_Receive_IT>
 8004866:	4603      	mov	r3, r0
 8004868:	e000      	b.n	800486c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800486a:	2302      	movs	r3, #2
  }
}
 800486c:	4618      	mov	r0, r3
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b0ba      	sub	sp, #232	@ 0xe8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800489a:	2300      	movs	r3, #0
 800489c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80048a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048aa:	f003 030f 	and.w	r3, r3, #15
 80048ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80048b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10f      	bne.n	80048da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048be:	f003 0320 	and.w	r3, r3, #32
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d009      	beq.n	80048da <HAL_UART_IRQHandler+0x66>
 80048c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048ca:	f003 0320 	and.w	r3, r3, #32
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d003      	beq.n	80048da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fc07 	bl	80050e6 <UART_Receive_IT>
      return;
 80048d8:	e273      	b.n	8004dc2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80048da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048de:	2b00      	cmp	r3, #0
 80048e0:	f000 80de 	beq.w	8004aa0 <HAL_UART_IRQHandler+0x22c>
 80048e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d106      	bne.n	80048fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80048f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 80d1 	beq.w	8004aa0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80048fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00b      	beq.n	8004922 <HAL_UART_IRQHandler+0xae>
 800490a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800490e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004912:	2b00      	cmp	r3, #0
 8004914:	d005      	beq.n	8004922 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800491a:	f043 0201 	orr.w	r2, r3, #1
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004926:	f003 0304 	and.w	r3, r3, #4
 800492a:	2b00      	cmp	r3, #0
 800492c:	d00b      	beq.n	8004946 <HAL_UART_IRQHandler+0xd2>
 800492e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	2b00      	cmp	r3, #0
 8004938:	d005      	beq.n	8004946 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800493e:	f043 0202 	orr.w	r2, r3, #2
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00b      	beq.n	800496a <HAL_UART_IRQHandler+0xf6>
 8004952:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d005      	beq.n	800496a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004962:	f043 0204 	orr.w	r2, r3, #4
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800496a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800496e:	f003 0308 	and.w	r3, r3, #8
 8004972:	2b00      	cmp	r3, #0
 8004974:	d011      	beq.n	800499a <HAL_UART_IRQHandler+0x126>
 8004976:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	2b00      	cmp	r3, #0
 8004980:	d105      	bne.n	800498e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004982:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d005      	beq.n	800499a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004992:	f043 0208 	orr.w	r2, r3, #8
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f000 820a 	beq.w	8004db8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049a8:	f003 0320 	and.w	r3, r3, #32
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d008      	beq.n	80049c2 <HAL_UART_IRQHandler+0x14e>
 80049b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049b4:	f003 0320 	and.w	r3, r3, #32
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d002      	beq.n	80049c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f000 fb92 	bl	80050e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	695b      	ldr	r3, [r3, #20]
 80049c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049cc:	2b40      	cmp	r3, #64	@ 0x40
 80049ce:	bf0c      	ite	eq
 80049d0:	2301      	moveq	r3, #1
 80049d2:	2300      	movne	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d103      	bne.n	80049ee <HAL_UART_IRQHandler+0x17a>
 80049e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d04f      	beq.n	8004a8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 fa9d 	bl	8004f2e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049fe:	2b40      	cmp	r3, #64	@ 0x40
 8004a00:	d141      	bne.n	8004a86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	3314      	adds	r3, #20
 8004a08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a10:	e853 3f00 	ldrex	r3, [r3]
 8004a14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	3314      	adds	r3, #20
 8004a2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a3e:	e841 2300 	strex	r3, r2, [r1]
 8004a42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1d9      	bne.n	8004a02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d013      	beq.n	8004a7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a5a:	4a8a      	ldr	r2, [pc, #552]	@ (8004c84 <HAL_UART_IRQHandler+0x410>)
 8004a5c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a62:	4618      	mov	r0, r3
 8004a64:	f7fd ff1d 	bl	80028a2 <HAL_DMA_Abort_IT>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d016      	beq.n	8004a9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a78:	4610      	mov	r0, r2
 8004a7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a7c:	e00e      	b.n	8004a9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f9ac 	bl	8004ddc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a84:	e00a      	b.n	8004a9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f9a8 	bl	8004ddc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a8c:	e006      	b.n	8004a9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f9a4 	bl	8004ddc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004a9a:	e18d      	b.n	8004db8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a9c:	bf00      	nop
    return;
 8004a9e:	e18b      	b.n	8004db8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	f040 8167 	bne.w	8004d78 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004aae:	f003 0310 	and.w	r3, r3, #16
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	f000 8160 	beq.w	8004d78 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004ab8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004abc:	f003 0310 	and.w	r3, r3, #16
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 8159 	beq.w	8004d78 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	60bb      	str	r3, [r7, #8]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	60bb      	str	r3, [r7, #8]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	60bb      	str	r3, [r7, #8]
 8004ada:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae6:	2b40      	cmp	r3, #64	@ 0x40
 8004ae8:	f040 80ce 	bne.w	8004c88 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004af8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f000 80a9 	beq.w	8004c54 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	f080 80a2 	bcs.w	8004c54 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b16:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b1c:	69db      	ldr	r3, [r3, #28]
 8004b1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b22:	f000 8088 	beq.w	8004c36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	330c      	adds	r3, #12
 8004b2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b34:	e853 3f00 	ldrex	r3, [r3]
 8004b38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	330c      	adds	r3, #12
 8004b4e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004b52:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b62:	e841 2300 	strex	r3, r2, [r1]
 8004b66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004b6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d1d9      	bne.n	8004b26 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	3314      	adds	r3, #20
 8004b78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b7c:	e853 3f00 	ldrex	r3, [r3]
 8004b80:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004b82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b84:	f023 0301 	bic.w	r3, r3, #1
 8004b88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	3314      	adds	r3, #20
 8004b92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b96:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004b9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004b9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004ba2:	e841 2300 	strex	r3, r2, [r1]
 8004ba6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004ba8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1e1      	bne.n	8004b72 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	3314      	adds	r3, #20
 8004bb4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bb8:	e853 3f00 	ldrex	r3, [r3]
 8004bbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004bbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3314      	adds	r3, #20
 8004bce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004bd2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004bd4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004bd8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004bda:	e841 2300 	strex	r3, r2, [r1]
 8004bde:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004be0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1e3      	bne.n	8004bae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2220      	movs	r2, #32
 8004bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	330c      	adds	r3, #12
 8004bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bfe:	e853 3f00 	ldrex	r3, [r3]
 8004c02:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c06:	f023 0310 	bic.w	r3, r3, #16
 8004c0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	330c      	adds	r3, #12
 8004c14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004c18:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004c1a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c1e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c20:	e841 2300 	strex	r3, r2, [r1]
 8004c24:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1e3      	bne.n	8004bf4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7fd fdc6 	bl	80027c2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2202      	movs	r2, #2
 8004c3a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 f8cf 	bl	8004df0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c52:	e0b3      	b.n	8004dbc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c58:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	f040 80ad 	bne.w	8004dbc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c66:	69db      	ldr	r3, [r3, #28]
 8004c68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c6c:	f040 80a6 	bne.w	8004dbc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 f8b7 	bl	8004df0 <HAL_UARTEx_RxEventCallback>
      return;
 8004c82:	e09b      	b.n	8004dbc <HAL_UART_IRQHandler+0x548>
 8004c84:	08004ff5 	.word	0x08004ff5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f000 808e 	beq.w	8004dc0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004ca4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f000 8089 	beq.w	8004dc0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	330c      	adds	r3, #12
 8004cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb8:	e853 3f00 	ldrex	r3, [r3]
 8004cbc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cc4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	330c      	adds	r3, #12
 8004cce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004cd2:	647a      	str	r2, [r7, #68]	@ 0x44
 8004cd4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004cd8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cda:	e841 2300 	strex	r3, r2, [r1]
 8004cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ce0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1e3      	bne.n	8004cae <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	3314      	adds	r3, #20
 8004cec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf0:	e853 3f00 	ldrex	r3, [r3]
 8004cf4:	623b      	str	r3, [r7, #32]
   return(result);
 8004cf6:	6a3b      	ldr	r3, [r7, #32]
 8004cf8:	f023 0301 	bic.w	r3, r3, #1
 8004cfc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	3314      	adds	r3, #20
 8004d06:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d12:	e841 2300 	strex	r3, r2, [r1]
 8004d16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d1e3      	bne.n	8004ce6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2220      	movs	r2, #32
 8004d22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	330c      	adds	r3, #12
 8004d32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	e853 3f00 	ldrex	r3, [r3]
 8004d3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f023 0310 	bic.w	r3, r3, #16
 8004d42:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	330c      	adds	r3, #12
 8004d4c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004d50:	61fa      	str	r2, [r7, #28]
 8004d52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d54:	69b9      	ldr	r1, [r7, #24]
 8004d56:	69fa      	ldr	r2, [r7, #28]
 8004d58:	e841 2300 	strex	r3, r2, [r1]
 8004d5c:	617b      	str	r3, [r7, #20]
   return(result);
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1e3      	bne.n	8004d2c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2202      	movs	r2, #2
 8004d68:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d6e:	4619      	mov	r1, r3
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f000 f83d 	bl	8004df0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d76:	e023      	b.n	8004dc0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004d78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d009      	beq.n	8004d98 <HAL_UART_IRQHandler+0x524>
 8004d84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d003      	beq.n	8004d98 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 f940 	bl	8005016 <UART_Transmit_IT>
    return;
 8004d96:	e014      	b.n	8004dc2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00e      	beq.n	8004dc2 <HAL_UART_IRQHandler+0x54e>
 8004da4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004da8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d008      	beq.n	8004dc2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f000 f980 	bl	80050b6 <UART_EndTransmit_IT>
    return;
 8004db6:	e004      	b.n	8004dc2 <HAL_UART_IRQHandler+0x54e>
    return;
 8004db8:	bf00      	nop
 8004dba:	e002      	b.n	8004dc2 <HAL_UART_IRQHandler+0x54e>
      return;
 8004dbc:	bf00      	nop
 8004dbe:	e000      	b.n	8004dc2 <HAL_UART_IRQHandler+0x54e>
      return;
 8004dc0:	bf00      	nop
  }
}
 8004dc2:	37e8      	adds	r7, #232	@ 0xe8
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	603b      	str	r3, [r7, #0]
 8004e14:	4613      	mov	r3, r2
 8004e16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e18:	e03b      	b.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e1a:	6a3b      	ldr	r3, [r7, #32]
 8004e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e20:	d037      	beq.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e22:	f7fd fb8d 	bl	8002540 <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	6a3a      	ldr	r2, [r7, #32]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d302      	bcc.n	8004e38 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e32:	6a3b      	ldr	r3, [r7, #32]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d101      	bne.n	8004e3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e03a      	b.n	8004eb2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	f003 0304 	and.w	r3, r3, #4
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d023      	beq.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	2b80      	cmp	r3, #128	@ 0x80
 8004e4e:	d020      	beq.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2b40      	cmp	r3, #64	@ 0x40
 8004e54:	d01d      	beq.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0308 	and.w	r3, r3, #8
 8004e60:	2b08      	cmp	r3, #8
 8004e62:	d116      	bne.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004e64:	2300      	movs	r3, #0
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	617b      	str	r3, [r7, #20]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	617b      	str	r3, [r7, #20]
 8004e78:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 f857 	bl	8004f2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2208      	movs	r2, #8
 8004e84:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e00f      	b.n	8004eb2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	bf0c      	ite	eq
 8004ea2:	2301      	moveq	r3, #1
 8004ea4:	2300      	movne	r3, #0
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	79fb      	ldrb	r3, [r7, #7]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d0b4      	beq.n	8004e1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3718      	adds	r7, #24
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004eba:	b480      	push	{r7}
 8004ebc:	b085      	sub	sp, #20
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	60f8      	str	r0, [r7, #12]
 8004ec2:	60b9      	str	r1, [r7, #8]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	68ba      	ldr	r2, [r7, #8]
 8004ecc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	88fa      	ldrh	r2, [r7, #6]
 8004ed2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	88fa      	ldrh	r2, [r7, #6]
 8004ed8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2222      	movs	r2, #34	@ 0x22
 8004ee4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	691b      	ldr	r3, [r3, #16]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d007      	beq.n	8004f00 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68da      	ldr	r2, [r3, #12]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004efe:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	695a      	ldr	r2, [r3, #20]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f042 0201 	orr.w	r2, r2, #1
 8004f0e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68da      	ldr	r2, [r3, #12]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f042 0220 	orr.w	r2, r2, #32
 8004f1e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr

08004f2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b095      	sub	sp, #84	@ 0x54
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	330c      	adds	r3, #12
 8004f3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f40:	e853 3f00 	ldrex	r3, [r3]
 8004f44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	330c      	adds	r3, #12
 8004f54:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f56:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f5e:	e841 2300 	strex	r3, r2, [r1]
 8004f62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d1e5      	bne.n	8004f36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	3314      	adds	r3, #20
 8004f70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f72:	6a3b      	ldr	r3, [r7, #32]
 8004f74:	e853 3f00 	ldrex	r3, [r3]
 8004f78:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	f023 0301 	bic.w	r3, r3, #1
 8004f80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	3314      	adds	r3, #20
 8004f88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f92:	e841 2300 	strex	r3, r2, [r1]
 8004f96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1e5      	bne.n	8004f6a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d119      	bne.n	8004fda <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	330c      	adds	r3, #12
 8004fac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	e853 3f00 	ldrex	r3, [r3]
 8004fb4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	f023 0310 	bic.w	r3, r3, #16
 8004fbc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	330c      	adds	r3, #12
 8004fc4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fc6:	61ba      	str	r2, [r7, #24]
 8004fc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fca:	6979      	ldr	r1, [r7, #20]
 8004fcc:	69ba      	ldr	r2, [r7, #24]
 8004fce:	e841 2300 	strex	r3, r2, [r1]
 8004fd2:	613b      	str	r3, [r7, #16]
   return(result);
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d1e5      	bne.n	8004fa6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2220      	movs	r2, #32
 8004fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004fe8:	bf00      	nop
 8004fea:	3754      	adds	r7, #84	@ 0x54
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005000:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2200      	movs	r2, #0
 8005006:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005008:	68f8      	ldr	r0, [r7, #12]
 800500a:	f7ff fee7 	bl	8004ddc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800500e:	bf00      	nop
 8005010:	3710      	adds	r7, #16
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005016:	b480      	push	{r7}
 8005018:	b085      	sub	sp, #20
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b21      	cmp	r3, #33	@ 0x21
 8005028:	d13e      	bne.n	80050a8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005032:	d114      	bne.n	800505e <UART_Transmit_IT+0x48>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d110      	bne.n	800505e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	881b      	ldrh	r3, [r3, #0]
 8005046:	461a      	mov	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005050:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	1c9a      	adds	r2, r3, #2
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	621a      	str	r2, [r3, #32]
 800505c:	e008      	b.n	8005070 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	1c59      	adds	r1, r3, #1
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	6211      	str	r1, [r2, #32]
 8005068:	781a      	ldrb	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005074:	b29b      	uxth	r3, r3
 8005076:	3b01      	subs	r3, #1
 8005078:	b29b      	uxth	r3, r3
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	4619      	mov	r1, r3
 800507e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10f      	bne.n	80050a4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68da      	ldr	r2, [r3, #12]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005092:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050a2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80050a4:	2300      	movs	r3, #0
 80050a6:	e000      	b.n	80050aa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80050a8:	2302      	movs	r3, #2
  }
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3714      	adds	r7, #20
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b082      	sub	sp, #8
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68da      	ldr	r2, [r3, #12]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2220      	movs	r2, #32
 80050d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f7ff fe76 	bl	8004dc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3708      	adds	r7, #8
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}

080050e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80050e6:	b580      	push	{r7, lr}
 80050e8:	b08c      	sub	sp, #48	@ 0x30
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80050ee:	2300      	movs	r3, #0
 80050f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80050f2:	2300      	movs	r3, #0
 80050f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b22      	cmp	r3, #34	@ 0x22
 8005100:	f040 80aa 	bne.w	8005258 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800510c:	d115      	bne.n	800513a <UART_Receive_IT+0x54>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d111      	bne.n	800513a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800511a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	b29b      	uxth	r3, r3
 8005124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005128:	b29a      	uxth	r2, r3
 800512a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005132:	1c9a      	adds	r2, r3, #2
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	629a      	str	r2, [r3, #40]	@ 0x28
 8005138:	e024      	b.n	8005184 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800513e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005148:	d007      	beq.n	800515a <UART_Receive_IT+0x74>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d10a      	bne.n	8005168 <UART_Receive_IT+0x82>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	691b      	ldr	r3, [r3, #16]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d106      	bne.n	8005168 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	b2da      	uxtb	r2, r3
 8005162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005164:	701a      	strb	r2, [r3, #0]
 8005166:	e008      	b.n	800517a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	b2db      	uxtb	r3, r3
 8005170:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005174:	b2da      	uxtb	r2, r3
 8005176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005178:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800517e:	1c5a      	adds	r2, r3, #1
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005188:	b29b      	uxth	r3, r3
 800518a:	3b01      	subs	r3, #1
 800518c:	b29b      	uxth	r3, r3
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	4619      	mov	r1, r3
 8005192:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005194:	2b00      	cmp	r3, #0
 8005196:	d15d      	bne.n	8005254 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68da      	ldr	r2, [r3, #12]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 0220 	bic.w	r2, r2, #32
 80051a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68da      	ldr	r2, [r3, #12]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80051b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	695a      	ldr	r2, [r3, #20]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f022 0201 	bic.w	r2, r2, #1
 80051c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2220      	movs	r2, #32
 80051cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d135      	bne.n	800524a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	330c      	adds	r3, #12
 80051ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	e853 3f00 	ldrex	r3, [r3]
 80051f2:	613b      	str	r3, [r7, #16]
   return(result);
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	f023 0310 	bic.w	r3, r3, #16
 80051fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	330c      	adds	r3, #12
 8005202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005204:	623a      	str	r2, [r7, #32]
 8005206:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005208:	69f9      	ldr	r1, [r7, #28]
 800520a:	6a3a      	ldr	r2, [r7, #32]
 800520c:	e841 2300 	strex	r3, r2, [r1]
 8005210:	61bb      	str	r3, [r7, #24]
   return(result);
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1e5      	bne.n	80051e4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0310 	and.w	r3, r3, #16
 8005222:	2b10      	cmp	r3, #16
 8005224:	d10a      	bne.n	800523c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005226:	2300      	movs	r3, #0
 8005228:	60fb      	str	r3, [r7, #12]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	60fb      	str	r3, [r7, #12]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	60fb      	str	r3, [r7, #12]
 800523a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005240:	4619      	mov	r1, r3
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f7ff fdd4 	bl	8004df0 <HAL_UARTEx_RxEventCallback>
 8005248:	e002      	b.n	8005250 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7fb ff70 	bl	8001130 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005250:	2300      	movs	r3, #0
 8005252:	e002      	b.n	800525a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005254:	2300      	movs	r3, #0
 8005256:	e000      	b.n	800525a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005258:	2302      	movs	r3, #2
  }
}
 800525a:	4618      	mov	r0, r3
 800525c:	3730      	adds	r7, #48	@ 0x30
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
	...

08005264 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005268:	b0c0      	sub	sp, #256	@ 0x100
 800526a:	af00      	add	r7, sp, #0
 800526c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800527c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005280:	68d9      	ldr	r1, [r3, #12]
 8005282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	ea40 0301 	orr.w	r3, r0, r1
 800528c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800528e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005292:	689a      	ldr	r2, [r3, #8]
 8005294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	431a      	orrs	r2, r3
 800529c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	431a      	orrs	r2, r3
 80052a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052a8:	69db      	ldr	r3, [r3, #28]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80052b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80052bc:	f021 010c 	bic.w	r1, r1, #12
 80052c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80052ca:	430b      	orrs	r3, r1
 80052cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80052ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80052da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052de:	6999      	ldr	r1, [r3, #24]
 80052e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	ea40 0301 	orr.w	r3, r0, r1
 80052ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	4b8f      	ldr	r3, [pc, #572]	@ (8005530 <UART_SetConfig+0x2cc>)
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d005      	beq.n	8005304 <UART_SetConfig+0xa0>
 80052f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	4b8d      	ldr	r3, [pc, #564]	@ (8005534 <UART_SetConfig+0x2d0>)
 8005300:	429a      	cmp	r2, r3
 8005302:	d104      	bne.n	800530e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005304:	f7fe f944 	bl	8003590 <HAL_RCC_GetPCLK2Freq>
 8005308:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800530c:	e003      	b.n	8005316 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800530e:	f7fe f92b 	bl	8003568 <HAL_RCC_GetPCLK1Freq>
 8005312:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800531a:	69db      	ldr	r3, [r3, #28]
 800531c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005320:	f040 810c 	bne.w	800553c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005324:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005328:	2200      	movs	r2, #0
 800532a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800532e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005332:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005336:	4622      	mov	r2, r4
 8005338:	462b      	mov	r3, r5
 800533a:	1891      	adds	r1, r2, r2
 800533c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800533e:	415b      	adcs	r3, r3
 8005340:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005342:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005346:	4621      	mov	r1, r4
 8005348:	eb12 0801 	adds.w	r8, r2, r1
 800534c:	4629      	mov	r1, r5
 800534e:	eb43 0901 	adc.w	r9, r3, r1
 8005352:	f04f 0200 	mov.w	r2, #0
 8005356:	f04f 0300 	mov.w	r3, #0
 800535a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800535e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005362:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005366:	4690      	mov	r8, r2
 8005368:	4699      	mov	r9, r3
 800536a:	4623      	mov	r3, r4
 800536c:	eb18 0303 	adds.w	r3, r8, r3
 8005370:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005374:	462b      	mov	r3, r5
 8005376:	eb49 0303 	adc.w	r3, r9, r3
 800537a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800537e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800538a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800538e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005392:	460b      	mov	r3, r1
 8005394:	18db      	adds	r3, r3, r3
 8005396:	653b      	str	r3, [r7, #80]	@ 0x50
 8005398:	4613      	mov	r3, r2
 800539a:	eb42 0303 	adc.w	r3, r2, r3
 800539e:	657b      	str	r3, [r7, #84]	@ 0x54
 80053a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80053a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80053a8:	f7fb fb78 	bl	8000a9c <__aeabi_uldivmod>
 80053ac:	4602      	mov	r2, r0
 80053ae:	460b      	mov	r3, r1
 80053b0:	4b61      	ldr	r3, [pc, #388]	@ (8005538 <UART_SetConfig+0x2d4>)
 80053b2:	fba3 2302 	umull	r2, r3, r3, r2
 80053b6:	095b      	lsrs	r3, r3, #5
 80053b8:	011c      	lsls	r4, r3, #4
 80053ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053be:	2200      	movs	r2, #0
 80053c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80053c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80053c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80053cc:	4642      	mov	r2, r8
 80053ce:	464b      	mov	r3, r9
 80053d0:	1891      	adds	r1, r2, r2
 80053d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80053d4:	415b      	adcs	r3, r3
 80053d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80053dc:	4641      	mov	r1, r8
 80053de:	eb12 0a01 	adds.w	sl, r2, r1
 80053e2:	4649      	mov	r1, r9
 80053e4:	eb43 0b01 	adc.w	fp, r3, r1
 80053e8:	f04f 0200 	mov.w	r2, #0
 80053ec:	f04f 0300 	mov.w	r3, #0
 80053f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80053f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80053f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053fc:	4692      	mov	sl, r2
 80053fe:	469b      	mov	fp, r3
 8005400:	4643      	mov	r3, r8
 8005402:	eb1a 0303 	adds.w	r3, sl, r3
 8005406:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800540a:	464b      	mov	r3, r9
 800540c:	eb4b 0303 	adc.w	r3, fp, r3
 8005410:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005420:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005424:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005428:	460b      	mov	r3, r1
 800542a:	18db      	adds	r3, r3, r3
 800542c:	643b      	str	r3, [r7, #64]	@ 0x40
 800542e:	4613      	mov	r3, r2
 8005430:	eb42 0303 	adc.w	r3, r2, r3
 8005434:	647b      	str	r3, [r7, #68]	@ 0x44
 8005436:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800543a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800543e:	f7fb fb2d 	bl	8000a9c <__aeabi_uldivmod>
 8005442:	4602      	mov	r2, r0
 8005444:	460b      	mov	r3, r1
 8005446:	4611      	mov	r1, r2
 8005448:	4b3b      	ldr	r3, [pc, #236]	@ (8005538 <UART_SetConfig+0x2d4>)
 800544a:	fba3 2301 	umull	r2, r3, r3, r1
 800544e:	095b      	lsrs	r3, r3, #5
 8005450:	2264      	movs	r2, #100	@ 0x64
 8005452:	fb02 f303 	mul.w	r3, r2, r3
 8005456:	1acb      	subs	r3, r1, r3
 8005458:	00db      	lsls	r3, r3, #3
 800545a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800545e:	4b36      	ldr	r3, [pc, #216]	@ (8005538 <UART_SetConfig+0x2d4>)
 8005460:	fba3 2302 	umull	r2, r3, r3, r2
 8005464:	095b      	lsrs	r3, r3, #5
 8005466:	005b      	lsls	r3, r3, #1
 8005468:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800546c:	441c      	add	r4, r3
 800546e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005472:	2200      	movs	r2, #0
 8005474:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005478:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800547c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005480:	4642      	mov	r2, r8
 8005482:	464b      	mov	r3, r9
 8005484:	1891      	adds	r1, r2, r2
 8005486:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005488:	415b      	adcs	r3, r3
 800548a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800548c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005490:	4641      	mov	r1, r8
 8005492:	1851      	adds	r1, r2, r1
 8005494:	6339      	str	r1, [r7, #48]	@ 0x30
 8005496:	4649      	mov	r1, r9
 8005498:	414b      	adcs	r3, r1
 800549a:	637b      	str	r3, [r7, #52]	@ 0x34
 800549c:	f04f 0200 	mov.w	r2, #0
 80054a0:	f04f 0300 	mov.w	r3, #0
 80054a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80054a8:	4659      	mov	r1, fp
 80054aa:	00cb      	lsls	r3, r1, #3
 80054ac:	4651      	mov	r1, sl
 80054ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054b2:	4651      	mov	r1, sl
 80054b4:	00ca      	lsls	r2, r1, #3
 80054b6:	4610      	mov	r0, r2
 80054b8:	4619      	mov	r1, r3
 80054ba:	4603      	mov	r3, r0
 80054bc:	4642      	mov	r2, r8
 80054be:	189b      	adds	r3, r3, r2
 80054c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054c4:	464b      	mov	r3, r9
 80054c6:	460a      	mov	r2, r1
 80054c8:	eb42 0303 	adc.w	r3, r2, r3
 80054cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80054dc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80054e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80054e4:	460b      	mov	r3, r1
 80054e6:	18db      	adds	r3, r3, r3
 80054e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054ea:	4613      	mov	r3, r2
 80054ec:	eb42 0303 	adc.w	r3, r2, r3
 80054f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80054f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80054fa:	f7fb facf 	bl	8000a9c <__aeabi_uldivmod>
 80054fe:	4602      	mov	r2, r0
 8005500:	460b      	mov	r3, r1
 8005502:	4b0d      	ldr	r3, [pc, #52]	@ (8005538 <UART_SetConfig+0x2d4>)
 8005504:	fba3 1302 	umull	r1, r3, r3, r2
 8005508:	095b      	lsrs	r3, r3, #5
 800550a:	2164      	movs	r1, #100	@ 0x64
 800550c:	fb01 f303 	mul.w	r3, r1, r3
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	00db      	lsls	r3, r3, #3
 8005514:	3332      	adds	r3, #50	@ 0x32
 8005516:	4a08      	ldr	r2, [pc, #32]	@ (8005538 <UART_SetConfig+0x2d4>)
 8005518:	fba2 2303 	umull	r2, r3, r2, r3
 800551c:	095b      	lsrs	r3, r3, #5
 800551e:	f003 0207 	and.w	r2, r3, #7
 8005522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4422      	add	r2, r4
 800552a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800552c:	e106      	b.n	800573c <UART_SetConfig+0x4d8>
 800552e:	bf00      	nop
 8005530:	40011000 	.word	0x40011000
 8005534:	40011400 	.word	0x40011400
 8005538:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800553c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005540:	2200      	movs	r2, #0
 8005542:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005546:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800554a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800554e:	4642      	mov	r2, r8
 8005550:	464b      	mov	r3, r9
 8005552:	1891      	adds	r1, r2, r2
 8005554:	6239      	str	r1, [r7, #32]
 8005556:	415b      	adcs	r3, r3
 8005558:	627b      	str	r3, [r7, #36]	@ 0x24
 800555a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800555e:	4641      	mov	r1, r8
 8005560:	1854      	adds	r4, r2, r1
 8005562:	4649      	mov	r1, r9
 8005564:	eb43 0501 	adc.w	r5, r3, r1
 8005568:	f04f 0200 	mov.w	r2, #0
 800556c:	f04f 0300 	mov.w	r3, #0
 8005570:	00eb      	lsls	r3, r5, #3
 8005572:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005576:	00e2      	lsls	r2, r4, #3
 8005578:	4614      	mov	r4, r2
 800557a:	461d      	mov	r5, r3
 800557c:	4643      	mov	r3, r8
 800557e:	18e3      	adds	r3, r4, r3
 8005580:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005584:	464b      	mov	r3, r9
 8005586:	eb45 0303 	adc.w	r3, r5, r3
 800558a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800558e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800559a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800559e:	f04f 0200 	mov.w	r2, #0
 80055a2:	f04f 0300 	mov.w	r3, #0
 80055a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80055aa:	4629      	mov	r1, r5
 80055ac:	008b      	lsls	r3, r1, #2
 80055ae:	4621      	mov	r1, r4
 80055b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055b4:	4621      	mov	r1, r4
 80055b6:	008a      	lsls	r2, r1, #2
 80055b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80055bc:	f7fb fa6e 	bl	8000a9c <__aeabi_uldivmod>
 80055c0:	4602      	mov	r2, r0
 80055c2:	460b      	mov	r3, r1
 80055c4:	4b60      	ldr	r3, [pc, #384]	@ (8005748 <UART_SetConfig+0x4e4>)
 80055c6:	fba3 2302 	umull	r2, r3, r3, r2
 80055ca:	095b      	lsrs	r3, r3, #5
 80055cc:	011c      	lsls	r4, r3, #4
 80055ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055d2:	2200      	movs	r2, #0
 80055d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80055d8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80055dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80055e0:	4642      	mov	r2, r8
 80055e2:	464b      	mov	r3, r9
 80055e4:	1891      	adds	r1, r2, r2
 80055e6:	61b9      	str	r1, [r7, #24]
 80055e8:	415b      	adcs	r3, r3
 80055ea:	61fb      	str	r3, [r7, #28]
 80055ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055f0:	4641      	mov	r1, r8
 80055f2:	1851      	adds	r1, r2, r1
 80055f4:	6139      	str	r1, [r7, #16]
 80055f6:	4649      	mov	r1, r9
 80055f8:	414b      	adcs	r3, r1
 80055fa:	617b      	str	r3, [r7, #20]
 80055fc:	f04f 0200 	mov.w	r2, #0
 8005600:	f04f 0300 	mov.w	r3, #0
 8005604:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005608:	4659      	mov	r1, fp
 800560a:	00cb      	lsls	r3, r1, #3
 800560c:	4651      	mov	r1, sl
 800560e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005612:	4651      	mov	r1, sl
 8005614:	00ca      	lsls	r2, r1, #3
 8005616:	4610      	mov	r0, r2
 8005618:	4619      	mov	r1, r3
 800561a:	4603      	mov	r3, r0
 800561c:	4642      	mov	r2, r8
 800561e:	189b      	adds	r3, r3, r2
 8005620:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005624:	464b      	mov	r3, r9
 8005626:	460a      	mov	r2, r1
 8005628:	eb42 0303 	adc.w	r3, r2, r3
 800562c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	67bb      	str	r3, [r7, #120]	@ 0x78
 800563a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800563c:	f04f 0200 	mov.w	r2, #0
 8005640:	f04f 0300 	mov.w	r3, #0
 8005644:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005648:	4649      	mov	r1, r9
 800564a:	008b      	lsls	r3, r1, #2
 800564c:	4641      	mov	r1, r8
 800564e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005652:	4641      	mov	r1, r8
 8005654:	008a      	lsls	r2, r1, #2
 8005656:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800565a:	f7fb fa1f 	bl	8000a9c <__aeabi_uldivmod>
 800565e:	4602      	mov	r2, r0
 8005660:	460b      	mov	r3, r1
 8005662:	4611      	mov	r1, r2
 8005664:	4b38      	ldr	r3, [pc, #224]	@ (8005748 <UART_SetConfig+0x4e4>)
 8005666:	fba3 2301 	umull	r2, r3, r3, r1
 800566a:	095b      	lsrs	r3, r3, #5
 800566c:	2264      	movs	r2, #100	@ 0x64
 800566e:	fb02 f303 	mul.w	r3, r2, r3
 8005672:	1acb      	subs	r3, r1, r3
 8005674:	011b      	lsls	r3, r3, #4
 8005676:	3332      	adds	r3, #50	@ 0x32
 8005678:	4a33      	ldr	r2, [pc, #204]	@ (8005748 <UART_SetConfig+0x4e4>)
 800567a:	fba2 2303 	umull	r2, r3, r2, r3
 800567e:	095b      	lsrs	r3, r3, #5
 8005680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005684:	441c      	add	r4, r3
 8005686:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800568a:	2200      	movs	r2, #0
 800568c:	673b      	str	r3, [r7, #112]	@ 0x70
 800568e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005690:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005694:	4642      	mov	r2, r8
 8005696:	464b      	mov	r3, r9
 8005698:	1891      	adds	r1, r2, r2
 800569a:	60b9      	str	r1, [r7, #8]
 800569c:	415b      	adcs	r3, r3
 800569e:	60fb      	str	r3, [r7, #12]
 80056a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80056a4:	4641      	mov	r1, r8
 80056a6:	1851      	adds	r1, r2, r1
 80056a8:	6039      	str	r1, [r7, #0]
 80056aa:	4649      	mov	r1, r9
 80056ac:	414b      	adcs	r3, r1
 80056ae:	607b      	str	r3, [r7, #4]
 80056b0:	f04f 0200 	mov.w	r2, #0
 80056b4:	f04f 0300 	mov.w	r3, #0
 80056b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80056bc:	4659      	mov	r1, fp
 80056be:	00cb      	lsls	r3, r1, #3
 80056c0:	4651      	mov	r1, sl
 80056c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056c6:	4651      	mov	r1, sl
 80056c8:	00ca      	lsls	r2, r1, #3
 80056ca:	4610      	mov	r0, r2
 80056cc:	4619      	mov	r1, r3
 80056ce:	4603      	mov	r3, r0
 80056d0:	4642      	mov	r2, r8
 80056d2:	189b      	adds	r3, r3, r2
 80056d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80056d6:	464b      	mov	r3, r9
 80056d8:	460a      	mov	r2, r1
 80056da:	eb42 0303 	adc.w	r3, r2, r3
 80056de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80056e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	663b      	str	r3, [r7, #96]	@ 0x60
 80056ea:	667a      	str	r2, [r7, #100]	@ 0x64
 80056ec:	f04f 0200 	mov.w	r2, #0
 80056f0:	f04f 0300 	mov.w	r3, #0
 80056f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80056f8:	4649      	mov	r1, r9
 80056fa:	008b      	lsls	r3, r1, #2
 80056fc:	4641      	mov	r1, r8
 80056fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005702:	4641      	mov	r1, r8
 8005704:	008a      	lsls	r2, r1, #2
 8005706:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800570a:	f7fb f9c7 	bl	8000a9c <__aeabi_uldivmod>
 800570e:	4602      	mov	r2, r0
 8005710:	460b      	mov	r3, r1
 8005712:	4b0d      	ldr	r3, [pc, #52]	@ (8005748 <UART_SetConfig+0x4e4>)
 8005714:	fba3 1302 	umull	r1, r3, r3, r2
 8005718:	095b      	lsrs	r3, r3, #5
 800571a:	2164      	movs	r1, #100	@ 0x64
 800571c:	fb01 f303 	mul.w	r3, r1, r3
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	011b      	lsls	r3, r3, #4
 8005724:	3332      	adds	r3, #50	@ 0x32
 8005726:	4a08      	ldr	r2, [pc, #32]	@ (8005748 <UART_SetConfig+0x4e4>)
 8005728:	fba2 2303 	umull	r2, r3, r2, r3
 800572c:	095b      	lsrs	r3, r3, #5
 800572e:	f003 020f 	and.w	r2, r3, #15
 8005732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4422      	add	r2, r4
 800573a:	609a      	str	r2, [r3, #8]
}
 800573c:	bf00      	nop
 800573e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005742:	46bd      	mov	sp, r7
 8005744:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005748:	51eb851f 	.word	0x51eb851f

0800574c <std>:
 800574c:	2300      	movs	r3, #0
 800574e:	b510      	push	{r4, lr}
 8005750:	4604      	mov	r4, r0
 8005752:	e9c0 3300 	strd	r3, r3, [r0]
 8005756:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800575a:	6083      	str	r3, [r0, #8]
 800575c:	8181      	strh	r1, [r0, #12]
 800575e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005760:	81c2      	strh	r2, [r0, #14]
 8005762:	6183      	str	r3, [r0, #24]
 8005764:	4619      	mov	r1, r3
 8005766:	2208      	movs	r2, #8
 8005768:	305c      	adds	r0, #92	@ 0x5c
 800576a:	f000 fa23 	bl	8005bb4 <memset>
 800576e:	4b0d      	ldr	r3, [pc, #52]	@ (80057a4 <std+0x58>)
 8005770:	6263      	str	r3, [r4, #36]	@ 0x24
 8005772:	4b0d      	ldr	r3, [pc, #52]	@ (80057a8 <std+0x5c>)
 8005774:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005776:	4b0d      	ldr	r3, [pc, #52]	@ (80057ac <std+0x60>)
 8005778:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800577a:	4b0d      	ldr	r3, [pc, #52]	@ (80057b0 <std+0x64>)
 800577c:	6323      	str	r3, [r4, #48]	@ 0x30
 800577e:	4b0d      	ldr	r3, [pc, #52]	@ (80057b4 <std+0x68>)
 8005780:	6224      	str	r4, [r4, #32]
 8005782:	429c      	cmp	r4, r3
 8005784:	d006      	beq.n	8005794 <std+0x48>
 8005786:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800578a:	4294      	cmp	r4, r2
 800578c:	d002      	beq.n	8005794 <std+0x48>
 800578e:	33d0      	adds	r3, #208	@ 0xd0
 8005790:	429c      	cmp	r4, r3
 8005792:	d105      	bne.n	80057a0 <std+0x54>
 8005794:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800579c:	f000 bb14 	b.w	8005dc8 <__retarget_lock_init_recursive>
 80057a0:	bd10      	pop	{r4, pc}
 80057a2:	bf00      	nop
 80057a4:	08005a05 	.word	0x08005a05
 80057a8:	08005a27 	.word	0x08005a27
 80057ac:	08005a5f 	.word	0x08005a5f
 80057b0:	08005a83 	.word	0x08005a83
 80057b4:	20000aac 	.word	0x20000aac

080057b8 <stdio_exit_handler>:
 80057b8:	4a02      	ldr	r2, [pc, #8]	@ (80057c4 <stdio_exit_handler+0xc>)
 80057ba:	4903      	ldr	r1, [pc, #12]	@ (80057c8 <stdio_exit_handler+0x10>)
 80057bc:	4803      	ldr	r0, [pc, #12]	@ (80057cc <stdio_exit_handler+0x14>)
 80057be:	f000 b869 	b.w	8005894 <_fwalk_sglue>
 80057c2:	bf00      	nop
 80057c4:	20000018 	.word	0x20000018
 80057c8:	0800698d 	.word	0x0800698d
 80057cc:	20000028 	.word	0x20000028

080057d0 <cleanup_stdio>:
 80057d0:	6841      	ldr	r1, [r0, #4]
 80057d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005804 <cleanup_stdio+0x34>)
 80057d4:	4299      	cmp	r1, r3
 80057d6:	b510      	push	{r4, lr}
 80057d8:	4604      	mov	r4, r0
 80057da:	d001      	beq.n	80057e0 <cleanup_stdio+0x10>
 80057dc:	f001 f8d6 	bl	800698c <_fflush_r>
 80057e0:	68a1      	ldr	r1, [r4, #8]
 80057e2:	4b09      	ldr	r3, [pc, #36]	@ (8005808 <cleanup_stdio+0x38>)
 80057e4:	4299      	cmp	r1, r3
 80057e6:	d002      	beq.n	80057ee <cleanup_stdio+0x1e>
 80057e8:	4620      	mov	r0, r4
 80057ea:	f001 f8cf 	bl	800698c <_fflush_r>
 80057ee:	68e1      	ldr	r1, [r4, #12]
 80057f0:	4b06      	ldr	r3, [pc, #24]	@ (800580c <cleanup_stdio+0x3c>)
 80057f2:	4299      	cmp	r1, r3
 80057f4:	d004      	beq.n	8005800 <cleanup_stdio+0x30>
 80057f6:	4620      	mov	r0, r4
 80057f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057fc:	f001 b8c6 	b.w	800698c <_fflush_r>
 8005800:	bd10      	pop	{r4, pc}
 8005802:	bf00      	nop
 8005804:	20000aac 	.word	0x20000aac
 8005808:	20000b14 	.word	0x20000b14
 800580c:	20000b7c 	.word	0x20000b7c

08005810 <global_stdio_init.part.0>:
 8005810:	b510      	push	{r4, lr}
 8005812:	4b0b      	ldr	r3, [pc, #44]	@ (8005840 <global_stdio_init.part.0+0x30>)
 8005814:	4c0b      	ldr	r4, [pc, #44]	@ (8005844 <global_stdio_init.part.0+0x34>)
 8005816:	4a0c      	ldr	r2, [pc, #48]	@ (8005848 <global_stdio_init.part.0+0x38>)
 8005818:	601a      	str	r2, [r3, #0]
 800581a:	4620      	mov	r0, r4
 800581c:	2200      	movs	r2, #0
 800581e:	2104      	movs	r1, #4
 8005820:	f7ff ff94 	bl	800574c <std>
 8005824:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005828:	2201      	movs	r2, #1
 800582a:	2109      	movs	r1, #9
 800582c:	f7ff ff8e 	bl	800574c <std>
 8005830:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005834:	2202      	movs	r2, #2
 8005836:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800583a:	2112      	movs	r1, #18
 800583c:	f7ff bf86 	b.w	800574c <std>
 8005840:	20000be4 	.word	0x20000be4
 8005844:	20000aac 	.word	0x20000aac
 8005848:	080057b9 	.word	0x080057b9

0800584c <__sfp_lock_acquire>:
 800584c:	4801      	ldr	r0, [pc, #4]	@ (8005854 <__sfp_lock_acquire+0x8>)
 800584e:	f000 babc 	b.w	8005dca <__retarget_lock_acquire_recursive>
 8005852:	bf00      	nop
 8005854:	20000bed 	.word	0x20000bed

08005858 <__sfp_lock_release>:
 8005858:	4801      	ldr	r0, [pc, #4]	@ (8005860 <__sfp_lock_release+0x8>)
 800585a:	f000 bab7 	b.w	8005dcc <__retarget_lock_release_recursive>
 800585e:	bf00      	nop
 8005860:	20000bed 	.word	0x20000bed

08005864 <__sinit>:
 8005864:	b510      	push	{r4, lr}
 8005866:	4604      	mov	r4, r0
 8005868:	f7ff fff0 	bl	800584c <__sfp_lock_acquire>
 800586c:	6a23      	ldr	r3, [r4, #32]
 800586e:	b11b      	cbz	r3, 8005878 <__sinit+0x14>
 8005870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005874:	f7ff bff0 	b.w	8005858 <__sfp_lock_release>
 8005878:	4b04      	ldr	r3, [pc, #16]	@ (800588c <__sinit+0x28>)
 800587a:	6223      	str	r3, [r4, #32]
 800587c:	4b04      	ldr	r3, [pc, #16]	@ (8005890 <__sinit+0x2c>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1f5      	bne.n	8005870 <__sinit+0xc>
 8005884:	f7ff ffc4 	bl	8005810 <global_stdio_init.part.0>
 8005888:	e7f2      	b.n	8005870 <__sinit+0xc>
 800588a:	bf00      	nop
 800588c:	080057d1 	.word	0x080057d1
 8005890:	20000be4 	.word	0x20000be4

08005894 <_fwalk_sglue>:
 8005894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005898:	4607      	mov	r7, r0
 800589a:	4688      	mov	r8, r1
 800589c:	4614      	mov	r4, r2
 800589e:	2600      	movs	r6, #0
 80058a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058a4:	f1b9 0901 	subs.w	r9, r9, #1
 80058a8:	d505      	bpl.n	80058b6 <_fwalk_sglue+0x22>
 80058aa:	6824      	ldr	r4, [r4, #0]
 80058ac:	2c00      	cmp	r4, #0
 80058ae:	d1f7      	bne.n	80058a0 <_fwalk_sglue+0xc>
 80058b0:	4630      	mov	r0, r6
 80058b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058b6:	89ab      	ldrh	r3, [r5, #12]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d907      	bls.n	80058cc <_fwalk_sglue+0x38>
 80058bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058c0:	3301      	adds	r3, #1
 80058c2:	d003      	beq.n	80058cc <_fwalk_sglue+0x38>
 80058c4:	4629      	mov	r1, r5
 80058c6:	4638      	mov	r0, r7
 80058c8:	47c0      	blx	r8
 80058ca:	4306      	orrs	r6, r0
 80058cc:	3568      	adds	r5, #104	@ 0x68
 80058ce:	e7e9      	b.n	80058a4 <_fwalk_sglue+0x10>

080058d0 <iprintf>:
 80058d0:	b40f      	push	{r0, r1, r2, r3}
 80058d2:	b507      	push	{r0, r1, r2, lr}
 80058d4:	4906      	ldr	r1, [pc, #24]	@ (80058f0 <iprintf+0x20>)
 80058d6:	ab04      	add	r3, sp, #16
 80058d8:	6808      	ldr	r0, [r1, #0]
 80058da:	f853 2b04 	ldr.w	r2, [r3], #4
 80058de:	6881      	ldr	r1, [r0, #8]
 80058e0:	9301      	str	r3, [sp, #4]
 80058e2:	f000 fd2b 	bl	800633c <_vfiprintf_r>
 80058e6:	b003      	add	sp, #12
 80058e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80058ec:	b004      	add	sp, #16
 80058ee:	4770      	bx	lr
 80058f0:	20000024 	.word	0x20000024

080058f4 <putchar>:
 80058f4:	4b02      	ldr	r3, [pc, #8]	@ (8005900 <putchar+0xc>)
 80058f6:	4601      	mov	r1, r0
 80058f8:	6818      	ldr	r0, [r3, #0]
 80058fa:	6882      	ldr	r2, [r0, #8]
 80058fc:	f001 b8e2 	b.w	8006ac4 <_putc_r>
 8005900:	20000024 	.word	0x20000024

08005904 <_puts_r>:
 8005904:	6a03      	ldr	r3, [r0, #32]
 8005906:	b570      	push	{r4, r5, r6, lr}
 8005908:	6884      	ldr	r4, [r0, #8]
 800590a:	4605      	mov	r5, r0
 800590c:	460e      	mov	r6, r1
 800590e:	b90b      	cbnz	r3, 8005914 <_puts_r+0x10>
 8005910:	f7ff ffa8 	bl	8005864 <__sinit>
 8005914:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005916:	07db      	lsls	r3, r3, #31
 8005918:	d405      	bmi.n	8005926 <_puts_r+0x22>
 800591a:	89a3      	ldrh	r3, [r4, #12]
 800591c:	0598      	lsls	r0, r3, #22
 800591e:	d402      	bmi.n	8005926 <_puts_r+0x22>
 8005920:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005922:	f000 fa52 	bl	8005dca <__retarget_lock_acquire_recursive>
 8005926:	89a3      	ldrh	r3, [r4, #12]
 8005928:	0719      	lsls	r1, r3, #28
 800592a:	d502      	bpl.n	8005932 <_puts_r+0x2e>
 800592c:	6923      	ldr	r3, [r4, #16]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d135      	bne.n	800599e <_puts_r+0x9a>
 8005932:	4621      	mov	r1, r4
 8005934:	4628      	mov	r0, r5
 8005936:	f000 f8e7 	bl	8005b08 <__swsetup_r>
 800593a:	b380      	cbz	r0, 800599e <_puts_r+0x9a>
 800593c:	f04f 35ff 	mov.w	r5, #4294967295
 8005940:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005942:	07da      	lsls	r2, r3, #31
 8005944:	d405      	bmi.n	8005952 <_puts_r+0x4e>
 8005946:	89a3      	ldrh	r3, [r4, #12]
 8005948:	059b      	lsls	r3, r3, #22
 800594a:	d402      	bmi.n	8005952 <_puts_r+0x4e>
 800594c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800594e:	f000 fa3d 	bl	8005dcc <__retarget_lock_release_recursive>
 8005952:	4628      	mov	r0, r5
 8005954:	bd70      	pop	{r4, r5, r6, pc}
 8005956:	2b00      	cmp	r3, #0
 8005958:	da04      	bge.n	8005964 <_puts_r+0x60>
 800595a:	69a2      	ldr	r2, [r4, #24]
 800595c:	429a      	cmp	r2, r3
 800595e:	dc17      	bgt.n	8005990 <_puts_r+0x8c>
 8005960:	290a      	cmp	r1, #10
 8005962:	d015      	beq.n	8005990 <_puts_r+0x8c>
 8005964:	6823      	ldr	r3, [r4, #0]
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	6022      	str	r2, [r4, #0]
 800596a:	7019      	strb	r1, [r3, #0]
 800596c:	68a3      	ldr	r3, [r4, #8]
 800596e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005972:	3b01      	subs	r3, #1
 8005974:	60a3      	str	r3, [r4, #8]
 8005976:	2900      	cmp	r1, #0
 8005978:	d1ed      	bne.n	8005956 <_puts_r+0x52>
 800597a:	2b00      	cmp	r3, #0
 800597c:	da11      	bge.n	80059a2 <_puts_r+0x9e>
 800597e:	4622      	mov	r2, r4
 8005980:	210a      	movs	r1, #10
 8005982:	4628      	mov	r0, r5
 8005984:	f000 f881 	bl	8005a8a <__swbuf_r>
 8005988:	3001      	adds	r0, #1
 800598a:	d0d7      	beq.n	800593c <_puts_r+0x38>
 800598c:	250a      	movs	r5, #10
 800598e:	e7d7      	b.n	8005940 <_puts_r+0x3c>
 8005990:	4622      	mov	r2, r4
 8005992:	4628      	mov	r0, r5
 8005994:	f000 f879 	bl	8005a8a <__swbuf_r>
 8005998:	3001      	adds	r0, #1
 800599a:	d1e7      	bne.n	800596c <_puts_r+0x68>
 800599c:	e7ce      	b.n	800593c <_puts_r+0x38>
 800599e:	3e01      	subs	r6, #1
 80059a0:	e7e4      	b.n	800596c <_puts_r+0x68>
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	1c5a      	adds	r2, r3, #1
 80059a6:	6022      	str	r2, [r4, #0]
 80059a8:	220a      	movs	r2, #10
 80059aa:	701a      	strb	r2, [r3, #0]
 80059ac:	e7ee      	b.n	800598c <_puts_r+0x88>
	...

080059b0 <puts>:
 80059b0:	4b02      	ldr	r3, [pc, #8]	@ (80059bc <puts+0xc>)
 80059b2:	4601      	mov	r1, r0
 80059b4:	6818      	ldr	r0, [r3, #0]
 80059b6:	f7ff bfa5 	b.w	8005904 <_puts_r>
 80059ba:	bf00      	nop
 80059bc:	20000024 	.word	0x20000024

080059c0 <siprintf>:
 80059c0:	b40e      	push	{r1, r2, r3}
 80059c2:	b510      	push	{r4, lr}
 80059c4:	b09d      	sub	sp, #116	@ 0x74
 80059c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80059c8:	9002      	str	r0, [sp, #8]
 80059ca:	9006      	str	r0, [sp, #24]
 80059cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80059d0:	480a      	ldr	r0, [pc, #40]	@ (80059fc <siprintf+0x3c>)
 80059d2:	9107      	str	r1, [sp, #28]
 80059d4:	9104      	str	r1, [sp, #16]
 80059d6:	490a      	ldr	r1, [pc, #40]	@ (8005a00 <siprintf+0x40>)
 80059d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80059dc:	9105      	str	r1, [sp, #20]
 80059de:	2400      	movs	r4, #0
 80059e0:	a902      	add	r1, sp, #8
 80059e2:	6800      	ldr	r0, [r0, #0]
 80059e4:	9301      	str	r3, [sp, #4]
 80059e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80059e8:	f000 fb82 	bl	80060f0 <_svfiprintf_r>
 80059ec:	9b02      	ldr	r3, [sp, #8]
 80059ee:	701c      	strb	r4, [r3, #0]
 80059f0:	b01d      	add	sp, #116	@ 0x74
 80059f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059f6:	b003      	add	sp, #12
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	20000024 	.word	0x20000024
 8005a00:	ffff0208 	.word	0xffff0208

08005a04 <__sread>:
 8005a04:	b510      	push	{r4, lr}
 8005a06:	460c      	mov	r4, r1
 8005a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a0c:	f000 f98e 	bl	8005d2c <_read_r>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	bfab      	itete	ge
 8005a14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a16:	89a3      	ldrhlt	r3, [r4, #12]
 8005a18:	181b      	addge	r3, r3, r0
 8005a1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005a1e:	bfac      	ite	ge
 8005a20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a22:	81a3      	strhlt	r3, [r4, #12]
 8005a24:	bd10      	pop	{r4, pc}

08005a26 <__swrite>:
 8005a26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a2a:	461f      	mov	r7, r3
 8005a2c:	898b      	ldrh	r3, [r1, #12]
 8005a2e:	05db      	lsls	r3, r3, #23
 8005a30:	4605      	mov	r5, r0
 8005a32:	460c      	mov	r4, r1
 8005a34:	4616      	mov	r6, r2
 8005a36:	d505      	bpl.n	8005a44 <__swrite+0x1e>
 8005a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a3c:	2302      	movs	r3, #2
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f000 f962 	bl	8005d08 <_lseek_r>
 8005a44:	89a3      	ldrh	r3, [r4, #12]
 8005a46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a4e:	81a3      	strh	r3, [r4, #12]
 8005a50:	4632      	mov	r2, r6
 8005a52:	463b      	mov	r3, r7
 8005a54:	4628      	mov	r0, r5
 8005a56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a5a:	f000 b979 	b.w	8005d50 <_write_r>

08005a5e <__sseek>:
 8005a5e:	b510      	push	{r4, lr}
 8005a60:	460c      	mov	r4, r1
 8005a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a66:	f000 f94f 	bl	8005d08 <_lseek_r>
 8005a6a:	1c43      	adds	r3, r0, #1
 8005a6c:	89a3      	ldrh	r3, [r4, #12]
 8005a6e:	bf15      	itete	ne
 8005a70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005a72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005a76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005a7a:	81a3      	strheq	r3, [r4, #12]
 8005a7c:	bf18      	it	ne
 8005a7e:	81a3      	strhne	r3, [r4, #12]
 8005a80:	bd10      	pop	{r4, pc}

08005a82 <__sclose>:
 8005a82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a86:	f000 b92f 	b.w	8005ce8 <_close_r>

08005a8a <__swbuf_r>:
 8005a8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a8c:	460e      	mov	r6, r1
 8005a8e:	4614      	mov	r4, r2
 8005a90:	4605      	mov	r5, r0
 8005a92:	b118      	cbz	r0, 8005a9c <__swbuf_r+0x12>
 8005a94:	6a03      	ldr	r3, [r0, #32]
 8005a96:	b90b      	cbnz	r3, 8005a9c <__swbuf_r+0x12>
 8005a98:	f7ff fee4 	bl	8005864 <__sinit>
 8005a9c:	69a3      	ldr	r3, [r4, #24]
 8005a9e:	60a3      	str	r3, [r4, #8]
 8005aa0:	89a3      	ldrh	r3, [r4, #12]
 8005aa2:	071a      	lsls	r2, r3, #28
 8005aa4:	d501      	bpl.n	8005aaa <__swbuf_r+0x20>
 8005aa6:	6923      	ldr	r3, [r4, #16]
 8005aa8:	b943      	cbnz	r3, 8005abc <__swbuf_r+0x32>
 8005aaa:	4621      	mov	r1, r4
 8005aac:	4628      	mov	r0, r5
 8005aae:	f000 f82b 	bl	8005b08 <__swsetup_r>
 8005ab2:	b118      	cbz	r0, 8005abc <__swbuf_r+0x32>
 8005ab4:	f04f 37ff 	mov.w	r7, #4294967295
 8005ab8:	4638      	mov	r0, r7
 8005aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005abc:	6823      	ldr	r3, [r4, #0]
 8005abe:	6922      	ldr	r2, [r4, #16]
 8005ac0:	1a98      	subs	r0, r3, r2
 8005ac2:	6963      	ldr	r3, [r4, #20]
 8005ac4:	b2f6      	uxtb	r6, r6
 8005ac6:	4283      	cmp	r3, r0
 8005ac8:	4637      	mov	r7, r6
 8005aca:	dc05      	bgt.n	8005ad8 <__swbuf_r+0x4e>
 8005acc:	4621      	mov	r1, r4
 8005ace:	4628      	mov	r0, r5
 8005ad0:	f000 ff5c 	bl	800698c <_fflush_r>
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	d1ed      	bne.n	8005ab4 <__swbuf_r+0x2a>
 8005ad8:	68a3      	ldr	r3, [r4, #8]
 8005ada:	3b01      	subs	r3, #1
 8005adc:	60a3      	str	r3, [r4, #8]
 8005ade:	6823      	ldr	r3, [r4, #0]
 8005ae0:	1c5a      	adds	r2, r3, #1
 8005ae2:	6022      	str	r2, [r4, #0]
 8005ae4:	701e      	strb	r6, [r3, #0]
 8005ae6:	6962      	ldr	r2, [r4, #20]
 8005ae8:	1c43      	adds	r3, r0, #1
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d004      	beq.n	8005af8 <__swbuf_r+0x6e>
 8005aee:	89a3      	ldrh	r3, [r4, #12]
 8005af0:	07db      	lsls	r3, r3, #31
 8005af2:	d5e1      	bpl.n	8005ab8 <__swbuf_r+0x2e>
 8005af4:	2e0a      	cmp	r6, #10
 8005af6:	d1df      	bne.n	8005ab8 <__swbuf_r+0x2e>
 8005af8:	4621      	mov	r1, r4
 8005afa:	4628      	mov	r0, r5
 8005afc:	f000 ff46 	bl	800698c <_fflush_r>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	d0d9      	beq.n	8005ab8 <__swbuf_r+0x2e>
 8005b04:	e7d6      	b.n	8005ab4 <__swbuf_r+0x2a>
	...

08005b08 <__swsetup_r>:
 8005b08:	b538      	push	{r3, r4, r5, lr}
 8005b0a:	4b29      	ldr	r3, [pc, #164]	@ (8005bb0 <__swsetup_r+0xa8>)
 8005b0c:	4605      	mov	r5, r0
 8005b0e:	6818      	ldr	r0, [r3, #0]
 8005b10:	460c      	mov	r4, r1
 8005b12:	b118      	cbz	r0, 8005b1c <__swsetup_r+0x14>
 8005b14:	6a03      	ldr	r3, [r0, #32]
 8005b16:	b90b      	cbnz	r3, 8005b1c <__swsetup_r+0x14>
 8005b18:	f7ff fea4 	bl	8005864 <__sinit>
 8005b1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b20:	0719      	lsls	r1, r3, #28
 8005b22:	d422      	bmi.n	8005b6a <__swsetup_r+0x62>
 8005b24:	06da      	lsls	r2, r3, #27
 8005b26:	d407      	bmi.n	8005b38 <__swsetup_r+0x30>
 8005b28:	2209      	movs	r2, #9
 8005b2a:	602a      	str	r2, [r5, #0]
 8005b2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b30:	81a3      	strh	r3, [r4, #12]
 8005b32:	f04f 30ff 	mov.w	r0, #4294967295
 8005b36:	e033      	b.n	8005ba0 <__swsetup_r+0x98>
 8005b38:	0758      	lsls	r0, r3, #29
 8005b3a:	d512      	bpl.n	8005b62 <__swsetup_r+0x5a>
 8005b3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b3e:	b141      	cbz	r1, 8005b52 <__swsetup_r+0x4a>
 8005b40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b44:	4299      	cmp	r1, r3
 8005b46:	d002      	beq.n	8005b4e <__swsetup_r+0x46>
 8005b48:	4628      	mov	r0, r5
 8005b4a:	f000 f975 	bl	8005e38 <_free_r>
 8005b4e:	2300      	movs	r3, #0
 8005b50:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b52:	89a3      	ldrh	r3, [r4, #12]
 8005b54:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005b58:	81a3      	strh	r3, [r4, #12]
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	6063      	str	r3, [r4, #4]
 8005b5e:	6923      	ldr	r3, [r4, #16]
 8005b60:	6023      	str	r3, [r4, #0]
 8005b62:	89a3      	ldrh	r3, [r4, #12]
 8005b64:	f043 0308 	orr.w	r3, r3, #8
 8005b68:	81a3      	strh	r3, [r4, #12]
 8005b6a:	6923      	ldr	r3, [r4, #16]
 8005b6c:	b94b      	cbnz	r3, 8005b82 <__swsetup_r+0x7a>
 8005b6e:	89a3      	ldrh	r3, [r4, #12]
 8005b70:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b78:	d003      	beq.n	8005b82 <__swsetup_r+0x7a>
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	f000 ff65 	bl	8006a4c <__smakebuf_r>
 8005b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b86:	f013 0201 	ands.w	r2, r3, #1
 8005b8a:	d00a      	beq.n	8005ba2 <__swsetup_r+0x9a>
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	60a2      	str	r2, [r4, #8]
 8005b90:	6962      	ldr	r2, [r4, #20]
 8005b92:	4252      	negs	r2, r2
 8005b94:	61a2      	str	r2, [r4, #24]
 8005b96:	6922      	ldr	r2, [r4, #16]
 8005b98:	b942      	cbnz	r2, 8005bac <__swsetup_r+0xa4>
 8005b9a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b9e:	d1c5      	bne.n	8005b2c <__swsetup_r+0x24>
 8005ba0:	bd38      	pop	{r3, r4, r5, pc}
 8005ba2:	0799      	lsls	r1, r3, #30
 8005ba4:	bf58      	it	pl
 8005ba6:	6962      	ldrpl	r2, [r4, #20]
 8005ba8:	60a2      	str	r2, [r4, #8]
 8005baa:	e7f4      	b.n	8005b96 <__swsetup_r+0x8e>
 8005bac:	2000      	movs	r0, #0
 8005bae:	e7f7      	b.n	8005ba0 <__swsetup_r+0x98>
 8005bb0:	20000024 	.word	0x20000024

08005bb4 <memset>:
 8005bb4:	4402      	add	r2, r0
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d100      	bne.n	8005bbe <memset+0xa>
 8005bbc:	4770      	bx	lr
 8005bbe:	f803 1b01 	strb.w	r1, [r3], #1
 8005bc2:	e7f9      	b.n	8005bb8 <memset+0x4>

08005bc4 <strchr>:
 8005bc4:	b2c9      	uxtb	r1, r1
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bce:	b112      	cbz	r2, 8005bd6 <strchr+0x12>
 8005bd0:	428a      	cmp	r2, r1
 8005bd2:	d1f9      	bne.n	8005bc8 <strchr+0x4>
 8005bd4:	4770      	bx	lr
 8005bd6:	2900      	cmp	r1, #0
 8005bd8:	bf18      	it	ne
 8005bda:	2000      	movne	r0, #0
 8005bdc:	4770      	bx	lr

08005bde <strncmp>:
 8005bde:	b510      	push	{r4, lr}
 8005be0:	b16a      	cbz	r2, 8005bfe <strncmp+0x20>
 8005be2:	3901      	subs	r1, #1
 8005be4:	1884      	adds	r4, r0, r2
 8005be6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bea:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d103      	bne.n	8005bfa <strncmp+0x1c>
 8005bf2:	42a0      	cmp	r0, r4
 8005bf4:	d001      	beq.n	8005bfa <strncmp+0x1c>
 8005bf6:	2a00      	cmp	r2, #0
 8005bf8:	d1f5      	bne.n	8005be6 <strncmp+0x8>
 8005bfa:	1ad0      	subs	r0, r2, r3
 8005bfc:	bd10      	pop	{r4, pc}
 8005bfe:	4610      	mov	r0, r2
 8005c00:	e7fc      	b.n	8005bfc <strncmp+0x1e>
	...

08005c04 <strtok>:
 8005c04:	4b16      	ldr	r3, [pc, #88]	@ (8005c60 <strtok+0x5c>)
 8005c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c0a:	681f      	ldr	r7, [r3, #0]
 8005c0c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8005c0e:	4605      	mov	r5, r0
 8005c10:	460e      	mov	r6, r1
 8005c12:	b9ec      	cbnz	r4, 8005c50 <strtok+0x4c>
 8005c14:	2050      	movs	r0, #80	@ 0x50
 8005c16:	f000 f959 	bl	8005ecc <malloc>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	6478      	str	r0, [r7, #68]	@ 0x44
 8005c1e:	b920      	cbnz	r0, 8005c2a <strtok+0x26>
 8005c20:	4b10      	ldr	r3, [pc, #64]	@ (8005c64 <strtok+0x60>)
 8005c22:	4811      	ldr	r0, [pc, #68]	@ (8005c68 <strtok+0x64>)
 8005c24:	215b      	movs	r1, #91	@ 0x5b
 8005c26:	f000 f8e9 	bl	8005dfc <__assert_func>
 8005c2a:	e9c0 4400 	strd	r4, r4, [r0]
 8005c2e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005c32:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005c36:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8005c3a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8005c3e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8005c42:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8005c46:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8005c4a:	6184      	str	r4, [r0, #24]
 8005c4c:	7704      	strb	r4, [r0, #28]
 8005c4e:	6244      	str	r4, [r0, #36]	@ 0x24
 8005c50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c52:	4631      	mov	r1, r6
 8005c54:	4628      	mov	r0, r5
 8005c56:	2301      	movs	r3, #1
 8005c58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c5c:	f000 b806 	b.w	8005c6c <__strtok_r>
 8005c60:	20000024 	.word	0x20000024
 8005c64:	08006ffc 	.word	0x08006ffc
 8005c68:	08007013 	.word	0x08007013

08005c6c <__strtok_r>:
 8005c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c6e:	4604      	mov	r4, r0
 8005c70:	b908      	cbnz	r0, 8005c76 <__strtok_r+0xa>
 8005c72:	6814      	ldr	r4, [r2, #0]
 8005c74:	b144      	cbz	r4, 8005c88 <__strtok_r+0x1c>
 8005c76:	4620      	mov	r0, r4
 8005c78:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005c7c:	460f      	mov	r7, r1
 8005c7e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005c82:	b91e      	cbnz	r6, 8005c8c <__strtok_r+0x20>
 8005c84:	b965      	cbnz	r5, 8005ca0 <__strtok_r+0x34>
 8005c86:	6015      	str	r5, [r2, #0]
 8005c88:	2000      	movs	r0, #0
 8005c8a:	e005      	b.n	8005c98 <__strtok_r+0x2c>
 8005c8c:	42b5      	cmp	r5, r6
 8005c8e:	d1f6      	bne.n	8005c7e <__strtok_r+0x12>
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1f0      	bne.n	8005c76 <__strtok_r+0xa>
 8005c94:	6014      	str	r4, [r2, #0]
 8005c96:	7003      	strb	r3, [r0, #0]
 8005c98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c9a:	461c      	mov	r4, r3
 8005c9c:	e00c      	b.n	8005cb8 <__strtok_r+0x4c>
 8005c9e:	b91d      	cbnz	r5, 8005ca8 <__strtok_r+0x3c>
 8005ca0:	4627      	mov	r7, r4
 8005ca2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005ca6:	460e      	mov	r6, r1
 8005ca8:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005cac:	42ab      	cmp	r3, r5
 8005cae:	d1f6      	bne.n	8005c9e <__strtok_r+0x32>
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d0f2      	beq.n	8005c9a <__strtok_r+0x2e>
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	703b      	strb	r3, [r7, #0]
 8005cb8:	6014      	str	r4, [r2, #0]
 8005cba:	e7ed      	b.n	8005c98 <__strtok_r+0x2c>

08005cbc <strstr>:
 8005cbc:	780a      	ldrb	r2, [r1, #0]
 8005cbe:	b570      	push	{r4, r5, r6, lr}
 8005cc0:	b96a      	cbnz	r2, 8005cde <strstr+0x22>
 8005cc2:	bd70      	pop	{r4, r5, r6, pc}
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d109      	bne.n	8005cdc <strstr+0x20>
 8005cc8:	460c      	mov	r4, r1
 8005cca:	4605      	mov	r5, r0
 8005ccc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d0f6      	beq.n	8005cc2 <strstr+0x6>
 8005cd4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005cd8:	429e      	cmp	r6, r3
 8005cda:	d0f7      	beq.n	8005ccc <strstr+0x10>
 8005cdc:	3001      	adds	r0, #1
 8005cde:	7803      	ldrb	r3, [r0, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1ef      	bne.n	8005cc4 <strstr+0x8>
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	e7ec      	b.n	8005cc2 <strstr+0x6>

08005ce8 <_close_r>:
 8005ce8:	b538      	push	{r3, r4, r5, lr}
 8005cea:	4d06      	ldr	r5, [pc, #24]	@ (8005d04 <_close_r+0x1c>)
 8005cec:	2300      	movs	r3, #0
 8005cee:	4604      	mov	r4, r0
 8005cf0:	4608      	mov	r0, r1
 8005cf2:	602b      	str	r3, [r5, #0]
 8005cf4:	f7fc fb18 	bl	8002328 <_close>
 8005cf8:	1c43      	adds	r3, r0, #1
 8005cfa:	d102      	bne.n	8005d02 <_close_r+0x1a>
 8005cfc:	682b      	ldr	r3, [r5, #0]
 8005cfe:	b103      	cbz	r3, 8005d02 <_close_r+0x1a>
 8005d00:	6023      	str	r3, [r4, #0]
 8005d02:	bd38      	pop	{r3, r4, r5, pc}
 8005d04:	20000be8 	.word	0x20000be8

08005d08 <_lseek_r>:
 8005d08:	b538      	push	{r3, r4, r5, lr}
 8005d0a:	4d07      	ldr	r5, [pc, #28]	@ (8005d28 <_lseek_r+0x20>)
 8005d0c:	4604      	mov	r4, r0
 8005d0e:	4608      	mov	r0, r1
 8005d10:	4611      	mov	r1, r2
 8005d12:	2200      	movs	r2, #0
 8005d14:	602a      	str	r2, [r5, #0]
 8005d16:	461a      	mov	r2, r3
 8005d18:	f7fc fb2d 	bl	8002376 <_lseek>
 8005d1c:	1c43      	adds	r3, r0, #1
 8005d1e:	d102      	bne.n	8005d26 <_lseek_r+0x1e>
 8005d20:	682b      	ldr	r3, [r5, #0]
 8005d22:	b103      	cbz	r3, 8005d26 <_lseek_r+0x1e>
 8005d24:	6023      	str	r3, [r4, #0]
 8005d26:	bd38      	pop	{r3, r4, r5, pc}
 8005d28:	20000be8 	.word	0x20000be8

08005d2c <_read_r>:
 8005d2c:	b538      	push	{r3, r4, r5, lr}
 8005d2e:	4d07      	ldr	r5, [pc, #28]	@ (8005d4c <_read_r+0x20>)
 8005d30:	4604      	mov	r4, r0
 8005d32:	4608      	mov	r0, r1
 8005d34:	4611      	mov	r1, r2
 8005d36:	2200      	movs	r2, #0
 8005d38:	602a      	str	r2, [r5, #0]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	f7fc fabb 	bl	80022b6 <_read>
 8005d40:	1c43      	adds	r3, r0, #1
 8005d42:	d102      	bne.n	8005d4a <_read_r+0x1e>
 8005d44:	682b      	ldr	r3, [r5, #0]
 8005d46:	b103      	cbz	r3, 8005d4a <_read_r+0x1e>
 8005d48:	6023      	str	r3, [r4, #0]
 8005d4a:	bd38      	pop	{r3, r4, r5, pc}
 8005d4c:	20000be8 	.word	0x20000be8

08005d50 <_write_r>:
 8005d50:	b538      	push	{r3, r4, r5, lr}
 8005d52:	4d07      	ldr	r5, [pc, #28]	@ (8005d70 <_write_r+0x20>)
 8005d54:	4604      	mov	r4, r0
 8005d56:	4608      	mov	r0, r1
 8005d58:	4611      	mov	r1, r2
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	602a      	str	r2, [r5, #0]
 8005d5e:	461a      	mov	r2, r3
 8005d60:	f7fc fac6 	bl	80022f0 <_write>
 8005d64:	1c43      	adds	r3, r0, #1
 8005d66:	d102      	bne.n	8005d6e <_write_r+0x1e>
 8005d68:	682b      	ldr	r3, [r5, #0]
 8005d6a:	b103      	cbz	r3, 8005d6e <_write_r+0x1e>
 8005d6c:	6023      	str	r3, [r4, #0]
 8005d6e:	bd38      	pop	{r3, r4, r5, pc}
 8005d70:	20000be8 	.word	0x20000be8

08005d74 <__errno>:
 8005d74:	4b01      	ldr	r3, [pc, #4]	@ (8005d7c <__errno+0x8>)
 8005d76:	6818      	ldr	r0, [r3, #0]
 8005d78:	4770      	bx	lr
 8005d7a:	bf00      	nop
 8005d7c:	20000024 	.word	0x20000024

08005d80 <__libc_init_array>:
 8005d80:	b570      	push	{r4, r5, r6, lr}
 8005d82:	4d0d      	ldr	r5, [pc, #52]	@ (8005db8 <__libc_init_array+0x38>)
 8005d84:	4c0d      	ldr	r4, [pc, #52]	@ (8005dbc <__libc_init_array+0x3c>)
 8005d86:	1b64      	subs	r4, r4, r5
 8005d88:	10a4      	asrs	r4, r4, #2
 8005d8a:	2600      	movs	r6, #0
 8005d8c:	42a6      	cmp	r6, r4
 8005d8e:	d109      	bne.n	8005da4 <__libc_init_array+0x24>
 8005d90:	4d0b      	ldr	r5, [pc, #44]	@ (8005dc0 <__libc_init_array+0x40>)
 8005d92:	4c0c      	ldr	r4, [pc, #48]	@ (8005dc4 <__libc_init_array+0x44>)
 8005d94:	f000 ff98 	bl	8006cc8 <_init>
 8005d98:	1b64      	subs	r4, r4, r5
 8005d9a:	10a4      	asrs	r4, r4, #2
 8005d9c:	2600      	movs	r6, #0
 8005d9e:	42a6      	cmp	r6, r4
 8005da0:	d105      	bne.n	8005dae <__libc_init_array+0x2e>
 8005da2:	bd70      	pop	{r4, r5, r6, pc}
 8005da4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005da8:	4798      	blx	r3
 8005daa:	3601      	adds	r6, #1
 8005dac:	e7ee      	b.n	8005d8c <__libc_init_array+0xc>
 8005dae:	f855 3b04 	ldr.w	r3, [r5], #4
 8005db2:	4798      	blx	r3
 8005db4:	3601      	adds	r6, #1
 8005db6:	e7f2      	b.n	8005d9e <__libc_init_array+0x1e>
 8005db8:	080070e4 	.word	0x080070e4
 8005dbc:	080070e4 	.word	0x080070e4
 8005dc0:	080070e4 	.word	0x080070e4
 8005dc4:	080070e8 	.word	0x080070e8

08005dc8 <__retarget_lock_init_recursive>:
 8005dc8:	4770      	bx	lr

08005dca <__retarget_lock_acquire_recursive>:
 8005dca:	4770      	bx	lr

08005dcc <__retarget_lock_release_recursive>:
 8005dcc:	4770      	bx	lr

08005dce <strcpy>:
 8005dce:	4603      	mov	r3, r0
 8005dd0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dd4:	f803 2b01 	strb.w	r2, [r3], #1
 8005dd8:	2a00      	cmp	r2, #0
 8005dda:	d1f9      	bne.n	8005dd0 <strcpy+0x2>
 8005ddc:	4770      	bx	lr

08005dde <memcpy>:
 8005dde:	440a      	add	r2, r1
 8005de0:	4291      	cmp	r1, r2
 8005de2:	f100 33ff 	add.w	r3, r0, #4294967295
 8005de6:	d100      	bne.n	8005dea <memcpy+0xc>
 8005de8:	4770      	bx	lr
 8005dea:	b510      	push	{r4, lr}
 8005dec:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005df0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005df4:	4291      	cmp	r1, r2
 8005df6:	d1f9      	bne.n	8005dec <memcpy+0xe>
 8005df8:	bd10      	pop	{r4, pc}
	...

08005dfc <__assert_func>:
 8005dfc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005dfe:	4614      	mov	r4, r2
 8005e00:	461a      	mov	r2, r3
 8005e02:	4b09      	ldr	r3, [pc, #36]	@ (8005e28 <__assert_func+0x2c>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4605      	mov	r5, r0
 8005e08:	68d8      	ldr	r0, [r3, #12]
 8005e0a:	b14c      	cbz	r4, 8005e20 <__assert_func+0x24>
 8005e0c:	4b07      	ldr	r3, [pc, #28]	@ (8005e2c <__assert_func+0x30>)
 8005e0e:	9100      	str	r1, [sp, #0]
 8005e10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005e14:	4906      	ldr	r1, [pc, #24]	@ (8005e30 <__assert_func+0x34>)
 8005e16:	462b      	mov	r3, r5
 8005e18:	f000 fde0 	bl	80069dc <fiprintf>
 8005e1c:	f000 fed2 	bl	8006bc4 <abort>
 8005e20:	4b04      	ldr	r3, [pc, #16]	@ (8005e34 <__assert_func+0x38>)
 8005e22:	461c      	mov	r4, r3
 8005e24:	e7f3      	b.n	8005e0e <__assert_func+0x12>
 8005e26:	bf00      	nop
 8005e28:	20000024 	.word	0x20000024
 8005e2c:	0800706d 	.word	0x0800706d
 8005e30:	0800707a 	.word	0x0800707a
 8005e34:	080070a8 	.word	0x080070a8

08005e38 <_free_r>:
 8005e38:	b538      	push	{r3, r4, r5, lr}
 8005e3a:	4605      	mov	r5, r0
 8005e3c:	2900      	cmp	r1, #0
 8005e3e:	d041      	beq.n	8005ec4 <_free_r+0x8c>
 8005e40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e44:	1f0c      	subs	r4, r1, #4
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	bfb8      	it	lt
 8005e4a:	18e4      	addlt	r4, r4, r3
 8005e4c:	f000 f8e8 	bl	8006020 <__malloc_lock>
 8005e50:	4a1d      	ldr	r2, [pc, #116]	@ (8005ec8 <_free_r+0x90>)
 8005e52:	6813      	ldr	r3, [r2, #0]
 8005e54:	b933      	cbnz	r3, 8005e64 <_free_r+0x2c>
 8005e56:	6063      	str	r3, [r4, #4]
 8005e58:	6014      	str	r4, [r2, #0]
 8005e5a:	4628      	mov	r0, r5
 8005e5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e60:	f000 b8e4 	b.w	800602c <__malloc_unlock>
 8005e64:	42a3      	cmp	r3, r4
 8005e66:	d908      	bls.n	8005e7a <_free_r+0x42>
 8005e68:	6820      	ldr	r0, [r4, #0]
 8005e6a:	1821      	adds	r1, r4, r0
 8005e6c:	428b      	cmp	r3, r1
 8005e6e:	bf01      	itttt	eq
 8005e70:	6819      	ldreq	r1, [r3, #0]
 8005e72:	685b      	ldreq	r3, [r3, #4]
 8005e74:	1809      	addeq	r1, r1, r0
 8005e76:	6021      	streq	r1, [r4, #0]
 8005e78:	e7ed      	b.n	8005e56 <_free_r+0x1e>
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	b10b      	cbz	r3, 8005e84 <_free_r+0x4c>
 8005e80:	42a3      	cmp	r3, r4
 8005e82:	d9fa      	bls.n	8005e7a <_free_r+0x42>
 8005e84:	6811      	ldr	r1, [r2, #0]
 8005e86:	1850      	adds	r0, r2, r1
 8005e88:	42a0      	cmp	r0, r4
 8005e8a:	d10b      	bne.n	8005ea4 <_free_r+0x6c>
 8005e8c:	6820      	ldr	r0, [r4, #0]
 8005e8e:	4401      	add	r1, r0
 8005e90:	1850      	adds	r0, r2, r1
 8005e92:	4283      	cmp	r3, r0
 8005e94:	6011      	str	r1, [r2, #0]
 8005e96:	d1e0      	bne.n	8005e5a <_free_r+0x22>
 8005e98:	6818      	ldr	r0, [r3, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	6053      	str	r3, [r2, #4]
 8005e9e:	4408      	add	r0, r1
 8005ea0:	6010      	str	r0, [r2, #0]
 8005ea2:	e7da      	b.n	8005e5a <_free_r+0x22>
 8005ea4:	d902      	bls.n	8005eac <_free_r+0x74>
 8005ea6:	230c      	movs	r3, #12
 8005ea8:	602b      	str	r3, [r5, #0]
 8005eaa:	e7d6      	b.n	8005e5a <_free_r+0x22>
 8005eac:	6820      	ldr	r0, [r4, #0]
 8005eae:	1821      	adds	r1, r4, r0
 8005eb0:	428b      	cmp	r3, r1
 8005eb2:	bf04      	itt	eq
 8005eb4:	6819      	ldreq	r1, [r3, #0]
 8005eb6:	685b      	ldreq	r3, [r3, #4]
 8005eb8:	6063      	str	r3, [r4, #4]
 8005eba:	bf04      	itt	eq
 8005ebc:	1809      	addeq	r1, r1, r0
 8005ebe:	6021      	streq	r1, [r4, #0]
 8005ec0:	6054      	str	r4, [r2, #4]
 8005ec2:	e7ca      	b.n	8005e5a <_free_r+0x22>
 8005ec4:	bd38      	pop	{r3, r4, r5, pc}
 8005ec6:	bf00      	nop
 8005ec8:	20000bf4 	.word	0x20000bf4

08005ecc <malloc>:
 8005ecc:	4b02      	ldr	r3, [pc, #8]	@ (8005ed8 <malloc+0xc>)
 8005ece:	4601      	mov	r1, r0
 8005ed0:	6818      	ldr	r0, [r3, #0]
 8005ed2:	f000 b825 	b.w	8005f20 <_malloc_r>
 8005ed6:	bf00      	nop
 8005ed8:	20000024 	.word	0x20000024

08005edc <sbrk_aligned>:
 8005edc:	b570      	push	{r4, r5, r6, lr}
 8005ede:	4e0f      	ldr	r6, [pc, #60]	@ (8005f1c <sbrk_aligned+0x40>)
 8005ee0:	460c      	mov	r4, r1
 8005ee2:	6831      	ldr	r1, [r6, #0]
 8005ee4:	4605      	mov	r5, r0
 8005ee6:	b911      	cbnz	r1, 8005eee <sbrk_aligned+0x12>
 8005ee8:	f000 fe5c 	bl	8006ba4 <_sbrk_r>
 8005eec:	6030      	str	r0, [r6, #0]
 8005eee:	4621      	mov	r1, r4
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	f000 fe57 	bl	8006ba4 <_sbrk_r>
 8005ef6:	1c43      	adds	r3, r0, #1
 8005ef8:	d103      	bne.n	8005f02 <sbrk_aligned+0x26>
 8005efa:	f04f 34ff 	mov.w	r4, #4294967295
 8005efe:	4620      	mov	r0, r4
 8005f00:	bd70      	pop	{r4, r5, r6, pc}
 8005f02:	1cc4      	adds	r4, r0, #3
 8005f04:	f024 0403 	bic.w	r4, r4, #3
 8005f08:	42a0      	cmp	r0, r4
 8005f0a:	d0f8      	beq.n	8005efe <sbrk_aligned+0x22>
 8005f0c:	1a21      	subs	r1, r4, r0
 8005f0e:	4628      	mov	r0, r5
 8005f10:	f000 fe48 	bl	8006ba4 <_sbrk_r>
 8005f14:	3001      	adds	r0, #1
 8005f16:	d1f2      	bne.n	8005efe <sbrk_aligned+0x22>
 8005f18:	e7ef      	b.n	8005efa <sbrk_aligned+0x1e>
 8005f1a:	bf00      	nop
 8005f1c:	20000bf0 	.word	0x20000bf0

08005f20 <_malloc_r>:
 8005f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f24:	1ccd      	adds	r5, r1, #3
 8005f26:	f025 0503 	bic.w	r5, r5, #3
 8005f2a:	3508      	adds	r5, #8
 8005f2c:	2d0c      	cmp	r5, #12
 8005f2e:	bf38      	it	cc
 8005f30:	250c      	movcc	r5, #12
 8005f32:	2d00      	cmp	r5, #0
 8005f34:	4606      	mov	r6, r0
 8005f36:	db01      	blt.n	8005f3c <_malloc_r+0x1c>
 8005f38:	42a9      	cmp	r1, r5
 8005f3a:	d904      	bls.n	8005f46 <_malloc_r+0x26>
 8005f3c:	230c      	movs	r3, #12
 8005f3e:	6033      	str	r3, [r6, #0]
 8005f40:	2000      	movs	r0, #0
 8005f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800601c <_malloc_r+0xfc>
 8005f4a:	f000 f869 	bl	8006020 <__malloc_lock>
 8005f4e:	f8d8 3000 	ldr.w	r3, [r8]
 8005f52:	461c      	mov	r4, r3
 8005f54:	bb44      	cbnz	r4, 8005fa8 <_malloc_r+0x88>
 8005f56:	4629      	mov	r1, r5
 8005f58:	4630      	mov	r0, r6
 8005f5a:	f7ff ffbf 	bl	8005edc <sbrk_aligned>
 8005f5e:	1c43      	adds	r3, r0, #1
 8005f60:	4604      	mov	r4, r0
 8005f62:	d158      	bne.n	8006016 <_malloc_r+0xf6>
 8005f64:	f8d8 4000 	ldr.w	r4, [r8]
 8005f68:	4627      	mov	r7, r4
 8005f6a:	2f00      	cmp	r7, #0
 8005f6c:	d143      	bne.n	8005ff6 <_malloc_r+0xd6>
 8005f6e:	2c00      	cmp	r4, #0
 8005f70:	d04b      	beq.n	800600a <_malloc_r+0xea>
 8005f72:	6823      	ldr	r3, [r4, #0]
 8005f74:	4639      	mov	r1, r7
 8005f76:	4630      	mov	r0, r6
 8005f78:	eb04 0903 	add.w	r9, r4, r3
 8005f7c:	f000 fe12 	bl	8006ba4 <_sbrk_r>
 8005f80:	4581      	cmp	r9, r0
 8005f82:	d142      	bne.n	800600a <_malloc_r+0xea>
 8005f84:	6821      	ldr	r1, [r4, #0]
 8005f86:	1a6d      	subs	r5, r5, r1
 8005f88:	4629      	mov	r1, r5
 8005f8a:	4630      	mov	r0, r6
 8005f8c:	f7ff ffa6 	bl	8005edc <sbrk_aligned>
 8005f90:	3001      	adds	r0, #1
 8005f92:	d03a      	beq.n	800600a <_malloc_r+0xea>
 8005f94:	6823      	ldr	r3, [r4, #0]
 8005f96:	442b      	add	r3, r5
 8005f98:	6023      	str	r3, [r4, #0]
 8005f9a:	f8d8 3000 	ldr.w	r3, [r8]
 8005f9e:	685a      	ldr	r2, [r3, #4]
 8005fa0:	bb62      	cbnz	r2, 8005ffc <_malloc_r+0xdc>
 8005fa2:	f8c8 7000 	str.w	r7, [r8]
 8005fa6:	e00f      	b.n	8005fc8 <_malloc_r+0xa8>
 8005fa8:	6822      	ldr	r2, [r4, #0]
 8005faa:	1b52      	subs	r2, r2, r5
 8005fac:	d420      	bmi.n	8005ff0 <_malloc_r+0xd0>
 8005fae:	2a0b      	cmp	r2, #11
 8005fb0:	d917      	bls.n	8005fe2 <_malloc_r+0xc2>
 8005fb2:	1961      	adds	r1, r4, r5
 8005fb4:	42a3      	cmp	r3, r4
 8005fb6:	6025      	str	r5, [r4, #0]
 8005fb8:	bf18      	it	ne
 8005fba:	6059      	strne	r1, [r3, #4]
 8005fbc:	6863      	ldr	r3, [r4, #4]
 8005fbe:	bf08      	it	eq
 8005fc0:	f8c8 1000 	streq.w	r1, [r8]
 8005fc4:	5162      	str	r2, [r4, r5]
 8005fc6:	604b      	str	r3, [r1, #4]
 8005fc8:	4630      	mov	r0, r6
 8005fca:	f000 f82f 	bl	800602c <__malloc_unlock>
 8005fce:	f104 000b 	add.w	r0, r4, #11
 8005fd2:	1d23      	adds	r3, r4, #4
 8005fd4:	f020 0007 	bic.w	r0, r0, #7
 8005fd8:	1ac2      	subs	r2, r0, r3
 8005fda:	bf1c      	itt	ne
 8005fdc:	1a1b      	subne	r3, r3, r0
 8005fde:	50a3      	strne	r3, [r4, r2]
 8005fe0:	e7af      	b.n	8005f42 <_malloc_r+0x22>
 8005fe2:	6862      	ldr	r2, [r4, #4]
 8005fe4:	42a3      	cmp	r3, r4
 8005fe6:	bf0c      	ite	eq
 8005fe8:	f8c8 2000 	streq.w	r2, [r8]
 8005fec:	605a      	strne	r2, [r3, #4]
 8005fee:	e7eb      	b.n	8005fc8 <_malloc_r+0xa8>
 8005ff0:	4623      	mov	r3, r4
 8005ff2:	6864      	ldr	r4, [r4, #4]
 8005ff4:	e7ae      	b.n	8005f54 <_malloc_r+0x34>
 8005ff6:	463c      	mov	r4, r7
 8005ff8:	687f      	ldr	r7, [r7, #4]
 8005ffa:	e7b6      	b.n	8005f6a <_malloc_r+0x4a>
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	42a3      	cmp	r3, r4
 8006002:	d1fb      	bne.n	8005ffc <_malloc_r+0xdc>
 8006004:	2300      	movs	r3, #0
 8006006:	6053      	str	r3, [r2, #4]
 8006008:	e7de      	b.n	8005fc8 <_malloc_r+0xa8>
 800600a:	230c      	movs	r3, #12
 800600c:	6033      	str	r3, [r6, #0]
 800600e:	4630      	mov	r0, r6
 8006010:	f000 f80c 	bl	800602c <__malloc_unlock>
 8006014:	e794      	b.n	8005f40 <_malloc_r+0x20>
 8006016:	6005      	str	r5, [r0, #0]
 8006018:	e7d6      	b.n	8005fc8 <_malloc_r+0xa8>
 800601a:	bf00      	nop
 800601c:	20000bf4 	.word	0x20000bf4

08006020 <__malloc_lock>:
 8006020:	4801      	ldr	r0, [pc, #4]	@ (8006028 <__malloc_lock+0x8>)
 8006022:	f7ff bed2 	b.w	8005dca <__retarget_lock_acquire_recursive>
 8006026:	bf00      	nop
 8006028:	20000bec 	.word	0x20000bec

0800602c <__malloc_unlock>:
 800602c:	4801      	ldr	r0, [pc, #4]	@ (8006034 <__malloc_unlock+0x8>)
 800602e:	f7ff becd 	b.w	8005dcc <__retarget_lock_release_recursive>
 8006032:	bf00      	nop
 8006034:	20000bec 	.word	0x20000bec

08006038 <__ssputs_r>:
 8006038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800603c:	688e      	ldr	r6, [r1, #8]
 800603e:	461f      	mov	r7, r3
 8006040:	42be      	cmp	r6, r7
 8006042:	680b      	ldr	r3, [r1, #0]
 8006044:	4682      	mov	sl, r0
 8006046:	460c      	mov	r4, r1
 8006048:	4690      	mov	r8, r2
 800604a:	d82d      	bhi.n	80060a8 <__ssputs_r+0x70>
 800604c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006050:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006054:	d026      	beq.n	80060a4 <__ssputs_r+0x6c>
 8006056:	6965      	ldr	r5, [r4, #20]
 8006058:	6909      	ldr	r1, [r1, #16]
 800605a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800605e:	eba3 0901 	sub.w	r9, r3, r1
 8006062:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006066:	1c7b      	adds	r3, r7, #1
 8006068:	444b      	add	r3, r9
 800606a:	106d      	asrs	r5, r5, #1
 800606c:	429d      	cmp	r5, r3
 800606e:	bf38      	it	cc
 8006070:	461d      	movcc	r5, r3
 8006072:	0553      	lsls	r3, r2, #21
 8006074:	d527      	bpl.n	80060c6 <__ssputs_r+0x8e>
 8006076:	4629      	mov	r1, r5
 8006078:	f7ff ff52 	bl	8005f20 <_malloc_r>
 800607c:	4606      	mov	r6, r0
 800607e:	b360      	cbz	r0, 80060da <__ssputs_r+0xa2>
 8006080:	6921      	ldr	r1, [r4, #16]
 8006082:	464a      	mov	r2, r9
 8006084:	f7ff feab 	bl	8005dde <memcpy>
 8006088:	89a3      	ldrh	r3, [r4, #12]
 800608a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800608e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006092:	81a3      	strh	r3, [r4, #12]
 8006094:	6126      	str	r6, [r4, #16]
 8006096:	6165      	str	r5, [r4, #20]
 8006098:	444e      	add	r6, r9
 800609a:	eba5 0509 	sub.w	r5, r5, r9
 800609e:	6026      	str	r6, [r4, #0]
 80060a0:	60a5      	str	r5, [r4, #8]
 80060a2:	463e      	mov	r6, r7
 80060a4:	42be      	cmp	r6, r7
 80060a6:	d900      	bls.n	80060aa <__ssputs_r+0x72>
 80060a8:	463e      	mov	r6, r7
 80060aa:	6820      	ldr	r0, [r4, #0]
 80060ac:	4632      	mov	r2, r6
 80060ae:	4641      	mov	r1, r8
 80060b0:	f000 fd3c 	bl	8006b2c <memmove>
 80060b4:	68a3      	ldr	r3, [r4, #8]
 80060b6:	1b9b      	subs	r3, r3, r6
 80060b8:	60a3      	str	r3, [r4, #8]
 80060ba:	6823      	ldr	r3, [r4, #0]
 80060bc:	4433      	add	r3, r6
 80060be:	6023      	str	r3, [r4, #0]
 80060c0:	2000      	movs	r0, #0
 80060c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060c6:	462a      	mov	r2, r5
 80060c8:	f000 fd83 	bl	8006bd2 <_realloc_r>
 80060cc:	4606      	mov	r6, r0
 80060ce:	2800      	cmp	r0, #0
 80060d0:	d1e0      	bne.n	8006094 <__ssputs_r+0x5c>
 80060d2:	6921      	ldr	r1, [r4, #16]
 80060d4:	4650      	mov	r0, sl
 80060d6:	f7ff feaf 	bl	8005e38 <_free_r>
 80060da:	230c      	movs	r3, #12
 80060dc:	f8ca 3000 	str.w	r3, [sl]
 80060e0:	89a3      	ldrh	r3, [r4, #12]
 80060e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060e6:	81a3      	strh	r3, [r4, #12]
 80060e8:	f04f 30ff 	mov.w	r0, #4294967295
 80060ec:	e7e9      	b.n	80060c2 <__ssputs_r+0x8a>
	...

080060f0 <_svfiprintf_r>:
 80060f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060f4:	4698      	mov	r8, r3
 80060f6:	898b      	ldrh	r3, [r1, #12]
 80060f8:	061b      	lsls	r3, r3, #24
 80060fa:	b09d      	sub	sp, #116	@ 0x74
 80060fc:	4607      	mov	r7, r0
 80060fe:	460d      	mov	r5, r1
 8006100:	4614      	mov	r4, r2
 8006102:	d510      	bpl.n	8006126 <_svfiprintf_r+0x36>
 8006104:	690b      	ldr	r3, [r1, #16]
 8006106:	b973      	cbnz	r3, 8006126 <_svfiprintf_r+0x36>
 8006108:	2140      	movs	r1, #64	@ 0x40
 800610a:	f7ff ff09 	bl	8005f20 <_malloc_r>
 800610e:	6028      	str	r0, [r5, #0]
 8006110:	6128      	str	r0, [r5, #16]
 8006112:	b930      	cbnz	r0, 8006122 <_svfiprintf_r+0x32>
 8006114:	230c      	movs	r3, #12
 8006116:	603b      	str	r3, [r7, #0]
 8006118:	f04f 30ff 	mov.w	r0, #4294967295
 800611c:	b01d      	add	sp, #116	@ 0x74
 800611e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006122:	2340      	movs	r3, #64	@ 0x40
 8006124:	616b      	str	r3, [r5, #20]
 8006126:	2300      	movs	r3, #0
 8006128:	9309      	str	r3, [sp, #36]	@ 0x24
 800612a:	2320      	movs	r3, #32
 800612c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006130:	f8cd 800c 	str.w	r8, [sp, #12]
 8006134:	2330      	movs	r3, #48	@ 0x30
 8006136:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80062d4 <_svfiprintf_r+0x1e4>
 800613a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800613e:	f04f 0901 	mov.w	r9, #1
 8006142:	4623      	mov	r3, r4
 8006144:	469a      	mov	sl, r3
 8006146:	f813 2b01 	ldrb.w	r2, [r3], #1
 800614a:	b10a      	cbz	r2, 8006150 <_svfiprintf_r+0x60>
 800614c:	2a25      	cmp	r2, #37	@ 0x25
 800614e:	d1f9      	bne.n	8006144 <_svfiprintf_r+0x54>
 8006150:	ebba 0b04 	subs.w	fp, sl, r4
 8006154:	d00b      	beq.n	800616e <_svfiprintf_r+0x7e>
 8006156:	465b      	mov	r3, fp
 8006158:	4622      	mov	r2, r4
 800615a:	4629      	mov	r1, r5
 800615c:	4638      	mov	r0, r7
 800615e:	f7ff ff6b 	bl	8006038 <__ssputs_r>
 8006162:	3001      	adds	r0, #1
 8006164:	f000 80a7 	beq.w	80062b6 <_svfiprintf_r+0x1c6>
 8006168:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800616a:	445a      	add	r2, fp
 800616c:	9209      	str	r2, [sp, #36]	@ 0x24
 800616e:	f89a 3000 	ldrb.w	r3, [sl]
 8006172:	2b00      	cmp	r3, #0
 8006174:	f000 809f 	beq.w	80062b6 <_svfiprintf_r+0x1c6>
 8006178:	2300      	movs	r3, #0
 800617a:	f04f 32ff 	mov.w	r2, #4294967295
 800617e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006182:	f10a 0a01 	add.w	sl, sl, #1
 8006186:	9304      	str	r3, [sp, #16]
 8006188:	9307      	str	r3, [sp, #28]
 800618a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800618e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006190:	4654      	mov	r4, sl
 8006192:	2205      	movs	r2, #5
 8006194:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006198:	484e      	ldr	r0, [pc, #312]	@ (80062d4 <_svfiprintf_r+0x1e4>)
 800619a:	f7fa f839 	bl	8000210 <memchr>
 800619e:	9a04      	ldr	r2, [sp, #16]
 80061a0:	b9d8      	cbnz	r0, 80061da <_svfiprintf_r+0xea>
 80061a2:	06d0      	lsls	r0, r2, #27
 80061a4:	bf44      	itt	mi
 80061a6:	2320      	movmi	r3, #32
 80061a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061ac:	0711      	lsls	r1, r2, #28
 80061ae:	bf44      	itt	mi
 80061b0:	232b      	movmi	r3, #43	@ 0x2b
 80061b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061b6:	f89a 3000 	ldrb.w	r3, [sl]
 80061ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80061bc:	d015      	beq.n	80061ea <_svfiprintf_r+0xfa>
 80061be:	9a07      	ldr	r2, [sp, #28]
 80061c0:	4654      	mov	r4, sl
 80061c2:	2000      	movs	r0, #0
 80061c4:	f04f 0c0a 	mov.w	ip, #10
 80061c8:	4621      	mov	r1, r4
 80061ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061ce:	3b30      	subs	r3, #48	@ 0x30
 80061d0:	2b09      	cmp	r3, #9
 80061d2:	d94b      	bls.n	800626c <_svfiprintf_r+0x17c>
 80061d4:	b1b0      	cbz	r0, 8006204 <_svfiprintf_r+0x114>
 80061d6:	9207      	str	r2, [sp, #28]
 80061d8:	e014      	b.n	8006204 <_svfiprintf_r+0x114>
 80061da:	eba0 0308 	sub.w	r3, r0, r8
 80061de:	fa09 f303 	lsl.w	r3, r9, r3
 80061e2:	4313      	orrs	r3, r2
 80061e4:	9304      	str	r3, [sp, #16]
 80061e6:	46a2      	mov	sl, r4
 80061e8:	e7d2      	b.n	8006190 <_svfiprintf_r+0xa0>
 80061ea:	9b03      	ldr	r3, [sp, #12]
 80061ec:	1d19      	adds	r1, r3, #4
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	9103      	str	r1, [sp, #12]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	bfbb      	ittet	lt
 80061f6:	425b      	neglt	r3, r3
 80061f8:	f042 0202 	orrlt.w	r2, r2, #2
 80061fc:	9307      	strge	r3, [sp, #28]
 80061fe:	9307      	strlt	r3, [sp, #28]
 8006200:	bfb8      	it	lt
 8006202:	9204      	strlt	r2, [sp, #16]
 8006204:	7823      	ldrb	r3, [r4, #0]
 8006206:	2b2e      	cmp	r3, #46	@ 0x2e
 8006208:	d10a      	bne.n	8006220 <_svfiprintf_r+0x130>
 800620a:	7863      	ldrb	r3, [r4, #1]
 800620c:	2b2a      	cmp	r3, #42	@ 0x2a
 800620e:	d132      	bne.n	8006276 <_svfiprintf_r+0x186>
 8006210:	9b03      	ldr	r3, [sp, #12]
 8006212:	1d1a      	adds	r2, r3, #4
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	9203      	str	r2, [sp, #12]
 8006218:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800621c:	3402      	adds	r4, #2
 800621e:	9305      	str	r3, [sp, #20]
 8006220:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80062e4 <_svfiprintf_r+0x1f4>
 8006224:	7821      	ldrb	r1, [r4, #0]
 8006226:	2203      	movs	r2, #3
 8006228:	4650      	mov	r0, sl
 800622a:	f7f9 fff1 	bl	8000210 <memchr>
 800622e:	b138      	cbz	r0, 8006240 <_svfiprintf_r+0x150>
 8006230:	9b04      	ldr	r3, [sp, #16]
 8006232:	eba0 000a 	sub.w	r0, r0, sl
 8006236:	2240      	movs	r2, #64	@ 0x40
 8006238:	4082      	lsls	r2, r0
 800623a:	4313      	orrs	r3, r2
 800623c:	3401      	adds	r4, #1
 800623e:	9304      	str	r3, [sp, #16]
 8006240:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006244:	4824      	ldr	r0, [pc, #144]	@ (80062d8 <_svfiprintf_r+0x1e8>)
 8006246:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800624a:	2206      	movs	r2, #6
 800624c:	f7f9 ffe0 	bl	8000210 <memchr>
 8006250:	2800      	cmp	r0, #0
 8006252:	d036      	beq.n	80062c2 <_svfiprintf_r+0x1d2>
 8006254:	4b21      	ldr	r3, [pc, #132]	@ (80062dc <_svfiprintf_r+0x1ec>)
 8006256:	bb1b      	cbnz	r3, 80062a0 <_svfiprintf_r+0x1b0>
 8006258:	9b03      	ldr	r3, [sp, #12]
 800625a:	3307      	adds	r3, #7
 800625c:	f023 0307 	bic.w	r3, r3, #7
 8006260:	3308      	adds	r3, #8
 8006262:	9303      	str	r3, [sp, #12]
 8006264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006266:	4433      	add	r3, r6
 8006268:	9309      	str	r3, [sp, #36]	@ 0x24
 800626a:	e76a      	b.n	8006142 <_svfiprintf_r+0x52>
 800626c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006270:	460c      	mov	r4, r1
 8006272:	2001      	movs	r0, #1
 8006274:	e7a8      	b.n	80061c8 <_svfiprintf_r+0xd8>
 8006276:	2300      	movs	r3, #0
 8006278:	3401      	adds	r4, #1
 800627a:	9305      	str	r3, [sp, #20]
 800627c:	4619      	mov	r1, r3
 800627e:	f04f 0c0a 	mov.w	ip, #10
 8006282:	4620      	mov	r0, r4
 8006284:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006288:	3a30      	subs	r2, #48	@ 0x30
 800628a:	2a09      	cmp	r2, #9
 800628c:	d903      	bls.n	8006296 <_svfiprintf_r+0x1a6>
 800628e:	2b00      	cmp	r3, #0
 8006290:	d0c6      	beq.n	8006220 <_svfiprintf_r+0x130>
 8006292:	9105      	str	r1, [sp, #20]
 8006294:	e7c4      	b.n	8006220 <_svfiprintf_r+0x130>
 8006296:	fb0c 2101 	mla	r1, ip, r1, r2
 800629a:	4604      	mov	r4, r0
 800629c:	2301      	movs	r3, #1
 800629e:	e7f0      	b.n	8006282 <_svfiprintf_r+0x192>
 80062a0:	ab03      	add	r3, sp, #12
 80062a2:	9300      	str	r3, [sp, #0]
 80062a4:	462a      	mov	r2, r5
 80062a6:	4b0e      	ldr	r3, [pc, #56]	@ (80062e0 <_svfiprintf_r+0x1f0>)
 80062a8:	a904      	add	r1, sp, #16
 80062aa:	4638      	mov	r0, r7
 80062ac:	f3af 8000 	nop.w
 80062b0:	1c42      	adds	r2, r0, #1
 80062b2:	4606      	mov	r6, r0
 80062b4:	d1d6      	bne.n	8006264 <_svfiprintf_r+0x174>
 80062b6:	89ab      	ldrh	r3, [r5, #12]
 80062b8:	065b      	lsls	r3, r3, #25
 80062ba:	f53f af2d 	bmi.w	8006118 <_svfiprintf_r+0x28>
 80062be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062c0:	e72c      	b.n	800611c <_svfiprintf_r+0x2c>
 80062c2:	ab03      	add	r3, sp, #12
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	462a      	mov	r2, r5
 80062c8:	4b05      	ldr	r3, [pc, #20]	@ (80062e0 <_svfiprintf_r+0x1f0>)
 80062ca:	a904      	add	r1, sp, #16
 80062cc:	4638      	mov	r0, r7
 80062ce:	f000 f9bb 	bl	8006648 <_printf_i>
 80062d2:	e7ed      	b.n	80062b0 <_svfiprintf_r+0x1c0>
 80062d4:	080070a9 	.word	0x080070a9
 80062d8:	080070b3 	.word	0x080070b3
 80062dc:	00000000 	.word	0x00000000
 80062e0:	08006039 	.word	0x08006039
 80062e4:	080070af 	.word	0x080070af

080062e8 <__sfputc_r>:
 80062e8:	6893      	ldr	r3, [r2, #8]
 80062ea:	3b01      	subs	r3, #1
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	b410      	push	{r4}
 80062f0:	6093      	str	r3, [r2, #8]
 80062f2:	da08      	bge.n	8006306 <__sfputc_r+0x1e>
 80062f4:	6994      	ldr	r4, [r2, #24]
 80062f6:	42a3      	cmp	r3, r4
 80062f8:	db01      	blt.n	80062fe <__sfputc_r+0x16>
 80062fa:	290a      	cmp	r1, #10
 80062fc:	d103      	bne.n	8006306 <__sfputc_r+0x1e>
 80062fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006302:	f7ff bbc2 	b.w	8005a8a <__swbuf_r>
 8006306:	6813      	ldr	r3, [r2, #0]
 8006308:	1c58      	adds	r0, r3, #1
 800630a:	6010      	str	r0, [r2, #0]
 800630c:	7019      	strb	r1, [r3, #0]
 800630e:	4608      	mov	r0, r1
 8006310:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006314:	4770      	bx	lr

08006316 <__sfputs_r>:
 8006316:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006318:	4606      	mov	r6, r0
 800631a:	460f      	mov	r7, r1
 800631c:	4614      	mov	r4, r2
 800631e:	18d5      	adds	r5, r2, r3
 8006320:	42ac      	cmp	r4, r5
 8006322:	d101      	bne.n	8006328 <__sfputs_r+0x12>
 8006324:	2000      	movs	r0, #0
 8006326:	e007      	b.n	8006338 <__sfputs_r+0x22>
 8006328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800632c:	463a      	mov	r2, r7
 800632e:	4630      	mov	r0, r6
 8006330:	f7ff ffda 	bl	80062e8 <__sfputc_r>
 8006334:	1c43      	adds	r3, r0, #1
 8006336:	d1f3      	bne.n	8006320 <__sfputs_r+0xa>
 8006338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800633c <_vfiprintf_r>:
 800633c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006340:	460d      	mov	r5, r1
 8006342:	b09d      	sub	sp, #116	@ 0x74
 8006344:	4614      	mov	r4, r2
 8006346:	4698      	mov	r8, r3
 8006348:	4606      	mov	r6, r0
 800634a:	b118      	cbz	r0, 8006354 <_vfiprintf_r+0x18>
 800634c:	6a03      	ldr	r3, [r0, #32]
 800634e:	b90b      	cbnz	r3, 8006354 <_vfiprintf_r+0x18>
 8006350:	f7ff fa88 	bl	8005864 <__sinit>
 8006354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006356:	07d9      	lsls	r1, r3, #31
 8006358:	d405      	bmi.n	8006366 <_vfiprintf_r+0x2a>
 800635a:	89ab      	ldrh	r3, [r5, #12]
 800635c:	059a      	lsls	r2, r3, #22
 800635e:	d402      	bmi.n	8006366 <_vfiprintf_r+0x2a>
 8006360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006362:	f7ff fd32 	bl	8005dca <__retarget_lock_acquire_recursive>
 8006366:	89ab      	ldrh	r3, [r5, #12]
 8006368:	071b      	lsls	r3, r3, #28
 800636a:	d501      	bpl.n	8006370 <_vfiprintf_r+0x34>
 800636c:	692b      	ldr	r3, [r5, #16]
 800636e:	b99b      	cbnz	r3, 8006398 <_vfiprintf_r+0x5c>
 8006370:	4629      	mov	r1, r5
 8006372:	4630      	mov	r0, r6
 8006374:	f7ff fbc8 	bl	8005b08 <__swsetup_r>
 8006378:	b170      	cbz	r0, 8006398 <_vfiprintf_r+0x5c>
 800637a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800637c:	07dc      	lsls	r4, r3, #31
 800637e:	d504      	bpl.n	800638a <_vfiprintf_r+0x4e>
 8006380:	f04f 30ff 	mov.w	r0, #4294967295
 8006384:	b01d      	add	sp, #116	@ 0x74
 8006386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800638a:	89ab      	ldrh	r3, [r5, #12]
 800638c:	0598      	lsls	r0, r3, #22
 800638e:	d4f7      	bmi.n	8006380 <_vfiprintf_r+0x44>
 8006390:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006392:	f7ff fd1b 	bl	8005dcc <__retarget_lock_release_recursive>
 8006396:	e7f3      	b.n	8006380 <_vfiprintf_r+0x44>
 8006398:	2300      	movs	r3, #0
 800639a:	9309      	str	r3, [sp, #36]	@ 0x24
 800639c:	2320      	movs	r3, #32
 800639e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80063a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80063a6:	2330      	movs	r3, #48	@ 0x30
 80063a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006558 <_vfiprintf_r+0x21c>
 80063ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80063b0:	f04f 0901 	mov.w	r9, #1
 80063b4:	4623      	mov	r3, r4
 80063b6:	469a      	mov	sl, r3
 80063b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063bc:	b10a      	cbz	r2, 80063c2 <_vfiprintf_r+0x86>
 80063be:	2a25      	cmp	r2, #37	@ 0x25
 80063c0:	d1f9      	bne.n	80063b6 <_vfiprintf_r+0x7a>
 80063c2:	ebba 0b04 	subs.w	fp, sl, r4
 80063c6:	d00b      	beq.n	80063e0 <_vfiprintf_r+0xa4>
 80063c8:	465b      	mov	r3, fp
 80063ca:	4622      	mov	r2, r4
 80063cc:	4629      	mov	r1, r5
 80063ce:	4630      	mov	r0, r6
 80063d0:	f7ff ffa1 	bl	8006316 <__sfputs_r>
 80063d4:	3001      	adds	r0, #1
 80063d6:	f000 80a7 	beq.w	8006528 <_vfiprintf_r+0x1ec>
 80063da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063dc:	445a      	add	r2, fp
 80063de:	9209      	str	r2, [sp, #36]	@ 0x24
 80063e0:	f89a 3000 	ldrb.w	r3, [sl]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f000 809f 	beq.w	8006528 <_vfiprintf_r+0x1ec>
 80063ea:	2300      	movs	r3, #0
 80063ec:	f04f 32ff 	mov.w	r2, #4294967295
 80063f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063f4:	f10a 0a01 	add.w	sl, sl, #1
 80063f8:	9304      	str	r3, [sp, #16]
 80063fa:	9307      	str	r3, [sp, #28]
 80063fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006400:	931a      	str	r3, [sp, #104]	@ 0x68
 8006402:	4654      	mov	r4, sl
 8006404:	2205      	movs	r2, #5
 8006406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800640a:	4853      	ldr	r0, [pc, #332]	@ (8006558 <_vfiprintf_r+0x21c>)
 800640c:	f7f9 ff00 	bl	8000210 <memchr>
 8006410:	9a04      	ldr	r2, [sp, #16]
 8006412:	b9d8      	cbnz	r0, 800644c <_vfiprintf_r+0x110>
 8006414:	06d1      	lsls	r1, r2, #27
 8006416:	bf44      	itt	mi
 8006418:	2320      	movmi	r3, #32
 800641a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800641e:	0713      	lsls	r3, r2, #28
 8006420:	bf44      	itt	mi
 8006422:	232b      	movmi	r3, #43	@ 0x2b
 8006424:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006428:	f89a 3000 	ldrb.w	r3, [sl]
 800642c:	2b2a      	cmp	r3, #42	@ 0x2a
 800642e:	d015      	beq.n	800645c <_vfiprintf_r+0x120>
 8006430:	9a07      	ldr	r2, [sp, #28]
 8006432:	4654      	mov	r4, sl
 8006434:	2000      	movs	r0, #0
 8006436:	f04f 0c0a 	mov.w	ip, #10
 800643a:	4621      	mov	r1, r4
 800643c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006440:	3b30      	subs	r3, #48	@ 0x30
 8006442:	2b09      	cmp	r3, #9
 8006444:	d94b      	bls.n	80064de <_vfiprintf_r+0x1a2>
 8006446:	b1b0      	cbz	r0, 8006476 <_vfiprintf_r+0x13a>
 8006448:	9207      	str	r2, [sp, #28]
 800644a:	e014      	b.n	8006476 <_vfiprintf_r+0x13a>
 800644c:	eba0 0308 	sub.w	r3, r0, r8
 8006450:	fa09 f303 	lsl.w	r3, r9, r3
 8006454:	4313      	orrs	r3, r2
 8006456:	9304      	str	r3, [sp, #16]
 8006458:	46a2      	mov	sl, r4
 800645a:	e7d2      	b.n	8006402 <_vfiprintf_r+0xc6>
 800645c:	9b03      	ldr	r3, [sp, #12]
 800645e:	1d19      	adds	r1, r3, #4
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	9103      	str	r1, [sp, #12]
 8006464:	2b00      	cmp	r3, #0
 8006466:	bfbb      	ittet	lt
 8006468:	425b      	neglt	r3, r3
 800646a:	f042 0202 	orrlt.w	r2, r2, #2
 800646e:	9307      	strge	r3, [sp, #28]
 8006470:	9307      	strlt	r3, [sp, #28]
 8006472:	bfb8      	it	lt
 8006474:	9204      	strlt	r2, [sp, #16]
 8006476:	7823      	ldrb	r3, [r4, #0]
 8006478:	2b2e      	cmp	r3, #46	@ 0x2e
 800647a:	d10a      	bne.n	8006492 <_vfiprintf_r+0x156>
 800647c:	7863      	ldrb	r3, [r4, #1]
 800647e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006480:	d132      	bne.n	80064e8 <_vfiprintf_r+0x1ac>
 8006482:	9b03      	ldr	r3, [sp, #12]
 8006484:	1d1a      	adds	r2, r3, #4
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	9203      	str	r2, [sp, #12]
 800648a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800648e:	3402      	adds	r4, #2
 8006490:	9305      	str	r3, [sp, #20]
 8006492:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006568 <_vfiprintf_r+0x22c>
 8006496:	7821      	ldrb	r1, [r4, #0]
 8006498:	2203      	movs	r2, #3
 800649a:	4650      	mov	r0, sl
 800649c:	f7f9 feb8 	bl	8000210 <memchr>
 80064a0:	b138      	cbz	r0, 80064b2 <_vfiprintf_r+0x176>
 80064a2:	9b04      	ldr	r3, [sp, #16]
 80064a4:	eba0 000a 	sub.w	r0, r0, sl
 80064a8:	2240      	movs	r2, #64	@ 0x40
 80064aa:	4082      	lsls	r2, r0
 80064ac:	4313      	orrs	r3, r2
 80064ae:	3401      	adds	r4, #1
 80064b0:	9304      	str	r3, [sp, #16]
 80064b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064b6:	4829      	ldr	r0, [pc, #164]	@ (800655c <_vfiprintf_r+0x220>)
 80064b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80064bc:	2206      	movs	r2, #6
 80064be:	f7f9 fea7 	bl	8000210 <memchr>
 80064c2:	2800      	cmp	r0, #0
 80064c4:	d03f      	beq.n	8006546 <_vfiprintf_r+0x20a>
 80064c6:	4b26      	ldr	r3, [pc, #152]	@ (8006560 <_vfiprintf_r+0x224>)
 80064c8:	bb1b      	cbnz	r3, 8006512 <_vfiprintf_r+0x1d6>
 80064ca:	9b03      	ldr	r3, [sp, #12]
 80064cc:	3307      	adds	r3, #7
 80064ce:	f023 0307 	bic.w	r3, r3, #7
 80064d2:	3308      	adds	r3, #8
 80064d4:	9303      	str	r3, [sp, #12]
 80064d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064d8:	443b      	add	r3, r7
 80064da:	9309      	str	r3, [sp, #36]	@ 0x24
 80064dc:	e76a      	b.n	80063b4 <_vfiprintf_r+0x78>
 80064de:	fb0c 3202 	mla	r2, ip, r2, r3
 80064e2:	460c      	mov	r4, r1
 80064e4:	2001      	movs	r0, #1
 80064e6:	e7a8      	b.n	800643a <_vfiprintf_r+0xfe>
 80064e8:	2300      	movs	r3, #0
 80064ea:	3401      	adds	r4, #1
 80064ec:	9305      	str	r3, [sp, #20]
 80064ee:	4619      	mov	r1, r3
 80064f0:	f04f 0c0a 	mov.w	ip, #10
 80064f4:	4620      	mov	r0, r4
 80064f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064fa:	3a30      	subs	r2, #48	@ 0x30
 80064fc:	2a09      	cmp	r2, #9
 80064fe:	d903      	bls.n	8006508 <_vfiprintf_r+0x1cc>
 8006500:	2b00      	cmp	r3, #0
 8006502:	d0c6      	beq.n	8006492 <_vfiprintf_r+0x156>
 8006504:	9105      	str	r1, [sp, #20]
 8006506:	e7c4      	b.n	8006492 <_vfiprintf_r+0x156>
 8006508:	fb0c 2101 	mla	r1, ip, r1, r2
 800650c:	4604      	mov	r4, r0
 800650e:	2301      	movs	r3, #1
 8006510:	e7f0      	b.n	80064f4 <_vfiprintf_r+0x1b8>
 8006512:	ab03      	add	r3, sp, #12
 8006514:	9300      	str	r3, [sp, #0]
 8006516:	462a      	mov	r2, r5
 8006518:	4b12      	ldr	r3, [pc, #72]	@ (8006564 <_vfiprintf_r+0x228>)
 800651a:	a904      	add	r1, sp, #16
 800651c:	4630      	mov	r0, r6
 800651e:	f3af 8000 	nop.w
 8006522:	4607      	mov	r7, r0
 8006524:	1c78      	adds	r0, r7, #1
 8006526:	d1d6      	bne.n	80064d6 <_vfiprintf_r+0x19a>
 8006528:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800652a:	07d9      	lsls	r1, r3, #31
 800652c:	d405      	bmi.n	800653a <_vfiprintf_r+0x1fe>
 800652e:	89ab      	ldrh	r3, [r5, #12]
 8006530:	059a      	lsls	r2, r3, #22
 8006532:	d402      	bmi.n	800653a <_vfiprintf_r+0x1fe>
 8006534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006536:	f7ff fc49 	bl	8005dcc <__retarget_lock_release_recursive>
 800653a:	89ab      	ldrh	r3, [r5, #12]
 800653c:	065b      	lsls	r3, r3, #25
 800653e:	f53f af1f 	bmi.w	8006380 <_vfiprintf_r+0x44>
 8006542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006544:	e71e      	b.n	8006384 <_vfiprintf_r+0x48>
 8006546:	ab03      	add	r3, sp, #12
 8006548:	9300      	str	r3, [sp, #0]
 800654a:	462a      	mov	r2, r5
 800654c:	4b05      	ldr	r3, [pc, #20]	@ (8006564 <_vfiprintf_r+0x228>)
 800654e:	a904      	add	r1, sp, #16
 8006550:	4630      	mov	r0, r6
 8006552:	f000 f879 	bl	8006648 <_printf_i>
 8006556:	e7e4      	b.n	8006522 <_vfiprintf_r+0x1e6>
 8006558:	080070a9 	.word	0x080070a9
 800655c:	080070b3 	.word	0x080070b3
 8006560:	00000000 	.word	0x00000000
 8006564:	08006317 	.word	0x08006317
 8006568:	080070af 	.word	0x080070af

0800656c <_printf_common>:
 800656c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006570:	4616      	mov	r6, r2
 8006572:	4698      	mov	r8, r3
 8006574:	688a      	ldr	r2, [r1, #8]
 8006576:	690b      	ldr	r3, [r1, #16]
 8006578:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800657c:	4293      	cmp	r3, r2
 800657e:	bfb8      	it	lt
 8006580:	4613      	movlt	r3, r2
 8006582:	6033      	str	r3, [r6, #0]
 8006584:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006588:	4607      	mov	r7, r0
 800658a:	460c      	mov	r4, r1
 800658c:	b10a      	cbz	r2, 8006592 <_printf_common+0x26>
 800658e:	3301      	adds	r3, #1
 8006590:	6033      	str	r3, [r6, #0]
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	0699      	lsls	r1, r3, #26
 8006596:	bf42      	ittt	mi
 8006598:	6833      	ldrmi	r3, [r6, #0]
 800659a:	3302      	addmi	r3, #2
 800659c:	6033      	strmi	r3, [r6, #0]
 800659e:	6825      	ldr	r5, [r4, #0]
 80065a0:	f015 0506 	ands.w	r5, r5, #6
 80065a4:	d106      	bne.n	80065b4 <_printf_common+0x48>
 80065a6:	f104 0a19 	add.w	sl, r4, #25
 80065aa:	68e3      	ldr	r3, [r4, #12]
 80065ac:	6832      	ldr	r2, [r6, #0]
 80065ae:	1a9b      	subs	r3, r3, r2
 80065b0:	42ab      	cmp	r3, r5
 80065b2:	dc26      	bgt.n	8006602 <_printf_common+0x96>
 80065b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80065b8:	6822      	ldr	r2, [r4, #0]
 80065ba:	3b00      	subs	r3, #0
 80065bc:	bf18      	it	ne
 80065be:	2301      	movne	r3, #1
 80065c0:	0692      	lsls	r2, r2, #26
 80065c2:	d42b      	bmi.n	800661c <_printf_common+0xb0>
 80065c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80065c8:	4641      	mov	r1, r8
 80065ca:	4638      	mov	r0, r7
 80065cc:	47c8      	blx	r9
 80065ce:	3001      	adds	r0, #1
 80065d0:	d01e      	beq.n	8006610 <_printf_common+0xa4>
 80065d2:	6823      	ldr	r3, [r4, #0]
 80065d4:	6922      	ldr	r2, [r4, #16]
 80065d6:	f003 0306 	and.w	r3, r3, #6
 80065da:	2b04      	cmp	r3, #4
 80065dc:	bf02      	ittt	eq
 80065de:	68e5      	ldreq	r5, [r4, #12]
 80065e0:	6833      	ldreq	r3, [r6, #0]
 80065e2:	1aed      	subeq	r5, r5, r3
 80065e4:	68a3      	ldr	r3, [r4, #8]
 80065e6:	bf0c      	ite	eq
 80065e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065ec:	2500      	movne	r5, #0
 80065ee:	4293      	cmp	r3, r2
 80065f0:	bfc4      	itt	gt
 80065f2:	1a9b      	subgt	r3, r3, r2
 80065f4:	18ed      	addgt	r5, r5, r3
 80065f6:	2600      	movs	r6, #0
 80065f8:	341a      	adds	r4, #26
 80065fa:	42b5      	cmp	r5, r6
 80065fc:	d11a      	bne.n	8006634 <_printf_common+0xc8>
 80065fe:	2000      	movs	r0, #0
 8006600:	e008      	b.n	8006614 <_printf_common+0xa8>
 8006602:	2301      	movs	r3, #1
 8006604:	4652      	mov	r2, sl
 8006606:	4641      	mov	r1, r8
 8006608:	4638      	mov	r0, r7
 800660a:	47c8      	blx	r9
 800660c:	3001      	adds	r0, #1
 800660e:	d103      	bne.n	8006618 <_printf_common+0xac>
 8006610:	f04f 30ff 	mov.w	r0, #4294967295
 8006614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006618:	3501      	adds	r5, #1
 800661a:	e7c6      	b.n	80065aa <_printf_common+0x3e>
 800661c:	18e1      	adds	r1, r4, r3
 800661e:	1c5a      	adds	r2, r3, #1
 8006620:	2030      	movs	r0, #48	@ 0x30
 8006622:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006626:	4422      	add	r2, r4
 8006628:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800662c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006630:	3302      	adds	r3, #2
 8006632:	e7c7      	b.n	80065c4 <_printf_common+0x58>
 8006634:	2301      	movs	r3, #1
 8006636:	4622      	mov	r2, r4
 8006638:	4641      	mov	r1, r8
 800663a:	4638      	mov	r0, r7
 800663c:	47c8      	blx	r9
 800663e:	3001      	adds	r0, #1
 8006640:	d0e6      	beq.n	8006610 <_printf_common+0xa4>
 8006642:	3601      	adds	r6, #1
 8006644:	e7d9      	b.n	80065fa <_printf_common+0x8e>
	...

08006648 <_printf_i>:
 8006648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800664c:	7e0f      	ldrb	r7, [r1, #24]
 800664e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006650:	2f78      	cmp	r7, #120	@ 0x78
 8006652:	4691      	mov	r9, r2
 8006654:	4680      	mov	r8, r0
 8006656:	460c      	mov	r4, r1
 8006658:	469a      	mov	sl, r3
 800665a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800665e:	d807      	bhi.n	8006670 <_printf_i+0x28>
 8006660:	2f62      	cmp	r7, #98	@ 0x62
 8006662:	d80a      	bhi.n	800667a <_printf_i+0x32>
 8006664:	2f00      	cmp	r7, #0
 8006666:	f000 80d1 	beq.w	800680c <_printf_i+0x1c4>
 800666a:	2f58      	cmp	r7, #88	@ 0x58
 800666c:	f000 80b8 	beq.w	80067e0 <_printf_i+0x198>
 8006670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006674:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006678:	e03a      	b.n	80066f0 <_printf_i+0xa8>
 800667a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800667e:	2b15      	cmp	r3, #21
 8006680:	d8f6      	bhi.n	8006670 <_printf_i+0x28>
 8006682:	a101      	add	r1, pc, #4	@ (adr r1, 8006688 <_printf_i+0x40>)
 8006684:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006688:	080066e1 	.word	0x080066e1
 800668c:	080066f5 	.word	0x080066f5
 8006690:	08006671 	.word	0x08006671
 8006694:	08006671 	.word	0x08006671
 8006698:	08006671 	.word	0x08006671
 800669c:	08006671 	.word	0x08006671
 80066a0:	080066f5 	.word	0x080066f5
 80066a4:	08006671 	.word	0x08006671
 80066a8:	08006671 	.word	0x08006671
 80066ac:	08006671 	.word	0x08006671
 80066b0:	08006671 	.word	0x08006671
 80066b4:	080067f3 	.word	0x080067f3
 80066b8:	0800671f 	.word	0x0800671f
 80066bc:	080067ad 	.word	0x080067ad
 80066c0:	08006671 	.word	0x08006671
 80066c4:	08006671 	.word	0x08006671
 80066c8:	08006815 	.word	0x08006815
 80066cc:	08006671 	.word	0x08006671
 80066d0:	0800671f 	.word	0x0800671f
 80066d4:	08006671 	.word	0x08006671
 80066d8:	08006671 	.word	0x08006671
 80066dc:	080067b5 	.word	0x080067b5
 80066e0:	6833      	ldr	r3, [r6, #0]
 80066e2:	1d1a      	adds	r2, r3, #4
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	6032      	str	r2, [r6, #0]
 80066e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80066f0:	2301      	movs	r3, #1
 80066f2:	e09c      	b.n	800682e <_printf_i+0x1e6>
 80066f4:	6833      	ldr	r3, [r6, #0]
 80066f6:	6820      	ldr	r0, [r4, #0]
 80066f8:	1d19      	adds	r1, r3, #4
 80066fa:	6031      	str	r1, [r6, #0]
 80066fc:	0606      	lsls	r6, r0, #24
 80066fe:	d501      	bpl.n	8006704 <_printf_i+0xbc>
 8006700:	681d      	ldr	r5, [r3, #0]
 8006702:	e003      	b.n	800670c <_printf_i+0xc4>
 8006704:	0645      	lsls	r5, r0, #25
 8006706:	d5fb      	bpl.n	8006700 <_printf_i+0xb8>
 8006708:	f9b3 5000 	ldrsh.w	r5, [r3]
 800670c:	2d00      	cmp	r5, #0
 800670e:	da03      	bge.n	8006718 <_printf_i+0xd0>
 8006710:	232d      	movs	r3, #45	@ 0x2d
 8006712:	426d      	negs	r5, r5
 8006714:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006718:	4858      	ldr	r0, [pc, #352]	@ (800687c <_printf_i+0x234>)
 800671a:	230a      	movs	r3, #10
 800671c:	e011      	b.n	8006742 <_printf_i+0xfa>
 800671e:	6821      	ldr	r1, [r4, #0]
 8006720:	6833      	ldr	r3, [r6, #0]
 8006722:	0608      	lsls	r0, r1, #24
 8006724:	f853 5b04 	ldr.w	r5, [r3], #4
 8006728:	d402      	bmi.n	8006730 <_printf_i+0xe8>
 800672a:	0649      	lsls	r1, r1, #25
 800672c:	bf48      	it	mi
 800672e:	b2ad      	uxthmi	r5, r5
 8006730:	2f6f      	cmp	r7, #111	@ 0x6f
 8006732:	4852      	ldr	r0, [pc, #328]	@ (800687c <_printf_i+0x234>)
 8006734:	6033      	str	r3, [r6, #0]
 8006736:	bf14      	ite	ne
 8006738:	230a      	movne	r3, #10
 800673a:	2308      	moveq	r3, #8
 800673c:	2100      	movs	r1, #0
 800673e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006742:	6866      	ldr	r6, [r4, #4]
 8006744:	60a6      	str	r6, [r4, #8]
 8006746:	2e00      	cmp	r6, #0
 8006748:	db05      	blt.n	8006756 <_printf_i+0x10e>
 800674a:	6821      	ldr	r1, [r4, #0]
 800674c:	432e      	orrs	r6, r5
 800674e:	f021 0104 	bic.w	r1, r1, #4
 8006752:	6021      	str	r1, [r4, #0]
 8006754:	d04b      	beq.n	80067ee <_printf_i+0x1a6>
 8006756:	4616      	mov	r6, r2
 8006758:	fbb5 f1f3 	udiv	r1, r5, r3
 800675c:	fb03 5711 	mls	r7, r3, r1, r5
 8006760:	5dc7      	ldrb	r7, [r0, r7]
 8006762:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006766:	462f      	mov	r7, r5
 8006768:	42bb      	cmp	r3, r7
 800676a:	460d      	mov	r5, r1
 800676c:	d9f4      	bls.n	8006758 <_printf_i+0x110>
 800676e:	2b08      	cmp	r3, #8
 8006770:	d10b      	bne.n	800678a <_printf_i+0x142>
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	07df      	lsls	r7, r3, #31
 8006776:	d508      	bpl.n	800678a <_printf_i+0x142>
 8006778:	6923      	ldr	r3, [r4, #16]
 800677a:	6861      	ldr	r1, [r4, #4]
 800677c:	4299      	cmp	r1, r3
 800677e:	bfde      	ittt	le
 8006780:	2330      	movle	r3, #48	@ 0x30
 8006782:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006786:	f106 36ff 	addle.w	r6, r6, #4294967295
 800678a:	1b92      	subs	r2, r2, r6
 800678c:	6122      	str	r2, [r4, #16]
 800678e:	f8cd a000 	str.w	sl, [sp]
 8006792:	464b      	mov	r3, r9
 8006794:	aa03      	add	r2, sp, #12
 8006796:	4621      	mov	r1, r4
 8006798:	4640      	mov	r0, r8
 800679a:	f7ff fee7 	bl	800656c <_printf_common>
 800679e:	3001      	adds	r0, #1
 80067a0:	d14a      	bne.n	8006838 <_printf_i+0x1f0>
 80067a2:	f04f 30ff 	mov.w	r0, #4294967295
 80067a6:	b004      	add	sp, #16
 80067a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ac:	6823      	ldr	r3, [r4, #0]
 80067ae:	f043 0320 	orr.w	r3, r3, #32
 80067b2:	6023      	str	r3, [r4, #0]
 80067b4:	4832      	ldr	r0, [pc, #200]	@ (8006880 <_printf_i+0x238>)
 80067b6:	2778      	movs	r7, #120	@ 0x78
 80067b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80067bc:	6823      	ldr	r3, [r4, #0]
 80067be:	6831      	ldr	r1, [r6, #0]
 80067c0:	061f      	lsls	r7, r3, #24
 80067c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80067c6:	d402      	bmi.n	80067ce <_printf_i+0x186>
 80067c8:	065f      	lsls	r7, r3, #25
 80067ca:	bf48      	it	mi
 80067cc:	b2ad      	uxthmi	r5, r5
 80067ce:	6031      	str	r1, [r6, #0]
 80067d0:	07d9      	lsls	r1, r3, #31
 80067d2:	bf44      	itt	mi
 80067d4:	f043 0320 	orrmi.w	r3, r3, #32
 80067d8:	6023      	strmi	r3, [r4, #0]
 80067da:	b11d      	cbz	r5, 80067e4 <_printf_i+0x19c>
 80067dc:	2310      	movs	r3, #16
 80067de:	e7ad      	b.n	800673c <_printf_i+0xf4>
 80067e0:	4826      	ldr	r0, [pc, #152]	@ (800687c <_printf_i+0x234>)
 80067e2:	e7e9      	b.n	80067b8 <_printf_i+0x170>
 80067e4:	6823      	ldr	r3, [r4, #0]
 80067e6:	f023 0320 	bic.w	r3, r3, #32
 80067ea:	6023      	str	r3, [r4, #0]
 80067ec:	e7f6      	b.n	80067dc <_printf_i+0x194>
 80067ee:	4616      	mov	r6, r2
 80067f0:	e7bd      	b.n	800676e <_printf_i+0x126>
 80067f2:	6833      	ldr	r3, [r6, #0]
 80067f4:	6825      	ldr	r5, [r4, #0]
 80067f6:	6961      	ldr	r1, [r4, #20]
 80067f8:	1d18      	adds	r0, r3, #4
 80067fa:	6030      	str	r0, [r6, #0]
 80067fc:	062e      	lsls	r6, r5, #24
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	d501      	bpl.n	8006806 <_printf_i+0x1be>
 8006802:	6019      	str	r1, [r3, #0]
 8006804:	e002      	b.n	800680c <_printf_i+0x1c4>
 8006806:	0668      	lsls	r0, r5, #25
 8006808:	d5fb      	bpl.n	8006802 <_printf_i+0x1ba>
 800680a:	8019      	strh	r1, [r3, #0]
 800680c:	2300      	movs	r3, #0
 800680e:	6123      	str	r3, [r4, #16]
 8006810:	4616      	mov	r6, r2
 8006812:	e7bc      	b.n	800678e <_printf_i+0x146>
 8006814:	6833      	ldr	r3, [r6, #0]
 8006816:	1d1a      	adds	r2, r3, #4
 8006818:	6032      	str	r2, [r6, #0]
 800681a:	681e      	ldr	r6, [r3, #0]
 800681c:	6862      	ldr	r2, [r4, #4]
 800681e:	2100      	movs	r1, #0
 8006820:	4630      	mov	r0, r6
 8006822:	f7f9 fcf5 	bl	8000210 <memchr>
 8006826:	b108      	cbz	r0, 800682c <_printf_i+0x1e4>
 8006828:	1b80      	subs	r0, r0, r6
 800682a:	6060      	str	r0, [r4, #4]
 800682c:	6863      	ldr	r3, [r4, #4]
 800682e:	6123      	str	r3, [r4, #16]
 8006830:	2300      	movs	r3, #0
 8006832:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006836:	e7aa      	b.n	800678e <_printf_i+0x146>
 8006838:	6923      	ldr	r3, [r4, #16]
 800683a:	4632      	mov	r2, r6
 800683c:	4649      	mov	r1, r9
 800683e:	4640      	mov	r0, r8
 8006840:	47d0      	blx	sl
 8006842:	3001      	adds	r0, #1
 8006844:	d0ad      	beq.n	80067a2 <_printf_i+0x15a>
 8006846:	6823      	ldr	r3, [r4, #0]
 8006848:	079b      	lsls	r3, r3, #30
 800684a:	d413      	bmi.n	8006874 <_printf_i+0x22c>
 800684c:	68e0      	ldr	r0, [r4, #12]
 800684e:	9b03      	ldr	r3, [sp, #12]
 8006850:	4298      	cmp	r0, r3
 8006852:	bfb8      	it	lt
 8006854:	4618      	movlt	r0, r3
 8006856:	e7a6      	b.n	80067a6 <_printf_i+0x15e>
 8006858:	2301      	movs	r3, #1
 800685a:	4632      	mov	r2, r6
 800685c:	4649      	mov	r1, r9
 800685e:	4640      	mov	r0, r8
 8006860:	47d0      	blx	sl
 8006862:	3001      	adds	r0, #1
 8006864:	d09d      	beq.n	80067a2 <_printf_i+0x15a>
 8006866:	3501      	adds	r5, #1
 8006868:	68e3      	ldr	r3, [r4, #12]
 800686a:	9903      	ldr	r1, [sp, #12]
 800686c:	1a5b      	subs	r3, r3, r1
 800686e:	42ab      	cmp	r3, r5
 8006870:	dcf2      	bgt.n	8006858 <_printf_i+0x210>
 8006872:	e7eb      	b.n	800684c <_printf_i+0x204>
 8006874:	2500      	movs	r5, #0
 8006876:	f104 0619 	add.w	r6, r4, #25
 800687a:	e7f5      	b.n	8006868 <_printf_i+0x220>
 800687c:	080070ba 	.word	0x080070ba
 8006880:	080070cb 	.word	0x080070cb

08006884 <__sflush_r>:
 8006884:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800688c:	0716      	lsls	r6, r2, #28
 800688e:	4605      	mov	r5, r0
 8006890:	460c      	mov	r4, r1
 8006892:	d454      	bmi.n	800693e <__sflush_r+0xba>
 8006894:	684b      	ldr	r3, [r1, #4]
 8006896:	2b00      	cmp	r3, #0
 8006898:	dc02      	bgt.n	80068a0 <__sflush_r+0x1c>
 800689a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800689c:	2b00      	cmp	r3, #0
 800689e:	dd48      	ble.n	8006932 <__sflush_r+0xae>
 80068a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80068a2:	2e00      	cmp	r6, #0
 80068a4:	d045      	beq.n	8006932 <__sflush_r+0xae>
 80068a6:	2300      	movs	r3, #0
 80068a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80068ac:	682f      	ldr	r7, [r5, #0]
 80068ae:	6a21      	ldr	r1, [r4, #32]
 80068b0:	602b      	str	r3, [r5, #0]
 80068b2:	d030      	beq.n	8006916 <__sflush_r+0x92>
 80068b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80068b6:	89a3      	ldrh	r3, [r4, #12]
 80068b8:	0759      	lsls	r1, r3, #29
 80068ba:	d505      	bpl.n	80068c8 <__sflush_r+0x44>
 80068bc:	6863      	ldr	r3, [r4, #4]
 80068be:	1ad2      	subs	r2, r2, r3
 80068c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80068c2:	b10b      	cbz	r3, 80068c8 <__sflush_r+0x44>
 80068c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80068c6:	1ad2      	subs	r2, r2, r3
 80068c8:	2300      	movs	r3, #0
 80068ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80068cc:	6a21      	ldr	r1, [r4, #32]
 80068ce:	4628      	mov	r0, r5
 80068d0:	47b0      	blx	r6
 80068d2:	1c43      	adds	r3, r0, #1
 80068d4:	89a3      	ldrh	r3, [r4, #12]
 80068d6:	d106      	bne.n	80068e6 <__sflush_r+0x62>
 80068d8:	6829      	ldr	r1, [r5, #0]
 80068da:	291d      	cmp	r1, #29
 80068dc:	d82b      	bhi.n	8006936 <__sflush_r+0xb2>
 80068de:	4a2a      	ldr	r2, [pc, #168]	@ (8006988 <__sflush_r+0x104>)
 80068e0:	40ca      	lsrs	r2, r1
 80068e2:	07d6      	lsls	r6, r2, #31
 80068e4:	d527      	bpl.n	8006936 <__sflush_r+0xb2>
 80068e6:	2200      	movs	r2, #0
 80068e8:	6062      	str	r2, [r4, #4]
 80068ea:	04d9      	lsls	r1, r3, #19
 80068ec:	6922      	ldr	r2, [r4, #16]
 80068ee:	6022      	str	r2, [r4, #0]
 80068f0:	d504      	bpl.n	80068fc <__sflush_r+0x78>
 80068f2:	1c42      	adds	r2, r0, #1
 80068f4:	d101      	bne.n	80068fa <__sflush_r+0x76>
 80068f6:	682b      	ldr	r3, [r5, #0]
 80068f8:	b903      	cbnz	r3, 80068fc <__sflush_r+0x78>
 80068fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80068fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80068fe:	602f      	str	r7, [r5, #0]
 8006900:	b1b9      	cbz	r1, 8006932 <__sflush_r+0xae>
 8006902:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006906:	4299      	cmp	r1, r3
 8006908:	d002      	beq.n	8006910 <__sflush_r+0x8c>
 800690a:	4628      	mov	r0, r5
 800690c:	f7ff fa94 	bl	8005e38 <_free_r>
 8006910:	2300      	movs	r3, #0
 8006912:	6363      	str	r3, [r4, #52]	@ 0x34
 8006914:	e00d      	b.n	8006932 <__sflush_r+0xae>
 8006916:	2301      	movs	r3, #1
 8006918:	4628      	mov	r0, r5
 800691a:	47b0      	blx	r6
 800691c:	4602      	mov	r2, r0
 800691e:	1c50      	adds	r0, r2, #1
 8006920:	d1c9      	bne.n	80068b6 <__sflush_r+0x32>
 8006922:	682b      	ldr	r3, [r5, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d0c6      	beq.n	80068b6 <__sflush_r+0x32>
 8006928:	2b1d      	cmp	r3, #29
 800692a:	d001      	beq.n	8006930 <__sflush_r+0xac>
 800692c:	2b16      	cmp	r3, #22
 800692e:	d11e      	bne.n	800696e <__sflush_r+0xea>
 8006930:	602f      	str	r7, [r5, #0]
 8006932:	2000      	movs	r0, #0
 8006934:	e022      	b.n	800697c <__sflush_r+0xf8>
 8006936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800693a:	b21b      	sxth	r3, r3
 800693c:	e01b      	b.n	8006976 <__sflush_r+0xf2>
 800693e:	690f      	ldr	r7, [r1, #16]
 8006940:	2f00      	cmp	r7, #0
 8006942:	d0f6      	beq.n	8006932 <__sflush_r+0xae>
 8006944:	0793      	lsls	r3, r2, #30
 8006946:	680e      	ldr	r6, [r1, #0]
 8006948:	bf08      	it	eq
 800694a:	694b      	ldreq	r3, [r1, #20]
 800694c:	600f      	str	r7, [r1, #0]
 800694e:	bf18      	it	ne
 8006950:	2300      	movne	r3, #0
 8006952:	eba6 0807 	sub.w	r8, r6, r7
 8006956:	608b      	str	r3, [r1, #8]
 8006958:	f1b8 0f00 	cmp.w	r8, #0
 800695c:	dde9      	ble.n	8006932 <__sflush_r+0xae>
 800695e:	6a21      	ldr	r1, [r4, #32]
 8006960:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006962:	4643      	mov	r3, r8
 8006964:	463a      	mov	r2, r7
 8006966:	4628      	mov	r0, r5
 8006968:	47b0      	blx	r6
 800696a:	2800      	cmp	r0, #0
 800696c:	dc08      	bgt.n	8006980 <__sflush_r+0xfc>
 800696e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006976:	81a3      	strh	r3, [r4, #12]
 8006978:	f04f 30ff 	mov.w	r0, #4294967295
 800697c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006980:	4407      	add	r7, r0
 8006982:	eba8 0800 	sub.w	r8, r8, r0
 8006986:	e7e7      	b.n	8006958 <__sflush_r+0xd4>
 8006988:	20400001 	.word	0x20400001

0800698c <_fflush_r>:
 800698c:	b538      	push	{r3, r4, r5, lr}
 800698e:	690b      	ldr	r3, [r1, #16]
 8006990:	4605      	mov	r5, r0
 8006992:	460c      	mov	r4, r1
 8006994:	b913      	cbnz	r3, 800699c <_fflush_r+0x10>
 8006996:	2500      	movs	r5, #0
 8006998:	4628      	mov	r0, r5
 800699a:	bd38      	pop	{r3, r4, r5, pc}
 800699c:	b118      	cbz	r0, 80069a6 <_fflush_r+0x1a>
 800699e:	6a03      	ldr	r3, [r0, #32]
 80069a0:	b90b      	cbnz	r3, 80069a6 <_fflush_r+0x1a>
 80069a2:	f7fe ff5f 	bl	8005864 <__sinit>
 80069a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d0f3      	beq.n	8006996 <_fflush_r+0xa>
 80069ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80069b0:	07d0      	lsls	r0, r2, #31
 80069b2:	d404      	bmi.n	80069be <_fflush_r+0x32>
 80069b4:	0599      	lsls	r1, r3, #22
 80069b6:	d402      	bmi.n	80069be <_fflush_r+0x32>
 80069b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069ba:	f7ff fa06 	bl	8005dca <__retarget_lock_acquire_recursive>
 80069be:	4628      	mov	r0, r5
 80069c0:	4621      	mov	r1, r4
 80069c2:	f7ff ff5f 	bl	8006884 <__sflush_r>
 80069c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80069c8:	07da      	lsls	r2, r3, #31
 80069ca:	4605      	mov	r5, r0
 80069cc:	d4e4      	bmi.n	8006998 <_fflush_r+0xc>
 80069ce:	89a3      	ldrh	r3, [r4, #12]
 80069d0:	059b      	lsls	r3, r3, #22
 80069d2:	d4e1      	bmi.n	8006998 <_fflush_r+0xc>
 80069d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069d6:	f7ff f9f9 	bl	8005dcc <__retarget_lock_release_recursive>
 80069da:	e7dd      	b.n	8006998 <_fflush_r+0xc>

080069dc <fiprintf>:
 80069dc:	b40e      	push	{r1, r2, r3}
 80069de:	b503      	push	{r0, r1, lr}
 80069e0:	4601      	mov	r1, r0
 80069e2:	ab03      	add	r3, sp, #12
 80069e4:	4805      	ldr	r0, [pc, #20]	@ (80069fc <fiprintf+0x20>)
 80069e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80069ea:	6800      	ldr	r0, [r0, #0]
 80069ec:	9301      	str	r3, [sp, #4]
 80069ee:	f7ff fca5 	bl	800633c <_vfiprintf_r>
 80069f2:	b002      	add	sp, #8
 80069f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80069f8:	b003      	add	sp, #12
 80069fa:	4770      	bx	lr
 80069fc:	20000024 	.word	0x20000024

08006a00 <__swhatbuf_r>:
 8006a00:	b570      	push	{r4, r5, r6, lr}
 8006a02:	460c      	mov	r4, r1
 8006a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a08:	2900      	cmp	r1, #0
 8006a0a:	b096      	sub	sp, #88	@ 0x58
 8006a0c:	4615      	mov	r5, r2
 8006a0e:	461e      	mov	r6, r3
 8006a10:	da0d      	bge.n	8006a2e <__swhatbuf_r+0x2e>
 8006a12:	89a3      	ldrh	r3, [r4, #12]
 8006a14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006a18:	f04f 0100 	mov.w	r1, #0
 8006a1c:	bf14      	ite	ne
 8006a1e:	2340      	movne	r3, #64	@ 0x40
 8006a20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006a24:	2000      	movs	r0, #0
 8006a26:	6031      	str	r1, [r6, #0]
 8006a28:	602b      	str	r3, [r5, #0]
 8006a2a:	b016      	add	sp, #88	@ 0x58
 8006a2c:	bd70      	pop	{r4, r5, r6, pc}
 8006a2e:	466a      	mov	r2, sp
 8006a30:	f000 f896 	bl	8006b60 <_fstat_r>
 8006a34:	2800      	cmp	r0, #0
 8006a36:	dbec      	blt.n	8006a12 <__swhatbuf_r+0x12>
 8006a38:	9901      	ldr	r1, [sp, #4]
 8006a3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006a3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006a42:	4259      	negs	r1, r3
 8006a44:	4159      	adcs	r1, r3
 8006a46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006a4a:	e7eb      	b.n	8006a24 <__swhatbuf_r+0x24>

08006a4c <__smakebuf_r>:
 8006a4c:	898b      	ldrh	r3, [r1, #12]
 8006a4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a50:	079d      	lsls	r5, r3, #30
 8006a52:	4606      	mov	r6, r0
 8006a54:	460c      	mov	r4, r1
 8006a56:	d507      	bpl.n	8006a68 <__smakebuf_r+0x1c>
 8006a58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006a5c:	6023      	str	r3, [r4, #0]
 8006a5e:	6123      	str	r3, [r4, #16]
 8006a60:	2301      	movs	r3, #1
 8006a62:	6163      	str	r3, [r4, #20]
 8006a64:	b003      	add	sp, #12
 8006a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a68:	ab01      	add	r3, sp, #4
 8006a6a:	466a      	mov	r2, sp
 8006a6c:	f7ff ffc8 	bl	8006a00 <__swhatbuf_r>
 8006a70:	9f00      	ldr	r7, [sp, #0]
 8006a72:	4605      	mov	r5, r0
 8006a74:	4639      	mov	r1, r7
 8006a76:	4630      	mov	r0, r6
 8006a78:	f7ff fa52 	bl	8005f20 <_malloc_r>
 8006a7c:	b948      	cbnz	r0, 8006a92 <__smakebuf_r+0x46>
 8006a7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a82:	059a      	lsls	r2, r3, #22
 8006a84:	d4ee      	bmi.n	8006a64 <__smakebuf_r+0x18>
 8006a86:	f023 0303 	bic.w	r3, r3, #3
 8006a8a:	f043 0302 	orr.w	r3, r3, #2
 8006a8e:	81a3      	strh	r3, [r4, #12]
 8006a90:	e7e2      	b.n	8006a58 <__smakebuf_r+0xc>
 8006a92:	89a3      	ldrh	r3, [r4, #12]
 8006a94:	6020      	str	r0, [r4, #0]
 8006a96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a9a:	81a3      	strh	r3, [r4, #12]
 8006a9c:	9b01      	ldr	r3, [sp, #4]
 8006a9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006aa2:	b15b      	cbz	r3, 8006abc <__smakebuf_r+0x70>
 8006aa4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	f000 f86b 	bl	8006b84 <_isatty_r>
 8006aae:	b128      	cbz	r0, 8006abc <__smakebuf_r+0x70>
 8006ab0:	89a3      	ldrh	r3, [r4, #12]
 8006ab2:	f023 0303 	bic.w	r3, r3, #3
 8006ab6:	f043 0301 	orr.w	r3, r3, #1
 8006aba:	81a3      	strh	r3, [r4, #12]
 8006abc:	89a3      	ldrh	r3, [r4, #12]
 8006abe:	431d      	orrs	r5, r3
 8006ac0:	81a5      	strh	r5, [r4, #12]
 8006ac2:	e7cf      	b.n	8006a64 <__smakebuf_r+0x18>

08006ac4 <_putc_r>:
 8006ac4:	b570      	push	{r4, r5, r6, lr}
 8006ac6:	460d      	mov	r5, r1
 8006ac8:	4614      	mov	r4, r2
 8006aca:	4606      	mov	r6, r0
 8006acc:	b118      	cbz	r0, 8006ad6 <_putc_r+0x12>
 8006ace:	6a03      	ldr	r3, [r0, #32]
 8006ad0:	b90b      	cbnz	r3, 8006ad6 <_putc_r+0x12>
 8006ad2:	f7fe fec7 	bl	8005864 <__sinit>
 8006ad6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ad8:	07d8      	lsls	r0, r3, #31
 8006ada:	d405      	bmi.n	8006ae8 <_putc_r+0x24>
 8006adc:	89a3      	ldrh	r3, [r4, #12]
 8006ade:	0599      	lsls	r1, r3, #22
 8006ae0:	d402      	bmi.n	8006ae8 <_putc_r+0x24>
 8006ae2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ae4:	f7ff f971 	bl	8005dca <__retarget_lock_acquire_recursive>
 8006ae8:	68a3      	ldr	r3, [r4, #8]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	60a3      	str	r3, [r4, #8]
 8006af0:	da05      	bge.n	8006afe <_putc_r+0x3a>
 8006af2:	69a2      	ldr	r2, [r4, #24]
 8006af4:	4293      	cmp	r3, r2
 8006af6:	db12      	blt.n	8006b1e <_putc_r+0x5a>
 8006af8:	b2eb      	uxtb	r3, r5
 8006afa:	2b0a      	cmp	r3, #10
 8006afc:	d00f      	beq.n	8006b1e <_putc_r+0x5a>
 8006afe:	6823      	ldr	r3, [r4, #0]
 8006b00:	1c5a      	adds	r2, r3, #1
 8006b02:	6022      	str	r2, [r4, #0]
 8006b04:	701d      	strb	r5, [r3, #0]
 8006b06:	b2ed      	uxtb	r5, r5
 8006b08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b0a:	07da      	lsls	r2, r3, #31
 8006b0c:	d405      	bmi.n	8006b1a <_putc_r+0x56>
 8006b0e:	89a3      	ldrh	r3, [r4, #12]
 8006b10:	059b      	lsls	r3, r3, #22
 8006b12:	d402      	bmi.n	8006b1a <_putc_r+0x56>
 8006b14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b16:	f7ff f959 	bl	8005dcc <__retarget_lock_release_recursive>
 8006b1a:	4628      	mov	r0, r5
 8006b1c:	bd70      	pop	{r4, r5, r6, pc}
 8006b1e:	4629      	mov	r1, r5
 8006b20:	4622      	mov	r2, r4
 8006b22:	4630      	mov	r0, r6
 8006b24:	f7fe ffb1 	bl	8005a8a <__swbuf_r>
 8006b28:	4605      	mov	r5, r0
 8006b2a:	e7ed      	b.n	8006b08 <_putc_r+0x44>

08006b2c <memmove>:
 8006b2c:	4288      	cmp	r0, r1
 8006b2e:	b510      	push	{r4, lr}
 8006b30:	eb01 0402 	add.w	r4, r1, r2
 8006b34:	d902      	bls.n	8006b3c <memmove+0x10>
 8006b36:	4284      	cmp	r4, r0
 8006b38:	4623      	mov	r3, r4
 8006b3a:	d807      	bhi.n	8006b4c <memmove+0x20>
 8006b3c:	1e43      	subs	r3, r0, #1
 8006b3e:	42a1      	cmp	r1, r4
 8006b40:	d008      	beq.n	8006b54 <memmove+0x28>
 8006b42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b4a:	e7f8      	b.n	8006b3e <memmove+0x12>
 8006b4c:	4402      	add	r2, r0
 8006b4e:	4601      	mov	r1, r0
 8006b50:	428a      	cmp	r2, r1
 8006b52:	d100      	bne.n	8006b56 <memmove+0x2a>
 8006b54:	bd10      	pop	{r4, pc}
 8006b56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b5e:	e7f7      	b.n	8006b50 <memmove+0x24>

08006b60 <_fstat_r>:
 8006b60:	b538      	push	{r3, r4, r5, lr}
 8006b62:	4d07      	ldr	r5, [pc, #28]	@ (8006b80 <_fstat_r+0x20>)
 8006b64:	2300      	movs	r3, #0
 8006b66:	4604      	mov	r4, r0
 8006b68:	4608      	mov	r0, r1
 8006b6a:	4611      	mov	r1, r2
 8006b6c:	602b      	str	r3, [r5, #0]
 8006b6e:	f7fb fbe7 	bl	8002340 <_fstat>
 8006b72:	1c43      	adds	r3, r0, #1
 8006b74:	d102      	bne.n	8006b7c <_fstat_r+0x1c>
 8006b76:	682b      	ldr	r3, [r5, #0]
 8006b78:	b103      	cbz	r3, 8006b7c <_fstat_r+0x1c>
 8006b7a:	6023      	str	r3, [r4, #0]
 8006b7c:	bd38      	pop	{r3, r4, r5, pc}
 8006b7e:	bf00      	nop
 8006b80:	20000be8 	.word	0x20000be8

08006b84 <_isatty_r>:
 8006b84:	b538      	push	{r3, r4, r5, lr}
 8006b86:	4d06      	ldr	r5, [pc, #24]	@ (8006ba0 <_isatty_r+0x1c>)
 8006b88:	2300      	movs	r3, #0
 8006b8a:	4604      	mov	r4, r0
 8006b8c:	4608      	mov	r0, r1
 8006b8e:	602b      	str	r3, [r5, #0]
 8006b90:	f7fb fbe6 	bl	8002360 <_isatty>
 8006b94:	1c43      	adds	r3, r0, #1
 8006b96:	d102      	bne.n	8006b9e <_isatty_r+0x1a>
 8006b98:	682b      	ldr	r3, [r5, #0]
 8006b9a:	b103      	cbz	r3, 8006b9e <_isatty_r+0x1a>
 8006b9c:	6023      	str	r3, [r4, #0]
 8006b9e:	bd38      	pop	{r3, r4, r5, pc}
 8006ba0:	20000be8 	.word	0x20000be8

08006ba4 <_sbrk_r>:
 8006ba4:	b538      	push	{r3, r4, r5, lr}
 8006ba6:	4d06      	ldr	r5, [pc, #24]	@ (8006bc0 <_sbrk_r+0x1c>)
 8006ba8:	2300      	movs	r3, #0
 8006baa:	4604      	mov	r4, r0
 8006bac:	4608      	mov	r0, r1
 8006bae:	602b      	str	r3, [r5, #0]
 8006bb0:	f7fb fbee 	bl	8002390 <_sbrk>
 8006bb4:	1c43      	adds	r3, r0, #1
 8006bb6:	d102      	bne.n	8006bbe <_sbrk_r+0x1a>
 8006bb8:	682b      	ldr	r3, [r5, #0]
 8006bba:	b103      	cbz	r3, 8006bbe <_sbrk_r+0x1a>
 8006bbc:	6023      	str	r3, [r4, #0]
 8006bbe:	bd38      	pop	{r3, r4, r5, pc}
 8006bc0:	20000be8 	.word	0x20000be8

08006bc4 <abort>:
 8006bc4:	b508      	push	{r3, lr}
 8006bc6:	2006      	movs	r0, #6
 8006bc8:	f000 f85a 	bl	8006c80 <raise>
 8006bcc:	2001      	movs	r0, #1
 8006bce:	f7fb fb67 	bl	80022a0 <_exit>

08006bd2 <_realloc_r>:
 8006bd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bd6:	4607      	mov	r7, r0
 8006bd8:	4614      	mov	r4, r2
 8006bda:	460d      	mov	r5, r1
 8006bdc:	b921      	cbnz	r1, 8006be8 <_realloc_r+0x16>
 8006bde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006be2:	4611      	mov	r1, r2
 8006be4:	f7ff b99c 	b.w	8005f20 <_malloc_r>
 8006be8:	b92a      	cbnz	r2, 8006bf6 <_realloc_r+0x24>
 8006bea:	f7ff f925 	bl	8005e38 <_free_r>
 8006bee:	4625      	mov	r5, r4
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bf6:	f000 f85f 	bl	8006cb8 <_malloc_usable_size_r>
 8006bfa:	4284      	cmp	r4, r0
 8006bfc:	4606      	mov	r6, r0
 8006bfe:	d802      	bhi.n	8006c06 <_realloc_r+0x34>
 8006c00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006c04:	d8f4      	bhi.n	8006bf0 <_realloc_r+0x1e>
 8006c06:	4621      	mov	r1, r4
 8006c08:	4638      	mov	r0, r7
 8006c0a:	f7ff f989 	bl	8005f20 <_malloc_r>
 8006c0e:	4680      	mov	r8, r0
 8006c10:	b908      	cbnz	r0, 8006c16 <_realloc_r+0x44>
 8006c12:	4645      	mov	r5, r8
 8006c14:	e7ec      	b.n	8006bf0 <_realloc_r+0x1e>
 8006c16:	42b4      	cmp	r4, r6
 8006c18:	4622      	mov	r2, r4
 8006c1a:	4629      	mov	r1, r5
 8006c1c:	bf28      	it	cs
 8006c1e:	4632      	movcs	r2, r6
 8006c20:	f7ff f8dd 	bl	8005dde <memcpy>
 8006c24:	4629      	mov	r1, r5
 8006c26:	4638      	mov	r0, r7
 8006c28:	f7ff f906 	bl	8005e38 <_free_r>
 8006c2c:	e7f1      	b.n	8006c12 <_realloc_r+0x40>

08006c2e <_raise_r>:
 8006c2e:	291f      	cmp	r1, #31
 8006c30:	b538      	push	{r3, r4, r5, lr}
 8006c32:	4605      	mov	r5, r0
 8006c34:	460c      	mov	r4, r1
 8006c36:	d904      	bls.n	8006c42 <_raise_r+0x14>
 8006c38:	2316      	movs	r3, #22
 8006c3a:	6003      	str	r3, [r0, #0]
 8006c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c40:	bd38      	pop	{r3, r4, r5, pc}
 8006c42:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006c44:	b112      	cbz	r2, 8006c4c <_raise_r+0x1e>
 8006c46:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006c4a:	b94b      	cbnz	r3, 8006c60 <_raise_r+0x32>
 8006c4c:	4628      	mov	r0, r5
 8006c4e:	f000 f831 	bl	8006cb4 <_getpid_r>
 8006c52:	4622      	mov	r2, r4
 8006c54:	4601      	mov	r1, r0
 8006c56:	4628      	mov	r0, r5
 8006c58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c5c:	f000 b818 	b.w	8006c90 <_kill_r>
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d00a      	beq.n	8006c7a <_raise_r+0x4c>
 8006c64:	1c59      	adds	r1, r3, #1
 8006c66:	d103      	bne.n	8006c70 <_raise_r+0x42>
 8006c68:	2316      	movs	r3, #22
 8006c6a:	6003      	str	r3, [r0, #0]
 8006c6c:	2001      	movs	r0, #1
 8006c6e:	e7e7      	b.n	8006c40 <_raise_r+0x12>
 8006c70:	2100      	movs	r1, #0
 8006c72:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006c76:	4620      	mov	r0, r4
 8006c78:	4798      	blx	r3
 8006c7a:	2000      	movs	r0, #0
 8006c7c:	e7e0      	b.n	8006c40 <_raise_r+0x12>
	...

08006c80 <raise>:
 8006c80:	4b02      	ldr	r3, [pc, #8]	@ (8006c8c <raise+0xc>)
 8006c82:	4601      	mov	r1, r0
 8006c84:	6818      	ldr	r0, [r3, #0]
 8006c86:	f7ff bfd2 	b.w	8006c2e <_raise_r>
 8006c8a:	bf00      	nop
 8006c8c:	20000024 	.word	0x20000024

08006c90 <_kill_r>:
 8006c90:	b538      	push	{r3, r4, r5, lr}
 8006c92:	4d07      	ldr	r5, [pc, #28]	@ (8006cb0 <_kill_r+0x20>)
 8006c94:	2300      	movs	r3, #0
 8006c96:	4604      	mov	r4, r0
 8006c98:	4608      	mov	r0, r1
 8006c9a:	4611      	mov	r1, r2
 8006c9c:	602b      	str	r3, [r5, #0]
 8006c9e:	f7fb faef 	bl	8002280 <_kill>
 8006ca2:	1c43      	adds	r3, r0, #1
 8006ca4:	d102      	bne.n	8006cac <_kill_r+0x1c>
 8006ca6:	682b      	ldr	r3, [r5, #0]
 8006ca8:	b103      	cbz	r3, 8006cac <_kill_r+0x1c>
 8006caa:	6023      	str	r3, [r4, #0]
 8006cac:	bd38      	pop	{r3, r4, r5, pc}
 8006cae:	bf00      	nop
 8006cb0:	20000be8 	.word	0x20000be8

08006cb4 <_getpid_r>:
 8006cb4:	f7fb badc 	b.w	8002270 <_getpid>

08006cb8 <_malloc_usable_size_r>:
 8006cb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cbc:	1f18      	subs	r0, r3, #4
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	bfbc      	itt	lt
 8006cc2:	580b      	ldrlt	r3, [r1, r0]
 8006cc4:	18c0      	addlt	r0, r0, r3
 8006cc6:	4770      	bx	lr

08006cc8 <_init>:
 8006cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cca:	bf00      	nop
 8006ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cce:	bc08      	pop	{r3}
 8006cd0:	469e      	mov	lr, r3
 8006cd2:	4770      	bx	lr

08006cd4 <_fini>:
 8006cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cd6:	bf00      	nop
 8006cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cda:	bc08      	pop	{r3}
 8006cdc:	469e      	mov	lr, r3
 8006cde:	4770      	bx	lr
