// Seed: 662818405
module module_0 (
    input  wor   id_0,
    input  wand  id_1,
    output uwire id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  uwire id_5
);
  assign id_2 = 1;
  parameter id_7 = 1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd46
) (
    output wor id_0,
    input tri id_1,
    input supply1 _id_2
);
  wire [id_2 : 1] id_4;
  reg [-1 : -1] id_5, id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  always id_6 <= 1;
  wire  id_7;
  logic id_8 = id_7;
  wire  id_9;
endmodule
