ram_chanel.v,verilog,xil_defaultlib,../../../../../ip/ram_chanel/sim/ram_chanel.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
