#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002adfa496cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002adfa4dbb50_0 .net "PC", 31 0, v000002adfa4d4ae0_0;  1 drivers
v000002adfa4db1f0_0 .var "clk", 0 0;
v000002adfa4da9d0_0 .net "clkout", 0 0, L_000002adfa4dcda0;  1 drivers
v000002adfa4dac50_0 .net "cycles_consumed", 31 0, v000002adfa4dbdd0_0;  1 drivers
v000002adfa4dbd30_0 .var "rst", 0 0;
S_000002adfa497010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002adfa496cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002adfa4af3d0 .param/l "RType" 0 4 2, C4<000000>;
P_000002adfa4af408 .param/l "add" 0 4 5, C4<100000>;
P_000002adfa4af440 .param/l "addi" 0 4 8, C4<001000>;
P_000002adfa4af478 .param/l "addu" 0 4 5, C4<100001>;
P_000002adfa4af4b0 .param/l "and_" 0 4 5, C4<100100>;
P_000002adfa4af4e8 .param/l "andi" 0 4 8, C4<001100>;
P_000002adfa4af520 .param/l "beq" 0 4 10, C4<000100>;
P_000002adfa4af558 .param/l "bne" 0 4 10, C4<000101>;
P_000002adfa4af590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002adfa4af5c8 .param/l "j" 0 4 12, C4<000010>;
P_000002adfa4af600 .param/l "jal" 0 4 12, C4<000011>;
P_000002adfa4af638 .param/l "jr" 0 4 6, C4<001000>;
P_000002adfa4af670 .param/l "lw" 0 4 8, C4<100011>;
P_000002adfa4af6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002adfa4af6e0 .param/l "or_" 0 4 5, C4<100101>;
P_000002adfa4af718 .param/l "ori" 0 4 8, C4<001101>;
P_000002adfa4af750 .param/l "sgt" 0 4 6, C4<101011>;
P_000002adfa4af788 .param/l "sll" 0 4 6, C4<000000>;
P_000002adfa4af7c0 .param/l "slt" 0 4 5, C4<101010>;
P_000002adfa4af7f8 .param/l "slti" 0 4 8, C4<101010>;
P_000002adfa4af830 .param/l "srl" 0 4 6, C4<000010>;
P_000002adfa4af868 .param/l "sub" 0 4 5, C4<100010>;
P_000002adfa4af8a0 .param/l "subu" 0 4 5, C4<100011>;
P_000002adfa4af8d8 .param/l "sw" 0 4 8, C4<101011>;
P_000002adfa4af910 .param/l "xor_" 0 4 5, C4<100110>;
P_000002adfa4af948 .param/l "xori" 0 4 8, C4<001110>;
L_000002adfa4dc240 .functor NOT 1, v000002adfa4dbd30_0, C4<0>, C4<0>, C4<0>;
L_000002adfa4dc2b0 .functor NOT 1, v000002adfa4dbd30_0, C4<0>, C4<0>, C4<0>;
L_000002adfa4dc1d0 .functor NOT 1, v000002adfa4dbd30_0, C4<0>, C4<0>, C4<0>;
L_000002adfa4dcb70 .functor NOT 1, v000002adfa4dbd30_0, C4<0>, C4<0>, C4<0>;
L_000002adfa4dc860 .functor NOT 1, v000002adfa4dbd30_0, C4<0>, C4<0>, C4<0>;
L_000002adfa4dcd30 .functor NOT 1, v000002adfa4dbd30_0, C4<0>, C4<0>, C4<0>;
L_000002adfa4dc8d0 .functor NOT 1, v000002adfa4dbd30_0, C4<0>, C4<0>, C4<0>;
L_000002adfa4dc940 .functor NOT 1, v000002adfa4dbd30_0, C4<0>, C4<0>, C4<0>;
L_000002adfa4dcda0 .functor OR 1, v000002adfa4db1f0_0, v000002adfa4a33f0_0, C4<0>, C4<0>;
L_000002adfa4dc9b0 .functor OR 1, L_000002adfa59fba0, L_000002adfa59eca0, C4<0>, C4<0>;
L_000002adfa4dc080 .functor AND 1, L_000002adfa59e700, L_000002adfa59dee0, C4<1>, C4<1>;
L_000002adfa4dca20 .functor NOT 1, v000002adfa4dbd30_0, C4<0>, C4<0>, C4<0>;
L_000002adfa4dc390 .functor OR 1, L_000002adfa59f600, L_000002adfa59f740, C4<0>, C4<0>;
L_000002adfa4dc4e0 .functor OR 1, L_000002adfa4dc390, L_000002adfa59f7e0, C4<0>, C4<0>;
L_000002adfa4dca90 .functor OR 1, L_000002adfa59e3e0, L_000002adfa5b0860, C4<0>, C4<0>;
L_000002adfa4dc6a0 .functor AND 1, L_000002adfa59e340, L_000002adfa4dca90, C4<1>, C4<1>;
L_000002adfa4dc710 .functor OR 1, L_000002adfa5b09a0, L_000002adfa5b1d00, C4<0>, C4<0>;
L_000002adfa4dce10 .functor AND 1, L_000002adfa5b1120, L_000002adfa4dc710, C4<1>, C4<1>;
L_000002adfa4dcb00 .functor NOT 1, L_000002adfa4dcda0, C4<0>, C4<0>, C4<0>;
v000002adfa4d4400_0 .net "ALUOp", 3 0, v000002adfa4a3fd0_0;  1 drivers
v000002adfa4d44a0_0 .net "ALUResult", 31 0, v000002adfa4d4900_0;  1 drivers
v000002adfa4d4680_0 .net "ALUSrc", 0 0, v000002adfa4a2db0_0;  1 drivers
v000002adfa4d7950_0 .net "ALUin2", 31 0, L_000002adfa5b1260;  1 drivers
v000002adfa4d6910_0 .net "MemReadEn", 0 0, v000002adfa4a35d0_0;  1 drivers
v000002adfa4d7c70_0 .net "MemWriteEn", 0 0, v000002adfa4a3a30_0;  1 drivers
v000002adfa4d7db0_0 .net "MemtoReg", 0 0, v000002adfa4a4430_0;  1 drivers
v000002adfa4d6a50_0 .net "PC", 31 0, v000002adfa4d4ae0_0;  alias, 1 drivers
v000002adfa4d7e50_0 .net "PCPlus1", 31 0, L_000002adfa59ede0;  1 drivers
v000002adfa4d6550_0 .net "PCsrc", 0 0, v000002adfa4d4f40_0;  1 drivers
v000002adfa4d6410_0 .net "RegDst", 0 0, v000002adfa4a3cb0_0;  1 drivers
v000002adfa4d67d0_0 .net "RegWriteEn", 0 0, v000002adfa4a3170_0;  1 drivers
v000002adfa4d6050_0 .net "WriteRegister", 4 0, L_000002adfa59e0c0;  1 drivers
v000002adfa4d60f0_0 .net *"_ivl_0", 0 0, L_000002adfa4dc240;  1 drivers
L_000002adfa551ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d7a90_0 .net/2u *"_ivl_10", 4 0, L_000002adfa551ec0;  1 drivers
L_000002adfa5522b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d62d0_0 .net *"_ivl_101", 15 0, L_000002adfa5522b0;  1 drivers
v000002adfa4d7b30_0 .net *"_ivl_102", 31 0, L_000002adfa59ed40;  1 drivers
L_000002adfa5522f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d64b0_0 .net *"_ivl_105", 25 0, L_000002adfa5522f8;  1 drivers
L_000002adfa552340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d6f50_0 .net/2u *"_ivl_106", 31 0, L_000002adfa552340;  1 drivers
v000002adfa4d7450_0 .net *"_ivl_108", 0 0, L_000002adfa59e700;  1 drivers
L_000002adfa552388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d7090_0 .net/2u *"_ivl_110", 5 0, L_000002adfa552388;  1 drivers
v000002adfa4d76d0_0 .net *"_ivl_112", 0 0, L_000002adfa59dee0;  1 drivers
v000002adfa4d7bd0_0 .net *"_ivl_115", 0 0, L_000002adfa4dc080;  1 drivers
v000002adfa4d6eb0_0 .net *"_ivl_116", 47 0, L_000002adfa59fd80;  1 drivers
L_000002adfa5523d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d78b0_0 .net *"_ivl_119", 15 0, L_000002adfa5523d0;  1 drivers
L_000002adfa551f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002adfa4d7130_0 .net/2u *"_ivl_12", 5 0, L_000002adfa551f08;  1 drivers
v000002adfa4d6870_0 .net *"_ivl_120", 47 0, L_000002adfa59ee80;  1 drivers
L_000002adfa552418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d6190_0 .net *"_ivl_123", 15 0, L_000002adfa552418;  1 drivers
v000002adfa4d7310_0 .net *"_ivl_125", 0 0, L_000002adfa59e480;  1 drivers
v000002adfa4d6230_0 .net *"_ivl_126", 31 0, L_000002adfa59e7a0;  1 drivers
v000002adfa4d6e10_0 .net *"_ivl_128", 47 0, L_000002adfa59efc0;  1 drivers
v000002adfa4d74f0_0 .net *"_ivl_130", 47 0, L_000002adfa59f6a0;  1 drivers
v000002adfa4d7d10_0 .net *"_ivl_132", 47 0, L_000002adfa59f9c0;  1 drivers
v000002adfa4d6ff0_0 .net *"_ivl_134", 47 0, L_000002adfa59f060;  1 drivers
v000002adfa4d69b0_0 .net *"_ivl_14", 0 0, L_000002adfa4db470;  1 drivers
v000002adfa4d6370_0 .net *"_ivl_140", 0 0, L_000002adfa4dca20;  1 drivers
L_000002adfa5524a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d71d0_0 .net/2u *"_ivl_142", 31 0, L_000002adfa5524a8;  1 drivers
L_000002adfa552580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002adfa4d79f0_0 .net/2u *"_ivl_146", 5 0, L_000002adfa552580;  1 drivers
v000002adfa4d7270_0 .net *"_ivl_148", 0 0, L_000002adfa59f600;  1 drivers
L_000002adfa5525c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002adfa4d73b0_0 .net/2u *"_ivl_150", 5 0, L_000002adfa5525c8;  1 drivers
v000002adfa4d6af0_0 .net *"_ivl_152", 0 0, L_000002adfa59f740;  1 drivers
v000002adfa4d7ef0_0 .net *"_ivl_155", 0 0, L_000002adfa4dc390;  1 drivers
L_000002adfa552610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002adfa4d7590_0 .net/2u *"_ivl_156", 5 0, L_000002adfa552610;  1 drivers
v000002adfa4d7630_0 .net *"_ivl_158", 0 0, L_000002adfa59f7e0;  1 drivers
L_000002adfa551f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002adfa4d6b90_0 .net/2u *"_ivl_16", 4 0, L_000002adfa551f50;  1 drivers
v000002adfa4d7770_0 .net *"_ivl_161", 0 0, L_000002adfa4dc4e0;  1 drivers
L_000002adfa552658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d7810_0 .net/2u *"_ivl_162", 15 0, L_000002adfa552658;  1 drivers
v000002adfa4d65f0_0 .net *"_ivl_164", 31 0, L_000002adfa59f880;  1 drivers
v000002adfa4d6690_0 .net *"_ivl_167", 0 0, L_000002adfa59e160;  1 drivers
v000002adfa4d6730_0 .net *"_ivl_168", 15 0, L_000002adfa59fa60;  1 drivers
v000002adfa4d6c30_0 .net *"_ivl_170", 31 0, L_000002adfa59fb00;  1 drivers
v000002adfa4d6cd0_0 .net *"_ivl_174", 31 0, L_000002adfa59e2a0;  1 drivers
L_000002adfa5526a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d6d70_0 .net *"_ivl_177", 25 0, L_000002adfa5526a0;  1 drivers
L_000002adfa5526e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d8a60_0 .net/2u *"_ivl_178", 31 0, L_000002adfa5526e8;  1 drivers
v000002adfa4d9280_0 .net *"_ivl_180", 0 0, L_000002adfa59e340;  1 drivers
L_000002adfa552730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d81a0_0 .net/2u *"_ivl_182", 5 0, L_000002adfa552730;  1 drivers
v000002adfa4d8b00_0 .net *"_ivl_184", 0 0, L_000002adfa59e3e0;  1 drivers
L_000002adfa552778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002adfa4d82e0_0 .net/2u *"_ivl_186", 5 0, L_000002adfa552778;  1 drivers
v000002adfa4d9960_0 .net *"_ivl_188", 0 0, L_000002adfa5b0860;  1 drivers
v000002adfa4d86a0_0 .net *"_ivl_19", 4 0, L_000002adfa4db650;  1 drivers
v000002adfa4d9b40_0 .net *"_ivl_191", 0 0, L_000002adfa4dca90;  1 drivers
v000002adfa4d8060_0 .net *"_ivl_193", 0 0, L_000002adfa4dc6a0;  1 drivers
L_000002adfa5527c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002adfa4d9a00_0 .net/2u *"_ivl_194", 5 0, L_000002adfa5527c0;  1 drivers
v000002adfa4d8240_0 .net *"_ivl_196", 0 0, L_000002adfa5b1940;  1 drivers
L_000002adfa552808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002adfa4d8100_0 .net/2u *"_ivl_198", 31 0, L_000002adfa552808;  1 drivers
L_000002adfa551e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d9640_0 .net/2u *"_ivl_2", 5 0, L_000002adfa551e78;  1 drivers
v000002adfa4d9aa0_0 .net *"_ivl_20", 4 0, L_000002adfa4dbf10;  1 drivers
v000002adfa4d9000_0 .net *"_ivl_200", 31 0, L_000002adfa5b07c0;  1 drivers
v000002adfa4d8920_0 .net *"_ivl_204", 31 0, L_000002adfa5b0ea0;  1 drivers
L_000002adfa552850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d90a0_0 .net *"_ivl_207", 25 0, L_000002adfa552850;  1 drivers
L_000002adfa552898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d84c0_0 .net/2u *"_ivl_208", 31 0, L_000002adfa552898;  1 drivers
v000002adfa4d9dc0_0 .net *"_ivl_210", 0 0, L_000002adfa5b1120;  1 drivers
L_000002adfa5528e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d9320_0 .net/2u *"_ivl_212", 5 0, L_000002adfa5528e0;  1 drivers
v000002adfa4d9be0_0 .net *"_ivl_214", 0 0, L_000002adfa5b09a0;  1 drivers
L_000002adfa552928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002adfa4d93c0_0 .net/2u *"_ivl_216", 5 0, L_000002adfa552928;  1 drivers
v000002adfa4d9f00_0 .net *"_ivl_218", 0 0, L_000002adfa5b1d00;  1 drivers
v000002adfa4d8ce0_0 .net *"_ivl_221", 0 0, L_000002adfa4dc710;  1 drivers
v000002adfa4d9c80_0 .net *"_ivl_223", 0 0, L_000002adfa4dce10;  1 drivers
L_000002adfa552970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002adfa4d8380_0 .net/2u *"_ivl_224", 5 0, L_000002adfa552970;  1 drivers
v000002adfa4d9d20_0 .net *"_ivl_226", 0 0, L_000002adfa5b1300;  1 drivers
v000002adfa4d8d80_0 .net *"_ivl_228", 31 0, L_000002adfa5b0ae0;  1 drivers
v000002adfa4d8420_0 .net *"_ivl_24", 0 0, L_000002adfa4dc1d0;  1 drivers
L_000002adfa551f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d8560_0 .net/2u *"_ivl_26", 4 0, L_000002adfa551f98;  1 drivers
v000002adfa4d9460_0 .net *"_ivl_29", 4 0, L_000002adfa4dacf0;  1 drivers
v000002adfa4d89c0_0 .net *"_ivl_32", 0 0, L_000002adfa4dcb70;  1 drivers
L_000002adfa551fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d8c40_0 .net/2u *"_ivl_34", 4 0, L_000002adfa551fe0;  1 drivers
v000002adfa4d8e20_0 .net *"_ivl_37", 4 0, L_000002adfa4dad90;  1 drivers
v000002adfa4d8600_0 .net *"_ivl_40", 0 0, L_000002adfa4dc860;  1 drivers
L_000002adfa552028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d9e60_0 .net/2u *"_ivl_42", 15 0, L_000002adfa552028;  1 drivers
v000002adfa4d8740_0 .net *"_ivl_45", 15 0, L_000002adfa59e660;  1 drivers
v000002adfa4d9780_0 .net *"_ivl_48", 0 0, L_000002adfa4dcd30;  1 drivers
v000002adfa4d87e0_0 .net *"_ivl_5", 5 0, L_000002adfa4daa70;  1 drivers
L_000002adfa552070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d8ba0_0 .net/2u *"_ivl_50", 36 0, L_000002adfa552070;  1 drivers
L_000002adfa5520b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d96e0_0 .net/2u *"_ivl_52", 31 0, L_000002adfa5520b8;  1 drivers
v000002adfa4d8880_0 .net *"_ivl_55", 4 0, L_000002adfa59ea20;  1 drivers
v000002adfa4d8ec0_0 .net *"_ivl_56", 36 0, L_000002adfa59ec00;  1 drivers
v000002adfa4d8f60_0 .net *"_ivl_58", 36 0, L_000002adfa59eac0;  1 drivers
v000002adfa4d9140_0 .net *"_ivl_62", 0 0, L_000002adfa4dc8d0;  1 drivers
L_000002adfa552100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d91e0_0 .net/2u *"_ivl_64", 5 0, L_000002adfa552100;  1 drivers
v000002adfa4d9500_0 .net *"_ivl_67", 5 0, L_000002adfa59fce0;  1 drivers
v000002adfa4d95a0_0 .net *"_ivl_70", 0 0, L_000002adfa4dc940;  1 drivers
L_000002adfa552148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d9820_0 .net/2u *"_ivl_72", 57 0, L_000002adfa552148;  1 drivers
L_000002adfa552190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d98c0_0 .net/2u *"_ivl_74", 31 0, L_000002adfa552190;  1 drivers
v000002adfa4db6f0_0 .net *"_ivl_77", 25 0, L_000002adfa59f240;  1 drivers
v000002adfa4dabb0_0 .net *"_ivl_78", 57 0, L_000002adfa59eb60;  1 drivers
v000002adfa4db5b0_0 .net *"_ivl_8", 0 0, L_000002adfa4dc2b0;  1 drivers
v000002adfa4da570_0 .net *"_ivl_80", 57 0, L_000002adfa59ef20;  1 drivers
L_000002adfa5521d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002adfa4da610_0 .net/2u *"_ivl_84", 31 0, L_000002adfa5521d8;  1 drivers
L_000002adfa552220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002adfa4db010_0 .net/2u *"_ivl_88", 5 0, L_000002adfa552220;  1 drivers
v000002adfa4db3d0_0 .net *"_ivl_90", 0 0, L_000002adfa59fba0;  1 drivers
L_000002adfa552268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002adfa4dbe70_0 .net/2u *"_ivl_92", 5 0, L_000002adfa552268;  1 drivers
v000002adfa4db510_0 .net *"_ivl_94", 0 0, L_000002adfa59eca0;  1 drivers
v000002adfa4dab10_0 .net *"_ivl_97", 0 0, L_000002adfa4dc9b0;  1 drivers
v000002adfa4da890_0 .net *"_ivl_98", 47 0, L_000002adfa59fc40;  1 drivers
v000002adfa4da430_0 .net "adderResult", 31 0, L_000002adfa59f1a0;  1 drivers
v000002adfa4dba10_0 .net "address", 31 0, L_000002adfa59e020;  1 drivers
v000002adfa4db790_0 .net "clk", 0 0, L_000002adfa4dcda0;  alias, 1 drivers
v000002adfa4dbdd0_0 .var "cycles_consumed", 31 0;
v000002adfa4da2f0_0 .net "extImm", 31 0, L_000002adfa59e200;  1 drivers
v000002adfa4db830_0 .net "funct", 5 0, L_000002adfa59e5c0;  1 drivers
v000002adfa4da390_0 .net "hlt", 0 0, v000002adfa4a33f0_0;  1 drivers
v000002adfa4db290_0 .net "imm", 15 0, L_000002adfa59f920;  1 drivers
v000002adfa4db8d0_0 .net "immediate", 31 0, L_000002adfa5b1bc0;  1 drivers
v000002adfa4db330_0 .net "input_clk", 0 0, v000002adfa4db1f0_0;  1 drivers
v000002adfa4daf70_0 .net "instruction", 31 0, L_000002adfa59f380;  1 drivers
v000002adfa4da750_0 .net "memoryReadData", 31 0, v000002adfa4d5ee0_0;  1 drivers
v000002adfa4dbc90_0 .net "nextPC", 31 0, L_000002adfa59df80;  1 drivers
v000002adfa4da6b0_0 .net "opcode", 5 0, L_000002adfa4dbbf0;  1 drivers
v000002adfa4db0b0_0 .net "rd", 4 0, L_000002adfa4da110;  1 drivers
v000002adfa4da7f0_0 .net "readData1", 31 0, L_000002adfa4dc320;  1 drivers
v000002adfa4db970_0 .net "readData1_w", 31 0, L_000002adfa5b0f40;  1 drivers
v000002adfa4daed0_0 .net "readData2", 31 0, L_000002adfa4dc630;  1 drivers
v000002adfa4db150_0 .net "rs", 4 0, L_000002adfa4da1b0;  1 drivers
v000002adfa4da4d0_0 .net "rst", 0 0, v000002adfa4dbd30_0;  1 drivers
v000002adfa4dbab0_0 .net "rt", 4 0, L_000002adfa59e520;  1 drivers
v000002adfa4da930_0 .net "shamt", 31 0, L_000002adfa59f100;  1 drivers
v000002adfa4da250_0 .net "wire_instruction", 31 0, L_000002adfa4dccc0;  1 drivers
v000002adfa4da070_0 .net "writeData", 31 0, L_000002adfa5b0400;  1 drivers
v000002adfa4dae30_0 .net "zero", 0 0, L_000002adfa5b0b80;  1 drivers
L_000002adfa4daa70 .part L_000002adfa59f380, 26, 6;
L_000002adfa4dbbf0 .functor MUXZ 6, L_000002adfa4daa70, L_000002adfa551e78, L_000002adfa4dc240, C4<>;
L_000002adfa4db470 .cmp/eq 6, L_000002adfa4dbbf0, L_000002adfa551f08;
L_000002adfa4db650 .part L_000002adfa59f380, 11, 5;
L_000002adfa4dbf10 .functor MUXZ 5, L_000002adfa4db650, L_000002adfa551f50, L_000002adfa4db470, C4<>;
L_000002adfa4da110 .functor MUXZ 5, L_000002adfa4dbf10, L_000002adfa551ec0, L_000002adfa4dc2b0, C4<>;
L_000002adfa4dacf0 .part L_000002adfa59f380, 21, 5;
L_000002adfa4da1b0 .functor MUXZ 5, L_000002adfa4dacf0, L_000002adfa551f98, L_000002adfa4dc1d0, C4<>;
L_000002adfa4dad90 .part L_000002adfa59f380, 16, 5;
L_000002adfa59e520 .functor MUXZ 5, L_000002adfa4dad90, L_000002adfa551fe0, L_000002adfa4dcb70, C4<>;
L_000002adfa59e660 .part L_000002adfa59f380, 0, 16;
L_000002adfa59f920 .functor MUXZ 16, L_000002adfa59e660, L_000002adfa552028, L_000002adfa4dc860, C4<>;
L_000002adfa59ea20 .part L_000002adfa59f380, 6, 5;
L_000002adfa59ec00 .concat [ 5 32 0 0], L_000002adfa59ea20, L_000002adfa5520b8;
L_000002adfa59eac0 .functor MUXZ 37, L_000002adfa59ec00, L_000002adfa552070, L_000002adfa4dcd30, C4<>;
L_000002adfa59f100 .part L_000002adfa59eac0, 0, 32;
L_000002adfa59fce0 .part L_000002adfa59f380, 0, 6;
L_000002adfa59e5c0 .functor MUXZ 6, L_000002adfa59fce0, L_000002adfa552100, L_000002adfa4dc8d0, C4<>;
L_000002adfa59f240 .part L_000002adfa59f380, 0, 26;
L_000002adfa59eb60 .concat [ 26 32 0 0], L_000002adfa59f240, L_000002adfa552190;
L_000002adfa59ef20 .functor MUXZ 58, L_000002adfa59eb60, L_000002adfa552148, L_000002adfa4dc940, C4<>;
L_000002adfa59e020 .part L_000002adfa59ef20, 0, 32;
L_000002adfa59ede0 .arith/sum 32, v000002adfa4d4ae0_0, L_000002adfa5521d8;
L_000002adfa59fba0 .cmp/eq 6, L_000002adfa4dbbf0, L_000002adfa552220;
L_000002adfa59eca0 .cmp/eq 6, L_000002adfa4dbbf0, L_000002adfa552268;
L_000002adfa59fc40 .concat [ 32 16 0 0], L_000002adfa59e020, L_000002adfa5522b0;
L_000002adfa59ed40 .concat [ 6 26 0 0], L_000002adfa4dbbf0, L_000002adfa5522f8;
L_000002adfa59e700 .cmp/eq 32, L_000002adfa59ed40, L_000002adfa552340;
L_000002adfa59dee0 .cmp/eq 6, L_000002adfa59e5c0, L_000002adfa552388;
L_000002adfa59fd80 .concat [ 32 16 0 0], L_000002adfa4dc320, L_000002adfa5523d0;
L_000002adfa59ee80 .concat [ 32 16 0 0], v000002adfa4d4ae0_0, L_000002adfa552418;
L_000002adfa59e480 .part L_000002adfa59f920, 15, 1;
LS_000002adfa59e7a0_0_0 .concat [ 1 1 1 1], L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480;
LS_000002adfa59e7a0_0_4 .concat [ 1 1 1 1], L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480;
LS_000002adfa59e7a0_0_8 .concat [ 1 1 1 1], L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480;
LS_000002adfa59e7a0_0_12 .concat [ 1 1 1 1], L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480;
LS_000002adfa59e7a0_0_16 .concat [ 1 1 1 1], L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480;
LS_000002adfa59e7a0_0_20 .concat [ 1 1 1 1], L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480;
LS_000002adfa59e7a0_0_24 .concat [ 1 1 1 1], L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480;
LS_000002adfa59e7a0_0_28 .concat [ 1 1 1 1], L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480, L_000002adfa59e480;
LS_000002adfa59e7a0_1_0 .concat [ 4 4 4 4], LS_000002adfa59e7a0_0_0, LS_000002adfa59e7a0_0_4, LS_000002adfa59e7a0_0_8, LS_000002adfa59e7a0_0_12;
LS_000002adfa59e7a0_1_4 .concat [ 4 4 4 4], LS_000002adfa59e7a0_0_16, LS_000002adfa59e7a0_0_20, LS_000002adfa59e7a0_0_24, LS_000002adfa59e7a0_0_28;
L_000002adfa59e7a0 .concat [ 16 16 0 0], LS_000002adfa59e7a0_1_0, LS_000002adfa59e7a0_1_4;
L_000002adfa59efc0 .concat [ 16 32 0 0], L_000002adfa59f920, L_000002adfa59e7a0;
L_000002adfa59f6a0 .arith/sum 48, L_000002adfa59ee80, L_000002adfa59efc0;
L_000002adfa59f9c0 .functor MUXZ 48, L_000002adfa59f6a0, L_000002adfa59fd80, L_000002adfa4dc080, C4<>;
L_000002adfa59f060 .functor MUXZ 48, L_000002adfa59f9c0, L_000002adfa59fc40, L_000002adfa4dc9b0, C4<>;
L_000002adfa59f1a0 .part L_000002adfa59f060, 0, 32;
L_000002adfa59df80 .functor MUXZ 32, L_000002adfa59ede0, L_000002adfa59f1a0, v000002adfa4d4f40_0, C4<>;
L_000002adfa59f380 .functor MUXZ 32, L_000002adfa4dccc0, L_000002adfa5524a8, L_000002adfa4dca20, C4<>;
L_000002adfa59f600 .cmp/eq 6, L_000002adfa4dbbf0, L_000002adfa552580;
L_000002adfa59f740 .cmp/eq 6, L_000002adfa4dbbf0, L_000002adfa5525c8;
L_000002adfa59f7e0 .cmp/eq 6, L_000002adfa4dbbf0, L_000002adfa552610;
L_000002adfa59f880 .concat [ 16 16 0 0], L_000002adfa59f920, L_000002adfa552658;
L_000002adfa59e160 .part L_000002adfa59f920, 15, 1;
LS_000002adfa59fa60_0_0 .concat [ 1 1 1 1], L_000002adfa59e160, L_000002adfa59e160, L_000002adfa59e160, L_000002adfa59e160;
LS_000002adfa59fa60_0_4 .concat [ 1 1 1 1], L_000002adfa59e160, L_000002adfa59e160, L_000002adfa59e160, L_000002adfa59e160;
LS_000002adfa59fa60_0_8 .concat [ 1 1 1 1], L_000002adfa59e160, L_000002adfa59e160, L_000002adfa59e160, L_000002adfa59e160;
LS_000002adfa59fa60_0_12 .concat [ 1 1 1 1], L_000002adfa59e160, L_000002adfa59e160, L_000002adfa59e160, L_000002adfa59e160;
L_000002adfa59fa60 .concat [ 4 4 4 4], LS_000002adfa59fa60_0_0, LS_000002adfa59fa60_0_4, LS_000002adfa59fa60_0_8, LS_000002adfa59fa60_0_12;
L_000002adfa59fb00 .concat [ 16 16 0 0], L_000002adfa59f920, L_000002adfa59fa60;
L_000002adfa59e200 .functor MUXZ 32, L_000002adfa59fb00, L_000002adfa59f880, L_000002adfa4dc4e0, C4<>;
L_000002adfa59e2a0 .concat [ 6 26 0 0], L_000002adfa4dbbf0, L_000002adfa5526a0;
L_000002adfa59e340 .cmp/eq 32, L_000002adfa59e2a0, L_000002adfa5526e8;
L_000002adfa59e3e0 .cmp/eq 6, L_000002adfa59e5c0, L_000002adfa552730;
L_000002adfa5b0860 .cmp/eq 6, L_000002adfa59e5c0, L_000002adfa552778;
L_000002adfa5b1940 .cmp/eq 6, L_000002adfa4dbbf0, L_000002adfa5527c0;
L_000002adfa5b07c0 .functor MUXZ 32, L_000002adfa59e200, L_000002adfa552808, L_000002adfa5b1940, C4<>;
L_000002adfa5b1bc0 .functor MUXZ 32, L_000002adfa5b07c0, L_000002adfa59f100, L_000002adfa4dc6a0, C4<>;
L_000002adfa5b0ea0 .concat [ 6 26 0 0], L_000002adfa4dbbf0, L_000002adfa552850;
L_000002adfa5b1120 .cmp/eq 32, L_000002adfa5b0ea0, L_000002adfa552898;
L_000002adfa5b09a0 .cmp/eq 6, L_000002adfa59e5c0, L_000002adfa5528e0;
L_000002adfa5b1d00 .cmp/eq 6, L_000002adfa59e5c0, L_000002adfa552928;
L_000002adfa5b1300 .cmp/eq 6, L_000002adfa4dbbf0, L_000002adfa552970;
L_000002adfa5b0ae0 .functor MUXZ 32, L_000002adfa4dc320, v000002adfa4d4ae0_0, L_000002adfa5b1300, C4<>;
L_000002adfa5b0f40 .functor MUXZ 32, L_000002adfa5b0ae0, L_000002adfa4dc630, L_000002adfa4dce10, C4<>;
S_000002adfa4971a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002adfa497010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002adfa49c690 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002adfa4dcc50 .functor NOT 1, v000002adfa4a2db0_0, C4<0>, C4<0>, C4<0>;
v000002adfa4a30d0_0 .net *"_ivl_0", 0 0, L_000002adfa4dcc50;  1 drivers
v000002adfa4a2d10_0 .net "in1", 31 0, L_000002adfa4dc630;  alias, 1 drivers
v000002adfa4a3210_0 .net "in2", 31 0, L_000002adfa5b1bc0;  alias, 1 drivers
v000002adfa4a3c10_0 .net "out", 31 0, L_000002adfa5b1260;  alias, 1 drivers
v000002adfa4a3f30_0 .net "s", 0 0, v000002adfa4a2db0_0;  alias, 1 drivers
L_000002adfa5b1260 .functor MUXZ 32, L_000002adfa5b1bc0, L_000002adfa4dc630, L_000002adfa4dcc50, C4<>;
S_000002adfa5169c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002adfa497010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002adfa4d1a20 .param/l "RType" 0 4 2, C4<000000>;
P_000002adfa4d1a58 .param/l "add" 0 4 5, C4<100000>;
P_000002adfa4d1a90 .param/l "addi" 0 4 8, C4<001000>;
P_000002adfa4d1ac8 .param/l "addu" 0 4 5, C4<100001>;
P_000002adfa4d1b00 .param/l "and_" 0 4 5, C4<100100>;
P_000002adfa4d1b38 .param/l "andi" 0 4 8, C4<001100>;
P_000002adfa4d1b70 .param/l "beq" 0 4 10, C4<000100>;
P_000002adfa4d1ba8 .param/l "bne" 0 4 10, C4<000101>;
P_000002adfa4d1be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002adfa4d1c18 .param/l "j" 0 4 12, C4<000010>;
P_000002adfa4d1c50 .param/l "jal" 0 4 12, C4<000011>;
P_000002adfa4d1c88 .param/l "jr" 0 4 6, C4<001000>;
P_000002adfa4d1cc0 .param/l "lw" 0 4 8, C4<100011>;
P_000002adfa4d1cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002adfa4d1d30 .param/l "or_" 0 4 5, C4<100101>;
P_000002adfa4d1d68 .param/l "ori" 0 4 8, C4<001101>;
P_000002adfa4d1da0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002adfa4d1dd8 .param/l "sll" 0 4 6, C4<000000>;
P_000002adfa4d1e10 .param/l "slt" 0 4 5, C4<101010>;
P_000002adfa4d1e48 .param/l "slti" 0 4 8, C4<101010>;
P_000002adfa4d1e80 .param/l "srl" 0 4 6, C4<000010>;
P_000002adfa4d1eb8 .param/l "sub" 0 4 5, C4<100010>;
P_000002adfa4d1ef0 .param/l "subu" 0 4 5, C4<100011>;
P_000002adfa4d1f28 .param/l "sw" 0 4 8, C4<101011>;
P_000002adfa4d1f60 .param/l "xor_" 0 4 5, C4<100110>;
P_000002adfa4d1f98 .param/l "xori" 0 4 8, C4<001110>;
v000002adfa4a3fd0_0 .var "ALUOp", 3 0;
v000002adfa4a2db0_0 .var "ALUSrc", 0 0;
v000002adfa4a35d0_0 .var "MemReadEn", 0 0;
v000002adfa4a3a30_0 .var "MemWriteEn", 0 0;
v000002adfa4a4430_0 .var "MemtoReg", 0 0;
v000002adfa4a3cb0_0 .var "RegDst", 0 0;
v000002adfa4a3170_0 .var "RegWriteEn", 0 0;
v000002adfa4a3350_0 .net "funct", 5 0, L_000002adfa59e5c0;  alias, 1 drivers
v000002adfa4a33f0_0 .var "hlt", 0 0;
v000002adfa4a4070_0 .net "opcode", 5 0, L_000002adfa4dbbf0;  alias, 1 drivers
v000002adfa4a4110_0 .net "rst", 0 0, v000002adfa4dbd30_0;  alias, 1 drivers
E_000002adfa49c310 .event anyedge, v000002adfa4a4110_0, v000002adfa4a4070_0, v000002adfa4a3350_0;
S_000002adfa516c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002adfa497010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002adfa49c6d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002adfa4dccc0 .functor BUFZ 32, L_000002adfa59f2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002adfa4a28b0_0 .net "Data_Out", 31 0, L_000002adfa4dccc0;  alias, 1 drivers
v000002adfa4a3490 .array "InstMem", 0 1023, 31 0;
v000002adfa4a41b0_0 .net *"_ivl_0", 31 0, L_000002adfa59f2e0;  1 drivers
v000002adfa4a4250_0 .net *"_ivl_3", 9 0, L_000002adfa59e840;  1 drivers
v000002adfa4a44d0_0 .net *"_ivl_4", 11 0, L_000002adfa59e8e0;  1 drivers
L_000002adfa552460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002adfa4a3530_0 .net *"_ivl_7", 1 0, L_000002adfa552460;  1 drivers
v000002adfa4a2630_0 .net "addr", 31 0, v000002adfa4d4ae0_0;  alias, 1 drivers
v000002adfa4a2950_0 .var/i "i", 31 0;
L_000002adfa59f2e0 .array/port v000002adfa4a3490, L_000002adfa59e8e0;
L_000002adfa59e840 .part v000002adfa4d4ae0_0, 0, 10;
L_000002adfa59e8e0 .concat [ 10 2 0 0], L_000002adfa59e840, L_000002adfa552460;
S_000002adfa441320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002adfa497010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002adfa4dc320 .functor BUFZ 32, L_000002adfa59f420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002adfa4dc630 .functor BUFZ 32, L_000002adfa59e980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002adfa4a3850_0 .net *"_ivl_0", 31 0, L_000002adfa59f420;  1 drivers
v000002adfa4a38f0_0 .net *"_ivl_10", 6 0, L_000002adfa59f560;  1 drivers
L_000002adfa552538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002adfa483be0_0 .net *"_ivl_13", 1 0, L_000002adfa552538;  1 drivers
v000002adfa482b00_0 .net *"_ivl_2", 6 0, L_000002adfa59f4c0;  1 drivers
L_000002adfa5524f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002adfa4d49a0_0 .net *"_ivl_5", 1 0, L_000002adfa5524f0;  1 drivers
v000002adfa4d54e0_0 .net *"_ivl_8", 31 0, L_000002adfa59e980;  1 drivers
v000002adfa4d5800_0 .net "clk", 0 0, L_000002adfa4dcda0;  alias, 1 drivers
v000002adfa4d5260_0 .var/i "i", 31 0;
v000002adfa4d4b80_0 .net "readData1", 31 0, L_000002adfa4dc320;  alias, 1 drivers
v000002adfa4d47c0_0 .net "readData2", 31 0, L_000002adfa4dc630;  alias, 1 drivers
v000002adfa4d5a80_0 .net "readRegister1", 4 0, L_000002adfa4da1b0;  alias, 1 drivers
v000002adfa4d5440_0 .net "readRegister2", 4 0, L_000002adfa59e520;  alias, 1 drivers
v000002adfa4d5080 .array "registers", 31 0, 31 0;
v000002adfa4d4c20_0 .net "rst", 0 0, v000002adfa4dbd30_0;  alias, 1 drivers
v000002adfa4d5d00_0 .net "we", 0 0, v000002adfa4a3170_0;  alias, 1 drivers
v000002adfa4d5760_0 .net "writeData", 31 0, L_000002adfa5b0400;  alias, 1 drivers
v000002adfa4d4cc0_0 .net "writeRegister", 4 0, L_000002adfa59e0c0;  alias, 1 drivers
E_000002adfa49bdd0/0 .event negedge, v000002adfa4a4110_0;
E_000002adfa49bdd0/1 .event posedge, v000002adfa4d5800_0;
E_000002adfa49bdd0 .event/or E_000002adfa49bdd0/0, E_000002adfa49bdd0/1;
L_000002adfa59f420 .array/port v000002adfa4d5080, L_000002adfa59f4c0;
L_000002adfa59f4c0 .concat [ 5 2 0 0], L_000002adfa4da1b0, L_000002adfa5524f0;
L_000002adfa59e980 .array/port v000002adfa4d5080, L_000002adfa59f560;
L_000002adfa59f560 .concat [ 5 2 0 0], L_000002adfa59e520, L_000002adfa552538;
S_000002adfa4414b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002adfa441320;
 .timescale 0 0;
v000002adfa4a37b0_0 .var/i "i", 31 0;
S_000002adfa42af60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002adfa497010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002adfa49c350 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002adfa4dc780 .functor NOT 1, v000002adfa4a3cb0_0, C4<0>, C4<0>, C4<0>;
v000002adfa4d4720_0 .net *"_ivl_0", 0 0, L_000002adfa4dc780;  1 drivers
v000002adfa4d5940_0 .net "in1", 4 0, L_000002adfa59e520;  alias, 1 drivers
v000002adfa4d51c0_0 .net "in2", 4 0, L_000002adfa4da110;  alias, 1 drivers
v000002adfa4d5120_0 .net "out", 4 0, L_000002adfa59e0c0;  alias, 1 drivers
v000002adfa4d4d60_0 .net "s", 0 0, v000002adfa4a3cb0_0;  alias, 1 drivers
L_000002adfa59e0c0 .functor MUXZ 5, L_000002adfa4da110, L_000002adfa59e520, L_000002adfa4dc780, C4<>;
S_000002adfa42b0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002adfa497010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002adfa49c750 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002adfa4dc7f0 .functor NOT 1, v000002adfa4a4430_0, C4<0>, C4<0>, C4<0>;
v000002adfa4d45e0_0 .net *"_ivl_0", 0 0, L_000002adfa4dc7f0;  1 drivers
v000002adfa4d4540_0 .net "in1", 31 0, v000002adfa4d4900_0;  alias, 1 drivers
v000002adfa4d4e00_0 .net "in2", 31 0, v000002adfa4d5ee0_0;  alias, 1 drivers
v000002adfa4d5620_0 .net "out", 31 0, L_000002adfa5b0400;  alias, 1 drivers
v000002adfa4d58a0_0 .net "s", 0 0, v000002adfa4a4430_0;  alias, 1 drivers
L_000002adfa5b0400 .functor MUXZ 32, v000002adfa4d5ee0_0, v000002adfa4d4900_0, L_000002adfa4dc7f0, C4<>;
S_000002adfa470980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002adfa497010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002adfa470b10 .param/l "ADD" 0 9 12, C4<0000>;
P_000002adfa470b48 .param/l "AND" 0 9 12, C4<0010>;
P_000002adfa470b80 .param/l "NOR" 0 9 12, C4<0101>;
P_000002adfa470bb8 .param/l "OR" 0 9 12, C4<0011>;
P_000002adfa470bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002adfa470c28 .param/l "SLL" 0 9 12, C4<1000>;
P_000002adfa470c60 .param/l "SLT" 0 9 12, C4<0110>;
P_000002adfa470c98 .param/l "SRL" 0 9 12, C4<1001>;
P_000002adfa470cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002adfa470d08 .param/l "XOR" 0 9 12, C4<0100>;
P_000002adfa470d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002adfa470d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002adfa5529b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002adfa4d5300_0 .net/2u *"_ivl_0", 31 0, L_000002adfa5529b8;  1 drivers
v000002adfa4d4ea0_0 .net "opSel", 3 0, v000002adfa4a3fd0_0;  alias, 1 drivers
v000002adfa4d4040_0 .net "operand1", 31 0, L_000002adfa5b0f40;  alias, 1 drivers
v000002adfa4d56c0_0 .net "operand2", 31 0, L_000002adfa5b1260;  alias, 1 drivers
v000002adfa4d4900_0 .var "result", 31 0;
v000002adfa4d59e0_0 .net "zero", 0 0, L_000002adfa5b0b80;  alias, 1 drivers
E_000002adfa49c810 .event anyedge, v000002adfa4a3fd0_0, v000002adfa4d4040_0, v000002adfa4a3c10_0;
L_000002adfa5b0b80 .cmp/eq 32, v000002adfa4d4900_0, L_000002adfa5529b8;
S_000002adfa45a800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002adfa497010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002adfa5510a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002adfa5510d8 .param/l "add" 0 4 5, C4<100000>;
P_000002adfa551110 .param/l "addi" 0 4 8, C4<001000>;
P_000002adfa551148 .param/l "addu" 0 4 5, C4<100001>;
P_000002adfa551180 .param/l "and_" 0 4 5, C4<100100>;
P_000002adfa5511b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002adfa5511f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002adfa551228 .param/l "bne" 0 4 10, C4<000101>;
P_000002adfa551260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002adfa551298 .param/l "j" 0 4 12, C4<000010>;
P_000002adfa5512d0 .param/l "jal" 0 4 12, C4<000011>;
P_000002adfa551308 .param/l "jr" 0 4 6, C4<001000>;
P_000002adfa551340 .param/l "lw" 0 4 8, C4<100011>;
P_000002adfa551378 .param/l "nor_" 0 4 5, C4<100111>;
P_000002adfa5513b0 .param/l "or_" 0 4 5, C4<100101>;
P_000002adfa5513e8 .param/l "ori" 0 4 8, C4<001101>;
P_000002adfa551420 .param/l "sgt" 0 4 6, C4<101011>;
P_000002adfa551458 .param/l "sll" 0 4 6, C4<000000>;
P_000002adfa551490 .param/l "slt" 0 4 5, C4<101010>;
P_000002adfa5514c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002adfa551500 .param/l "srl" 0 4 6, C4<000010>;
P_000002adfa551538 .param/l "sub" 0 4 5, C4<100010>;
P_000002adfa551570 .param/l "subu" 0 4 5, C4<100011>;
P_000002adfa5515a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002adfa5515e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002adfa551618 .param/l "xori" 0 4 8, C4<001110>;
v000002adfa4d4f40_0 .var "PCsrc", 0 0;
v000002adfa4d5b20_0 .net "funct", 5 0, L_000002adfa59e5c0;  alias, 1 drivers
v000002adfa4d4fe0_0 .net "opcode", 5 0, L_000002adfa4dbbf0;  alias, 1 drivers
v000002adfa4d53a0_0 .net "operand1", 31 0, L_000002adfa4dc320;  alias, 1 drivers
v000002adfa4d5e40_0 .net "operand2", 31 0, L_000002adfa5b1260;  alias, 1 drivers
v000002adfa4d5580_0 .net "rst", 0 0, v000002adfa4dbd30_0;  alias, 1 drivers
E_000002adfa49c150/0 .event anyedge, v000002adfa4a4110_0, v000002adfa4a4070_0, v000002adfa4d4b80_0, v000002adfa4a3c10_0;
E_000002adfa49c150/1 .event anyedge, v000002adfa4a3350_0;
E_000002adfa49c150 .event/or E_000002adfa49c150/0, E_000002adfa49c150/1;
S_000002adfa45a990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002adfa497010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002adfa4d40e0 .array "DataMem", 0 1023, 31 0;
v000002adfa4d5bc0_0 .net "address", 31 0, v000002adfa4d4900_0;  alias, 1 drivers
v000002adfa4d5c60_0 .net "clock", 0 0, L_000002adfa4dcb00;  1 drivers
v000002adfa4d5da0_0 .net "data", 31 0, L_000002adfa4dc630;  alias, 1 drivers
v000002adfa4d4860_0 .var/i "i", 31 0;
v000002adfa4d5ee0_0 .var "q", 31 0;
v000002adfa4d4180_0 .net "rden", 0 0, v000002adfa4a35d0_0;  alias, 1 drivers
v000002adfa4d4220_0 .net "wren", 0 0, v000002adfa4a3a30_0;  alias, 1 drivers
E_000002adfa49c250 .event posedge, v000002adfa4d5c60_0;
S_000002adfa426a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002adfa497010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002adfa49c850 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002adfa4d4a40_0 .net "PCin", 31 0, L_000002adfa59df80;  alias, 1 drivers
v000002adfa4d4ae0_0 .var "PCout", 31 0;
v000002adfa4d42c0_0 .net "clk", 0 0, L_000002adfa4dcda0;  alias, 1 drivers
v000002adfa4d4360_0 .net "rst", 0 0, v000002adfa4dbd30_0;  alias, 1 drivers
    .scope S_000002adfa45a800;
T_0 ;
    %wait E_000002adfa49c150;
    %load/vec4 v000002adfa4d5580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adfa4d4f40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002adfa4d4fe0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002adfa4d53a0_0;
    %load/vec4 v000002adfa4d5e40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002adfa4d4fe0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002adfa4d53a0_0;
    %load/vec4 v000002adfa4d5e40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002adfa4d4fe0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002adfa4d4fe0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002adfa4d4fe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002adfa4d5b20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002adfa4d4f40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002adfa426a80;
T_1 ;
    %wait E_000002adfa49bdd0;
    %load/vec4 v000002adfa4d4360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002adfa4d4ae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002adfa4d4a40_0;
    %assign/vec4 v000002adfa4d4ae0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002adfa516c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002adfa4a2950_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002adfa4a2950_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002adfa4a2950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %load/vec4 v000002adfa4a2950_0;
    %addi 1, 0, 32;
    %store/vec4 v000002adfa4a2950_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4a3490, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002adfa5169c0;
T_3 ;
    %wait E_000002adfa49c310;
    %load/vec4 v000002adfa4a4110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002adfa4a33f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002adfa4a3170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002adfa4a3a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002adfa4a4430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002adfa4a35d0_0, 0;
    %assign/vec4 v000002adfa4a3cb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002adfa4a33f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002adfa4a3fd0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002adfa4a2db0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002adfa4a3170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002adfa4a3a30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002adfa4a4430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002adfa4a35d0_0, 0, 1;
    %store/vec4 v000002adfa4a3cb0_0, 0, 1;
    %load/vec4 v000002adfa4a4070_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a33f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3170_0, 0;
    %load/vec4 v000002adfa4a3350_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002adfa4a3cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a35d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a4430_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a3a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002adfa4a2db0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002adfa4a3fd0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002adfa441320;
T_4 ;
    %wait E_000002adfa49bdd0;
    %fork t_1, S_000002adfa4414b0;
    %jmp t_0;
    .scope S_000002adfa4414b0;
t_1 ;
    %load/vec4 v000002adfa4d4c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002adfa4a37b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002adfa4a37b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002adfa4a37b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4d5080, 0, 4;
    %load/vec4 v000002adfa4a37b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002adfa4a37b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002adfa4d5d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002adfa4d5760_0;
    %load/vec4 v000002adfa4d4cc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4d5080, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4d5080, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002adfa441320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002adfa441320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002adfa4d5260_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002adfa4d5260_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002adfa4d5260_0;
    %ix/getv/s 4, v000002adfa4d5260_0;
    %load/vec4a v000002adfa4d5080, 4;
    %ix/getv/s 4, v000002adfa4d5260_0;
    %load/vec4a v000002adfa4d5080, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002adfa4d5260_0;
    %addi 1, 0, 32;
    %store/vec4 v000002adfa4d5260_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002adfa470980;
T_6 ;
    %wait E_000002adfa49c810;
    %load/vec4 v000002adfa4d4ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002adfa4d4040_0;
    %load/vec4 v000002adfa4d56c0_0;
    %add;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002adfa4d4040_0;
    %load/vec4 v000002adfa4d56c0_0;
    %sub;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002adfa4d4040_0;
    %load/vec4 v000002adfa4d56c0_0;
    %and;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002adfa4d4040_0;
    %load/vec4 v000002adfa4d56c0_0;
    %or;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002adfa4d4040_0;
    %load/vec4 v000002adfa4d56c0_0;
    %xor;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002adfa4d4040_0;
    %load/vec4 v000002adfa4d56c0_0;
    %or;
    %inv;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002adfa4d4040_0;
    %load/vec4 v000002adfa4d56c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002adfa4d56c0_0;
    %load/vec4 v000002adfa4d4040_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002adfa4d4040_0;
    %ix/getv 4, v000002adfa4d56c0_0;
    %shiftl 4;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002adfa4d4040_0;
    %ix/getv 4, v000002adfa4d56c0_0;
    %shiftr 4;
    %assign/vec4 v000002adfa4d4900_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002adfa45a990;
T_7 ;
    %wait E_000002adfa49c250;
    %load/vec4 v000002adfa4d4180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002adfa4d5bc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002adfa4d40e0, 4;
    %assign/vec4 v000002adfa4d5ee0_0, 0;
T_7.0 ;
    %load/vec4 v000002adfa4d4220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002adfa4d5da0_0;
    %ix/getv 3, v000002adfa4d5bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4d40e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002adfa45a990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002adfa4d4860_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002adfa4d4860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002adfa4d4860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002adfa4d40e0, 0, 4;
    %load/vec4 v000002adfa4d4860_0;
    %addi 1, 0, 32;
    %store/vec4 v000002adfa4d4860_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002adfa45a990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002adfa4d4860_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002adfa4d4860_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002adfa4d4860_0;
    %load/vec4a v000002adfa4d40e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002adfa4d4860_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002adfa4d4860_0;
    %addi 1, 0, 32;
    %store/vec4 v000002adfa4d4860_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002adfa497010;
T_10 ;
    %wait E_000002adfa49bdd0;
    %load/vec4 v000002adfa4da4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002adfa4dbdd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002adfa4dbdd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002adfa4dbdd0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002adfa496cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adfa4db1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adfa4dbd30_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002adfa496cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002adfa4db1f0_0;
    %inv;
    %assign/vec4 v000002adfa4db1f0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002adfa496cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002adfa4dbd30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adfa4dbd30_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002adfa4dac50_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
