{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667686264433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667686264433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 05 18:11:04 2022 " "Processing started: Sat Nov 05 18:11:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667686264433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667686264433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LA6_Sequencer -c instruction_sequencer " "Command: quartus_map --read_settings_files=on --write_settings_files=off LA6_Sequencer -c instruction_sequencer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667686264434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667686265050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667686265050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-rtl " "Found design unit 1: d_ff-rtl" {  } { { "SourceCode/d_ff.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA6_Sequencer/SourceCode/d_ff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667686273644 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "SourceCode/d_ff.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA6_Sequencer/SourceCode/d_ff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667686273644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667686273644 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"t0\";  expecting \";\" instruction_sequencer.vhd(73) " "VHDL syntax error at instruction_sequencer.vhd(73) near text \"t0\";  expecting \";\"" {  } { { "SourceCode/instruction_sequencer.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA6_Sequencer/SourceCode/instruction_sequencer.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667686273647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/instruction_sequencer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sourcecode/instruction_sequencer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667686273647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-gate_level " "Found design unit 1: testbench-gate_level" {  } { { "SourceCode/testbench.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA6_Sequencer/SourceCode/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667686273652 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "SourceCode/testbench.vhd" "" { Text "C:/Users/tyler/dev/Quartus2/LA6_Sequencer/SourceCode/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667686273652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667686273652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667686273761 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 05 18:11:13 2022 " "Processing ended: Sat Nov 05 18:11:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667686273761 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667686273761 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667686273761 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667686273761 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667686274363 ""}
