--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf hw_top.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx25,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_100mhz" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD      
   = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD
        = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.780ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0" derived from  
NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD  
      = 10 ns HIGH 50%;  divided by 2.00 to 5 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0" derived from
 NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD        = 10 ns HIGH 50%;
 divided by 2.00 to 5 nS  

--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbccko_PLLIN)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN0
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN0
  Location pin: BUFPLL_MCB_X0Y5.PLLIN0
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 315.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"Inst_ddr_control/inst_ddr/c3_sysclk_2x" derived from  PERIOD analysis for net 
"Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0" derived from NET 
"Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD      
  = 10 ns HIGH 50%; divided by 2.00 to 5 nS    duty cycle corrected to 5 nS  
HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_ddr_control/inst_ddr/c3_sysclk_2x" derived from
 PERIOD analysis for net "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0" derived from NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD        = 10 ns HIGH 50%; divided by 2.00 to 5 nS  
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 3.401ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: Inst_ddr_control/inst_ddr/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180" derived from  
NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD  
      = 10 ns HIGH 50%;  divided by 2.00 to 5 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180" derived from
 NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD        = 10 ns HIGH 50%;
 divided by 2.00 to 5 nS  

--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbccko_PLLIN)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN1
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/BUFPLL_MCB1/PLLIN1
  Location pin: BUFPLL_MCB_X0Y5.PLLIN1
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 315.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"Inst_ddr_control/inst_ddr/c3_sysclk_2x_180" derived from  PERIOD analysis for 
net "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180" derived 
from NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" 
PERIOD        = 10 ns HIGH 50%; divided by 2.00 to 5 nS    duty cycle corrected 
to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_ddr_control/inst_ddr/c3_sysclk_2x_180" derived from
 PERIOD analysis for net "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180" derived from NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD        = 10 ns HIGH 50%; divided by 2.00 to 5 nS  
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 3.401ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: Inst_ddr_control/inst_ddr/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in" derived from 
 NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD 
       = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1075 paths analyzed, 357 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.983ns.
--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/ddr_addr_a_pico_rd_23 (SLICE_X0Y34.A2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/ddr_addr_a_pico_rd_23 (FF)
  Destination:          Inst_ddr_control/ddr_addr_a_pico_rd_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.865ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_ddr_control/clk_ddr_fifo_out rising at 0.000ns
  Destination Clock:    Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/ddr_addr_a_pico_rd_23 to Inst_ddr_control/ddr_addr_a_pico_rd_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y34.AMUX     Tshcko                0.535   ddr_error
                                                       Inst_ddr_control/ddr_addr_a_pico_rd_23
    SLICE_X0Y64.C5       net (fanout=3)        2.192   Inst_ddr_control/ddr_addr_a_pico_rd_23
    SLICE_X0Y64.CMUX     Topcc                 0.469   Inst_ddr_control/ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT<23>
                                                       Inst_ddr_control/ddr_addr_a_pico_rd_23_rt
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_xor<23>
    SLICE_X0Y34.A2       net (fanout=1)        2.448   Inst_ddr_control/ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT<23>
    SLICE_X0Y34.CLK      Tas                   0.221   ddr_error
                                                       Inst_ddr_control/Mmux_ddr_addr_a_pico_rd[27]_ddr_addr_a_pico_rd[27]_mux_6_OUT161
                                                       Inst_ddr_control/ddr_addr_a_pico_rd_23
    -------------------------------------------------  ---------------------------
    Total                                      5.865ns (1.225ns logic, 4.640ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/ddr_addr_a_pico_rd_1 (FF)
  Destination:          Inst_ddr_control/ddr_addr_a_pico_rd_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.126ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.715 - 0.731)
  Source Clock:         Inst_ddr_control/clk_ddr_fifo_out rising at 0.000ns
  Destination Clock:    Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/ddr_addr_a_pico_rd_1 to Inst_ddr_control/ddr_addr_a_pico_rd_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y63.BMUX     Tshcko                0.518   Inst_ddr_control/ddr_addr_a_pico_rd_22
                                                       Inst_ddr_control/ddr_addr_a_pico_rd_1
    SLICE_X0Y59.A3       net (fanout=3)        0.799   Inst_ddr_control/ddr_addr_a_pico_rd_1
    SLICE_X0Y59.COUT     Topcya                0.472   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<4>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_lut<1>_INV_0
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<4>
    SLICE_X0Y60.CIN      net (fanout=1)        0.003   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<4>
    SLICE_X0Y60.COUT     Tbyp                  0.091   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<8>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<8>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<8>
    SLICE_X0Y61.COUT     Tbyp                  0.091   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<12>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<12>
    SLICE_X0Y62.CIN      net (fanout=1)        0.003   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<12>
    SLICE_X0Y62.COUT     Tbyp                  0.091   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<16>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<16>
    SLICE_X0Y63.CIN      net (fanout=1)        0.003   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<16>
    SLICE_X0Y63.COUT     Tbyp                  0.091   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<20>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<20>
    SLICE_X0Y64.CIN      net (fanout=1)        0.003   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<20>
    SLICE_X0Y64.CMUX     Tcinc                 0.289   Inst_ddr_control/ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT<23>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_xor<23>
    SLICE_X0Y34.A2       net (fanout=1)        2.448   Inst_ddr_control/ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT<23>
    SLICE_X0Y34.CLK      Tas                   0.221   ddr_error
                                                       Inst_ddr_control/Mmux_ddr_addr_a_pico_rd[27]_ddr_addr_a_pico_rd[27]_mux_6_OUT161
                                                       Inst_ddr_control/ddr_addr_a_pico_rd_23
    -------------------------------------------------  ---------------------------
    Total                                      5.126ns (1.864ns logic, 3.262ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/ddr_addr_a_pico_rd_2 (FF)
  Destination:          Inst_ddr_control/ddr_addr_a_pico_rd_23 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.715 - 0.728)
  Source Clock:         Inst_ddr_control/clk_ddr_fifo_out rising at 0.000ns
  Destination Clock:    Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/ddr_addr_a_pico_rd_2 to Inst_ddr_control/ddr_addr_a_pico_rd_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y60.AMUX     Tshcko                0.518   Inst_ddr_control/ddr_addr_a_pico_rd_9
                                                       Inst_ddr_control/ddr_addr_a_pico_rd_2
    SLICE_X0Y59.B4       net (fanout=3)        0.508   Inst_ddr_control/ddr_addr_a_pico_rd_2
    SLICE_X0Y59.COUT     Topcyb                0.448   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<4>
                                                       Inst_ddr_control/ddr_addr_a_pico_rd_2_rt
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<4>
    SLICE_X0Y60.CIN      net (fanout=1)        0.003   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<4>
    SLICE_X0Y60.COUT     Tbyp                  0.091   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<8>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<8>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<8>
    SLICE_X0Y61.COUT     Tbyp                  0.091   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<12>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<12>
    SLICE_X0Y62.CIN      net (fanout=1)        0.003   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<12>
    SLICE_X0Y62.COUT     Tbyp                  0.091   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<16>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<16>
    SLICE_X0Y63.CIN      net (fanout=1)        0.003   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<16>
    SLICE_X0Y63.COUT     Tbyp                  0.091   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<20>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<20>
    SLICE_X0Y64.CIN      net (fanout=1)        0.003   Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_cy<20>
    SLICE_X0Y64.CMUX     Tcinc                 0.289   Inst_ddr_control/ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT<23>
                                                       Inst_ddr_control/Madd_ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT_xor<23>
    SLICE_X0Y34.A2       net (fanout=1)        2.448   Inst_ddr_control/ddr_addr_a_pico_rd[27]_GND_86_o_add_5_OUT<23>
    SLICE_X0Y34.CLK      Tas                   0.221   ddr_error
                                                       Inst_ddr_control/Mmux_ddr_addr_a_pico_rd[27]_ddr_addr_a_pico_rd[27]_mux_6_OUT161
                                                       Inst_ddr_control/ddr_addr_a_pico_rd_23
    -------------------------------------------------  ---------------------------
    Total                                      4.811ns (1.840ns logic, 2.971ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/Inst_user_read_control/DATA_OUT2_27 (SLICE_X8Y25.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_ddr_control/Inst_user_read_control/DATA_OUT2_27 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.450 - 0.515)
  Source Clock:         Inst_ddr_control/clk_ddr_fifo_out rising at 0.000ns
  Destination Clock:    Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to Inst_ddr_control/Inst_user_read_control/DATA_OUT2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2RDDATA27  Tmcbcko_RDDATA        2.700   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X8Y25.D2       net (fanout=2)        2.171   Inst_ddr_control/user_ddr_data_rd<27>
    SLICE_X8Y25.CLK      Tas                   0.221   DATA_OUT2<11>
                                                       Inst_ddr_control/user_ddr_data_rd<27>_rt
                                                       Inst_ddr_control/Inst_user_read_control/DATA_OUT2_27
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (2.921ns logic, 2.171ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/Inst_user_read_control/DATA_OUT2_24 (SLICE_X8Y25.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_ddr_control/Inst_user_read_control/DATA_OUT2_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.996ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.450 - 0.515)
  Source Clock:         Inst_ddr_control/clk_ddr_fifo_out rising at 0.000ns
  Destination Clock:    Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to Inst_ddr_control/Inst_user_read_control/DATA_OUT2_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2RDDATA24  Tmcbcko_RDDATA        2.700   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X8Y25.A2       net (fanout=2)        2.075   Inst_ddr_control/user_ddr_data_rd<24>
    SLICE_X8Y25.CLK      Tas                   0.221   DATA_OUT2<11>
                                                       Inst_ddr_control/user_ddr_data_rd<24>_rt
                                                       Inst_ddr_control/Inst_user_read_control/DATA_OUT2_24
    -------------------------------------------------  ---------------------------
    Total                                      4.996ns (2.921ns logic, 2.075ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in" derived from
 NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD        = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDBA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ddr_control/ddr_addr_a_pico_wr_9 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.275 - 0.271)
  Source Clock:         Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Destination Clock:    Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ddr_control/ddr_addr_a_pico_wr_9 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y66.DQ       Tcko                  0.198   Inst_ddr_control/ddr_addr_a_pico_wr_9
                                                       Inst_ddr_control/ddr_addr_a_pico_wr_9
    MCB_X0Y1.P0CMDBA0    net (fanout=3)        0.138   Inst_ddr_control/ddr_addr_a_pico_wr_9
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDBA(-Th)    -0.029   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.227ns logic, 0.138ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDCA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ddr_control/ddr_addr_a_pico_wr_3 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.275 - 0.271)
  Source Clock:         Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Destination Clock:    Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ddr_control/ddr_addr_a_pico_wr_3 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y66.AQ       Tcko                  0.198   Inst_ddr_control/ddr_addr_a_pico_wr_9
                                                       Inst_ddr_control/ddr_addr_a_pico_wr_3
    MCB_X0Y1.P0CMDCA4    net (fanout=3)        0.165   Inst_ddr_control/ddr_addr_a_pico_wr_3
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDCA(-Th)    -0.029   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.227ns logic, 0.165ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDCA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ddr_control/ddr_addr_a_pico_wr_5 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.275 - 0.271)
  Source Clock:         Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Destination Clock:    Inst_ddr_control/clk_ddr_fifo_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ddr_control/ddr_addr_a_pico_wr_5 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y66.BQ       Tcko                  0.198   Inst_ddr_control/ddr_addr_a_pico_wr_9
                                                       Inst_ddr_control/ddr_addr_a_pico_wr_5
    MCB_X0Y1.P0CMDCA6    net (fanout=3)        0.165   Inst_ddr_control/ddr_addr_a_pico_wr_5
    MCB_X0Y1.P0CMDCLK    Tmcbckd_CMDCA(-Th)    -0.029   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.227ns logic, 0.165ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in" derived from
 NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD        = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS  

--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 38.500ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: Inst_ddr_control/clk_ddr_fifo_out
--------------------------------------------------------------------------------
Slack: 38.500ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: Inst_ddr_control/clk_ddr_fifo_out
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in" 
derived from  NET 
"Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD      
  = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11073 paths analyzed, 1100 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.611ns.
--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (SLICE_X11Y58.A2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.582ns (Levels of Logic = 4)
  Clock Path Skew:      0.075ns (0.433 - 0.358)
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.CQ      Tcko                  0.525   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X7Y60.D3       net (fanout=39)       3.988   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
    SLICE_X7Y60.D        Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X24Y59.C2      net (fanout=1)        3.079   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X24Y59.CMUX    Tilo                  0.298   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X24Y59.A2      net (fanout=1)        0.725   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X24Y59.A       Tilo                  0.235   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
    SLICE_X11Y58.A2      net (fanout=1)        2.100   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In5
    SLICE_X11Y58.CLK     Tas                   0.373   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In8
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     11.582ns (1.690ns logic, 9.892ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.678ns (Levels of Logic = 4)
  Clock Path Skew:      0.080ns (0.433 - 0.353)
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.CQ      Tcko                  0.430   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X7Y60.D5       net (fanout=46)       3.179   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X7Y60.D        Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X24Y59.C2      net (fanout=1)        3.079   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X24Y59.CMUX    Tilo                  0.298   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X24Y59.A2      net (fanout=1)        0.725   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X24Y59.A       Tilo                  0.235   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
    SLICE_X11Y58.A2      net (fanout=1)        2.100   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In5
    SLICE_X11Y58.CLK     Tas                   0.373   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In8
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.678ns (1.595ns logic, 9.083ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.674ns (Levels of Logic = 4)
  Clock Path Skew:      0.080ns (0.433 - 0.353)
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.BQ      Tcko                  0.430   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X7Y60.D4       net (fanout=45)       3.175   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    SLICE_X7Y60.D        Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X24Y59.C2      net (fanout=1)        3.079   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X24Y59.CMUX    Tilo                  0.298   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X24Y59.A2      net (fanout=1)        0.725   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X24Y59.A       Tilo                  0.235   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In4
    SLICE_X11Y58.A2      net (fanout=1)        2.100   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In5
    SLICE_X11Y58.CLK     Tas                   0.373   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In8
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     10.674ns (1.595ns logic, 9.079ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (SLICE_X22Y59.A6), 291 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.183ns (Levels of Logic = 6)
  Clock Path Skew:      -0.104ns (0.341 - 0.445)
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.CQ      Tcko                  0.476   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X21Y47.D3      net (fanout=7)        1.922   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X21Y47.D       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<6>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o1
    SLICE_X22Y50.B3      net (fanout=1)        0.869   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o1
    SLICE_X22Y50.BMUX    Tilo                  0.326   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o21
    SLICE_X22Y50.A3      net (fanout=1)        0.382   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o2
    SLICE_X22Y50.A       Tilo                  0.254   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o22
    SLICE_X13Y50.A5      net (fanout=3)        1.559   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o
    SLICE_X13Y50.A       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41_SW0
    SLICE_X23Y54.A6      net (fanout=1)        1.691   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N4
    SLICE_X23Y54.A       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41
    SLICE_X22Y59.A6      net (fanout=2)        0.588   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41
    SLICE_X22Y59.CLK     Tas                   0.339   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.183ns (2.172ns logic, 7.011ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.870ns (Levels of Logic = 6)
  Clock Path Skew:      -0.104ns (0.341 - 0.445)
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.AQ      Tcko                  0.476   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X21Y47.D5      net (fanout=7)        1.609   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X21Y47.D       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<6>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o1
    SLICE_X22Y50.B3      net (fanout=1)        0.869   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o1
    SLICE_X22Y50.BMUX    Tilo                  0.326   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o21
    SLICE_X22Y50.A3      net (fanout=1)        0.382   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o2
    SLICE_X22Y50.A       Tilo                  0.254   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o22
    SLICE_X13Y50.A5      net (fanout=3)        1.559   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o
    SLICE_X13Y50.A       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41_SW0
    SLICE_X23Y54.A6      net (fanout=1)        1.691   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N4
    SLICE_X23Y54.A       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41
    SLICE_X22Y59.A6      net (fanout=2)        0.588   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41
    SLICE_X22Y59.CLK     Tas                   0.339   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.870ns (2.172ns logic, 6.698ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.663ns (Levels of Logic = 6)
  Clock Path Skew:      -0.104ns (0.341 - 0.445)
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.BQ      Tcko                  0.476   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X21Y47.D2      net (fanout=7)        1.402   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X21Y47.D       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value<6>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o1
    SLICE_X22Y50.B3      net (fanout=1)        0.869   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o1
    SLICE_X22Y50.BMUX    Tilo                  0.326   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o21
    SLICE_X22Y50.A3      net (fanout=1)        0.382   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o2
    SLICE_X22Y50.A       Tilo                  0.254   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o22
    SLICE_X13Y50.A5      net (fanout=3)        1.559   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_223_o
    SLICE_X13Y50.A       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv1_inv
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41_SW0
    SLICE_X23Y54.A6      net (fanout=1)        1.691   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N4
    SLICE_X23Y54.A       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41
    SLICE_X22Y59.A6      net (fanout=2)        0.588   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In41
    SLICE_X22Y59.CLK     Tas                   0.339   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (2.172ns logic, 6.491ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (SLICE_X11Y58.C5), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.975ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y58.AQ      Tcko                  0.430   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X22Y59.B3      net (fanout=48)       3.424   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    SLICE_X22Y59.BMUX    Tilo                  0.326   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In1
    SLICE_X10Y58.A4      net (fanout=1)        2.846   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In1
    SLICE_X10Y58.A       Tilo                  0.254   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In22
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In2
    SLICE_X11Y58.D1      net (fanout=1)        0.657   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In2
    SLICE_X11Y58.D       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
    SLICE_X11Y58.C5      net (fanout=1)        0.406   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
    SLICE_X11Y58.CLK     Tas                   0.373   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      8.975ns (1.642ns logic, 7.333ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.681ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.189 - 0.208)
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.BQ      Tcko                  0.430   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3
    SLICE_X22Y62.A2      net (fanout=11)       3.263   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3
    SLICE_X22Y62.A       Tilo                  0.254   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg<7>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_rdy_busy_n1
    SLICE_X12Y58.A1      net (fanout=21)       2.729   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X12Y58.A       Tilo                  0.235   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4-In11
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In3
    SLICE_X11Y58.D2      net (fanout=1)        0.732   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In3
    SLICE_X11Y58.D       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
    SLICE_X11Y58.C5      net (fanout=1)        0.406   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
    SLICE_X11Y58.CLK     Tas                   0.373   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      8.681ns (1.551ns logic, 7.130ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.640ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.189 - 0.208)
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y62.BQ      Tcko                  0.430   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3
    SLICE_X22Y62.A2      net (fanout=11)       3.263   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3
    SLICE_X22Y62.A       Tilo                  0.254   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg<7>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_rdy_busy_n1
    SLICE_X10Y58.A2      net (fanout=21)       2.744   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X10Y58.A       Tilo                  0.254   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In22
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In2
    SLICE_X11Y58.D1      net (fanout=1)        0.657   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In2
    SLICE_X11Y58.D       Tilo                  0.259   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
    SLICE_X11Y58.C5      net (fanout=1)        0.406   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
    SLICE_X11Y58.CLK     Tas                   0.373   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      8.640ns (1.570ns logic, 7.070ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in" derived from
 NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD        = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS  

--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIDONECAL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.276 - 0.270)
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y64.CQ       Tcko                  0.198   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    MCB_X0Y1.UIDONECAL   net (fanout=2)        0.166   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_done_cal
    MCB_X0Y1.UICLK       Tmcbckd_UIDONECAL(-Th)     0.000   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.198ns logic, 0.166ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X7Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.CQ       Tcko                  0.198   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2
    SLICE_X7Y60.C5       net (fanout=1)        0.052   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
    SLICE_X7Y60.CLK      Tah         (-Th)    -0.155   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<3>11
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3 (SLICE_X20Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3 (FF)
  Destination:          Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.053 - 0.049)
  Source Clock:         Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Destination Clock:    Inst_ddr_control/inst_ddr/c3_mcb_drp_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3 to Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.DQ      Tcko                  0.198   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg<3>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3
    SLICE_X20Y46.DX      net (fanout=2)        0.194   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg<3>
    SLICE_X20Y46.CLK     Tckdi       (-Th)    -0.048   Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA<3>
                                                       Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.246ns logic, 0.194ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in" derived from
 NET "Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg" PERIOD        = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS  

--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: Inst_ddr_control/inst_ddr/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =    
     PERIOD TIMEGRP         
"Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"       
  TS_SYS_CLK3 / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        "Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK3 / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: Inst_ddr_control/inst_ddr/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2/CLK
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1/CK
  Location pin: SLICE_X18Y40.CLK
  Clock network: Inst_ddr_control/inst_ddr/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180 = PERIOD      
   TIMEGRP         
"Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180"         
TS_SYS_CLK3 / 2 PHASE 2.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_180"
        TS_SYS_CLK3 / 2 PHASE 2.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.401ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: Inst_ddr_control/inst_ddr/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0 = PERIOD        
 TIMEGRP "Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0"         
TS_SYS_CLK3 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP "Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk_2x_0"
        TS_SYS_CLK3 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.401ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: Inst_ddr_control/inst_ddr/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in = PERIOD    
     TIMEGRP         
"Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in"         
TS_SYS_CLK3 / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP
        "Inst_ddr_control_inst_ddr_memc3_infrastructure_inst_clk0_bufg_in"
        TS_SYS_CLK3 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Logical resource: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 38.500ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: Inst_ddr_control/clk_ddr_fifo_out
--------------------------------------------------------------------------------
Slack: 38.500ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_ddr_control/inst_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: Inst_ddr_control/clk_ddr_fifo_out
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Inst_ddr_control/inst_ddr/memc3_infrastructure_inst/sys_clk_ibufg
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Inst_ddr_control/inst_ddr/memc3|     10.000ns|      3.334ns|      5.806ns|            0|            0|            0|        12148|
|_infrastructure_inst/sys_clk_ib|             |             |             |             |             |             |             |
|ufg                            |             |             |             |             |             |             |             |
| Inst_ddr_control/inst_ddr/memc|      5.000ns|      1.052ns|      1.599ns|            0|            0|            0|            0|
| 3_infrastructure_inst/clk_2x_0|             |             |             |             |             |             |             |
|  Inst_ddr_control/inst_ddr/c3_|      5.000ns|      1.599ns|          N/A|            0|            0|            0|            0|
|  sysclk_2x                    |             |             |             |             |             |             |             |
| Inst_ddr_control/inst_ddr/memc|      5.000ns|      1.052ns|      1.599ns|            0|            0|            0|            0|
| 3_infrastructure_inst/clk_2x_1|             |             |             |             |             |             |             |
| 80                            |             |             |             |             |             |             |             |
|  Inst_ddr_control/inst_ddr/c3_|      5.000ns|      1.599ns|          N/A|            0|            0|            0|            0|
|  sysclk_2x_180                |             |             |             |             |             |             |             |
| Inst_ddr_control/inst_ddr/memc|     40.000ns|      5.983ns|          N/A|            0|            0|         1075|            0|
| 3_infrastructure_inst/clk0_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| Inst_ddr_control/inst_ddr/memc|     20.000ns|     11.611ns|          N/A|            0|            0|        11073|            0|
| 3_infrastructure_inst/mcb_drp_|             |             |             |             |             |             |             |
| clk_bufg_in                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|      3.334ns|      3.198ns|            0|            0|            0|            0|
| TS_Inst_ddr_control_inst_ddr_m|     20.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| emc3_infrastructure_inst_mcb_d|             |             |             |             |             |             |             |
| rp_clk_bufg_in                |             |             |             |             |             |             |             |
| TS_Inst_ddr_control_inst_ddr_m|      5.000ns|      1.599ns|          N/A|            0|            0|            0|            0|
| emc3_infrastructure_inst_clk_2|             |             |             |             |             |             |             |
| x_180                         |             |             |             |             |             |             |             |
| TS_Inst_ddr_control_inst_ddr_m|      5.000ns|      1.599ns|          N/A|            0|            0|            0|            0|
| emc3_infrastructure_inst_clk_2|             |             |             |             |             |             |             |
| x_0                           |             |             |             |             |             |             |             |
| TS_Inst_ddr_control_inst_ddr_m|     40.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| emc3_infrastructure_inst_clk0_|             |             |             |             |             |             |             |
| bufg_in                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |   11.611|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12148 paths, 0 nets, and 1849 connections

Design statistics:
   Minimum period:  11.611ns{1}   (Maximum frequency:  86.125MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 01 00:25:58 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



