<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>syn_useenables</title><link rel="Prev" href="syn_use_carry_chain_hdl_attribute.htm" title="Previous" /><link rel="Next" href="syn_useioff_hdl_attribute.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/lse_constraints_directives.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pR_002fy6krAfQjmbAtblB4dXeg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/syn_useenables.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1014867">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="lattice_synthesis_engine_constraints.htm#1014867">Lattice Synthesis Engine (LSE) Constraints</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="HDL%20Attributes%20and%20Directives.htm#1014867">Lattice Synthesis Engine-Supported HDL Attributes</a> &gt; syn_useenables</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1014867" class="Heading3"><span></span>syn_useenables</h4><p id="ww1014868" class="BodyAfterHead"><span></span>This attribute controls the use of clock enables on registers in the design. Usually exploiting clock enables on registers is beneficial. However, there are timing closure situations where clock enable routing causes timing violations. This is one reason why the user may want to stop the use of clock enable on the register.</p><h5 id="ww1014871" class="HeadingRunIn"><span></span>Verilog Syntax: </h5><p id="ww1014872" class="Body"><span></span>object /* synthesis syn_useenables = "0 | 1" */;</p><h5 id="ww1014873" class="HeadingRunIn"><span></span>Verilog Example</h5><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1038456" class="Code">module syn_useenable1 (Din1,Din2,en,clk,Dout);</pre><pre id="ww1038457" class="Code">	input [7:0] Din1, Din2;</pre><pre id="ww1038458" class="Code">	input clk,en;</pre><pre id="ww1038459" class="Code">	output [7:0] Dout;</pre><pre id="ww1038460" class="Code">	reg [7:0] temp1;</pre><pre id="ww1038461" class="Code">	reg [7:0] Dout /* synthesis syn_useenables = 0*/;</pre><pre id="ww1038462" class="Code">	always@(posedge clk)</pre><pre id="ww1038463" class="Code">		begin</pre><pre id="ww1038464" class="Code">			temp1 &lt;= Din1 &amp; Din2;			</pre><pre id="ww1038465" class="Code">		end</pre><pre id="ww1038466" class="Code">	always @(posedge clk)</pre><pre id="ww1038467" class="Code">		begin</pre><pre id="ww1038468" class="Code">			if(en)</pre><pre id="ww1038469" class="Code">				Dout &lt;= temp1;</pre><pre id="ww1038470" class="Code">		end</pre><pre id="ww1015078" class="Code">endmodule</pre></td></tr></table></div><h5 id="ww1015110" class="HeadingRunIn"><span></span>VHDL Syntax:</h5><p id="ww1015128" class="Body"><span></span>attribute syn_useenables of object : objectType is "true | false";</p><h5 id="ww1015080" class="HeadingRunIn"><span></span>VHDL Example</h5><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1038483" class="Code">library ieee;</pre><pre id="ww1038484" class="Code">use ieee.std_logic_1164.all;</pre><pre id="ww1038485" class="Code">&nbsp;</pre><pre id="ww1038486" class="Code">entity syn_useenable2 is </pre><pre id="ww1038487" class="Code">	port(</pre><pre id="ww1038488" class="Code">		 Din1 : in std_logic_vector(7 downto 0);</pre><pre id="ww1038489" class="Code">		 Din2 : in std_logic_vector(7 downto 0);</pre><pre id="ww1038490" class="Code">		 clk  : in std_logic;</pre><pre id="ww1038491" class="Code">		 en   : in std_logic;</pre><pre id="ww1038492" class="Code">		 Dout : out std_logic_vector(7 downto 0)</pre><pre id="ww1038493" class="Code">		);</pre><pre id="ww1038494" class="Code">end entity;</pre><pre id="ww1038495" class="Code">&nbsp;</pre><pre id="ww1038496" class="Code">architecture behave of syn_useenable2 is </pre><pre id="ww1038497" class="Code">	signal temp1 : std_logic_vector(7 downto 0);</pre><pre id="ww1038498" class="Code">	attribute syn_useenables: boolean;</pre><pre id="ww1038499" class="Code">	attribute syn_useenables of Dout: signal is false;</pre><pre id="ww1038500" class="Code">begin</pre><pre id="ww1038501" class="Code">	process(clk)</pre><pre id="ww1038502" class="Code">	begin</pre><pre id="ww1038503" class="Code">		if clk'event and clk = '1' then </pre><pre id="ww1038504" class="Code">			temp1 &lt;= Din1 and Din2;</pre><pre id="ww1038505" class="Code">		end if;</pre><pre id="ww1038506" class="Code">	end process;</pre><pre id="ww1038507" class="Code">&nbsp;</pre><pre id="ww1038508" class="Code">	process(clk)</pre><pre id="ww1038509" class="Code">	begin</pre><pre id="ww1038510" class="Code">		if clk'event and clk = '1' then </pre><pre id="ww1038511" class="Code">			if en = '1' then </pre><pre id="ww1038512" class="Code">				Dout &lt;= temp1;</pre><pre id="ww1038513" class="Code">			end if;</pre><pre id="ww1038514" class="Code">		end if;</pre><pre id="ww1038515" class="Code">	end process;</pre><pre id="ww1015104" class="Code">end behave;</pre></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>