<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_trgm_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__trgm__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_trgm_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__trgm__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_TRGM_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_TRGM_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t FILTCFG[64];                 <span class="comment">/* 0x0 - 0xFC: Filter configure register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __R  uint8_t  RESERVED0[768];              <span class="comment">/* 0x100 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t DMACFG[8];                   <span class="comment">/* 0x400 - 0x41C: DMA request configure register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __R  uint8_t  RESERVED1[224];              <span class="comment">/* 0x420 - 0x4FF: Reserved */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t GCR;                         <span class="comment">/* 0x500:  */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __R  uint8_t  RESERVED2[60];               <span class="comment">/* 0x504 - 0x53F: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a5925b9583b7f0ee121dc3a57c1e406d1">   19</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a5925b9583b7f0ee121dc3a57c1e406d1">ADC_MATRIX_SEL0</a>;             <span class="comment">/* 0x540: adc matrix select register0 */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a67e19f3738028b07abd596a3482acc37">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a67e19f3738028b07abd596a3482acc37">ADC_MATRIX_SEL1</a>;             <span class="comment">/* 0x544: adc matrix select register1 */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a9752d1921a3df970a5f0ae5fc9ba1d42">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a9752d1921a3df970a5f0ae5fc9ba1d42">ADC_MATRIX_SEL2</a>;             <span class="comment">/* 0x548: adc matrix select register2 */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#abe33b6df97682c348229aa7293ec6480">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#abe33b6df97682c348229aa7293ec6480">ADC_MATRIX_SEL3</a>;             <span class="comment">/* 0x54C: adc matrix select register3 */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a8e08d89feb4f8b669de4f2bd5b1266b3">   23</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a8e08d89feb4f8b669de4f2bd5b1266b3">ADC_MATRIX_SEL4</a>;             <span class="comment">/* 0x550: adc matrix select register2 */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __R  uint8_t  RESERVED3[44];               <span class="comment">/* 0x554 - 0x57F: Reserved */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#adf84074910a559eae81db8481da31554">   25</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#adf84074910a559eae81db8481da31554">DAC_MATRIX_SEL0</a>;             <span class="comment">/* 0x580: dac matrix select register0 */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#abbafa2f3133b0a09a80827bc8534663a">   26</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#abbafa2f3133b0a09a80827bc8534663a">DAC_MATRIX_SEL1</a>;             <span class="comment">/* 0x584: dac matrix select register1 */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a456ea891f0413a3ae38746f767f72992">   27</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a456ea891f0413a3ae38746f767f72992">DAC_MATRIX_SEL2</a>;             <span class="comment">/* 0x588: dac matrix select register2 */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#abffe054ccf8594dfd6922d330de48a56">   28</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#abffe054ccf8594dfd6922d330de48a56">DAC_MATRIX_SEL3</a>;             <span class="comment">/* 0x58C: dac matrix select register3 */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#ae8ba790235be4880dbfa3dd8d5c56b4c">   29</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#ae8ba790235be4880dbfa3dd8d5c56b4c">DAC_MATRIX_SEL4</a>;             <span class="comment">/* 0x590: dac matrix select register4 */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a5c1bd3b03d10ca69eb2dfb2e368f6361">   30</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a5c1bd3b03d10ca69eb2dfb2e368f6361">DAC_MATRIX_SEL5</a>;             <span class="comment">/* 0x594: dac matrix select register5 */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a16ef759d579ba04c554e80dc6944198f">   31</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a16ef759d579ba04c554e80dc6944198f">DAC_MATRIX_SEL6</a>;             <span class="comment">/* 0x598: dac matrix select register6 */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#ad57c3caa9090474860f0889e32450d3a">   32</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#ad57c3caa9090474860f0889e32450d3a">DAC_MATRIX_SEL7</a>;             <span class="comment">/* 0x59C: dac matrix select register7 */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    __R  uint8_t  RESERVED4[32];               <span class="comment">/* 0x5A0 - 0x5BF: Reserved */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    __RW uint32_t POS_MATRIX_SEL0;             <span class="comment">/* 0x5C0: position matrix select register0 */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    __RW uint32_t POS_MATRIX_SEL1;             <span class="comment">/* 0x5C4: position matrix select register0 */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a538594ba1661c01d0d5f44489653e821">   36</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a538594ba1661c01d0d5f44489653e821">POS_MATRIX_SEL2</a>;             <span class="comment">/* 0x5C8: position matrix select register2 */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    __R  uint8_t  RESERVED5[52];               <span class="comment">/* 0x5CC - 0x5FF: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    __R  uint32_t TRGM_IN[8];                  <span class="comment">/* 0x600 - 0x61C: trigmux input read register0 */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#af1d43b9203b60011936613e9b07e8308">   39</a></span>    __R  uint8_t  RESERVED6[96];               <span class="comment">/* 0x620 - 0x67F: Reserved */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    __R  uint32_t TRGM_OUT[8];                 <span class="comment">/* 0x680 - 0x69C: trigmux output read register0 */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a7939fbb9c68c61fb2bb35ebfed8bd7f1">   41</a></span>    __R  uint8_t  RESERVED7[352];              <span class="comment">/* 0x6A0 - 0x7FF: Reserved */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#ab5dde65d866ffe9a3e4ea57ee1e78067">   42</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#ab5dde65d866ffe9a3e4ea57ee1e78067">PWM_DELAY_CFG</a>;               <span class="comment">/* 0x800: pwm delay chain config register */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a59602bd0231ba3a4f6c171b453765f65">   43</a></span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a59602bd0231ba3a4f6c171b453765f65">PWM_CALIB_CFG</a>;               <span class="comment">/* 0x804: pwm delay chain calibration control register */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#aab54fa55766b5b78aeb977b3c09904d9">   44</a></span>    __R  uint8_t  RESERVED8[8];                <span class="comment">/* 0x808 - 0x80F: Reserved */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a13d898fe3c3da32ccf78f6b09467e9f8">   45</a></span>    __R  uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a13d898fe3c3da32ccf78f6b09467e9f8">PWM_CALIB_STATUS0</a>;           <span class="comment">/* 0x810:  */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#afa7da25a4cc11827fc3b3a0acc21b9af">   46</a></span>    __R  uint8_t  RESERVED9[2028];             <span class="comment">/* 0x814 - 0xFFF: Reserved */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    __RW uint32_t TRGOCFG[242];                <span class="comment">/* 0x1000 - 0x13C4: Trigger manager output configure register */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>} <a class="code hl_struct" href="structTRGM__Type.html">TRGM_Type</a>;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* Bitfield definition for register array: FILTCFG */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/*</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * OUTINV (RW)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> *</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * 1- Filter will invert the output</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * 0- Filter will not invert the output</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a37aeba0f5ef5040bfee2a6731a654f9b">   58</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af327d2cc5d0f0541107cd2bbbb13d2de">   59</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_SHIFT (16U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab979d7c8c0656eb310b5bc7dcc7cdb9e">   60</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_OUTINV_SHIFT) &amp; TRGM_FILTCFG_OUTINV_MASK)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2813c3b18bac21f829b13c51312b268e">   61</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_OUTINV_MASK) &gt;&gt; TRGM_FILTCFG_OUTINV_SHIFT)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/*</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> *</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * This bitfields defines the filter mode</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * 000-bypass;</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * 100-rapid change mode;</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * 101-delay filter mode;</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * 110-stalbe low mode;</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * 111-stable high mode</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a91f1987ede18c78f50c5374833f66dde">   73</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_MASK (0xE000U)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2727328dc0cea51a339c96d3f4a4eb0e">   74</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_SHIFT (13U)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac4fe835520638e777c6aadc7de4d11be">   75</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_MODE_SHIFT) &amp; TRGM_FILTCFG_MODE_MASK)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2787fd272ec6af86e142b75d97d76488">   76</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_MODE_MASK) &gt;&gt; TRGM_FILTCFG_MODE_SHIFT)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/*</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * SYNCEN (RW)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> *</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * set to enable sychronization input signal with TRGM clock</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3570c7466ab256b19900dbb6bfba3041">   83</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2e1847d3201e68419b1d5329c0701ec3">   84</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_SHIFT (12U)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac0e424179a97e20460ac96890f6e8fd8">   85</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_SYNCEN_SHIFT) &amp; TRGM_FILTCFG_SYNCEN_MASK)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7ac1ca80dc86372dad0bf6b648588327">   86</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_SYNCEN_MASK) &gt;&gt; TRGM_FILTCFG_SYNCEN_SHIFT)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/*</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> * FILTLEN_SHIFT (RW)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> *</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af44a44c274c8880075f4a670d40982b1">   92</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_MASK (0xE00U)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae3b88418c458ed770765e73c9782068c">   93</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_SHIFT (9U)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afacf477aa04b824b09a9dfe36d4aac75">   94</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_FILTLEN_SHIFT_SHIFT) &amp; TRGM_FILTCFG_FILTLEN_SHIFT_MASK)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a17c94fd3d8915ff03dd445723f0e3ea5">   95</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_FILTLEN_SHIFT_MASK) &gt;&gt; TRGM_FILTCFG_FILTLEN_SHIFT_SHIFT)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/*</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * FILTLEN_BASE (RW)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> *</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * This bitfields defines the filter counter length.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9dae556db95cb4027dfbec926df46a22">  102</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a42b498fa6a6828fea15dd7b92be782e0">  103</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_SHIFT (0U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a99ef82f3a719d29aac9ffa8b2b79f1cf">  104</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_FILTLEN_BASE_SHIFT) &amp; TRGM_FILTCFG_FILTLEN_BASE_MASK)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4df9493191cec97d6ace66352e67b50a">  105</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_FILTLEN_BASE_MASK) &gt;&gt; TRGM_FILTCFG_FILTLEN_BASE_SHIFT)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* Bitfield definition for register array: DMACFG */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/*</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * DMAMUX_EN (RW)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> *</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2f60d6c18cb958337ff513028d5e2e5c">  112</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a19cf6b2a71dcb0131f8b594ba6b10b92">  113</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aad2520291f9f92154217876ebce3c104">  114</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DMACFG_DMAMUX_EN_SHIFT) &amp; TRGM_DMACFG_DMAMUX_EN_MASK)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a579e0299314dc7ced5c05f0124aa5693">  115</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_GET(x) (((uint32_t)(x) &amp; TRGM_DMACFG_DMAMUX_EN_MASK) &gt;&gt; TRGM_DMACFG_DMAMUX_EN_SHIFT)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/*</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * DMASRCSEL (RW)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> *</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aab674c707f880623bf3eb3fd937bccb5">  121</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_MASK (0x3FU)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7c3249a2319da6e0e1da05be751f8020">  122</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aeea372800a644b509f8aaf86ac41dddb">  123</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DMACFG_DMASRCSEL_SHIFT) &amp; TRGM_DMACFG_DMASRCSEL_MASK)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a274dc381a3e22f1106eceac884bbd1bb">  124</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_GET(x) (((uint32_t)(x) &amp; TRGM_DMACFG_DMASRCSEL_MASK) &gt;&gt; TRGM_DMACFG_DMASRCSEL_SHIFT)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/* Bitfield definition for register: GCR */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/*</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> * TRGOPEN (RW)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> *</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6349d9076b6619680481bb3d414fdcf0">  131</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9498a1000aac81f8aea94e22aeba908c">  132</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#accbef3ca1c11c35755edfc84548771b5">  133</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_GCR_TRGOPEN_SHIFT) &amp; TRGM_GCR_TRGOPEN_MASK)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0cb36525f7a06ad4e9a0dad36be96ca9">  134</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_GET(x) (((uint32_t)(x) &amp; TRGM_GCR_TRGOPEN_MASK) &gt;&gt; TRGM_GCR_TRGOPEN_SHIFT)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* Bitfield definition for register: ADC_MATRIX_SEL0 */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/*</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * RDC1_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> *</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae112e7323dfe6f3faa2ca4c2ffe6c178">  141</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC1_ADC1_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab3aaa3d741a1715ae9ec9d8d4822c6cf">  142</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC1_ADC1_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a460f1d1df7ff2c3b40dfce46ca4f4238">  143</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC1_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL0_RDC1_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL0_RDC1_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad69530aebf11f8a5c8677388f04232ae">  144</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC1_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL0_RDC1_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL0_RDC1_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/*</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * RDC1_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> *</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6c0d7eb78f65e55ad92d22e7c23e16f9">  150</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC1_ADC0_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afbe5b9ab013c6483f246a69636895cc3">  151</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC1_ADC0_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a262b68a0341cd24ca4e1467fe4902951">  152</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC1_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL0_RDC1_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL0_RDC1_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac339500400367812946307ea2314096b">  153</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC1_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL0_RDC1_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL0_RDC1_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/*</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * RDC0_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> *</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a570d64e200b22c9d4949a5bed0468c7d">  159</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a119a98da054284ee56dfeb39fb5fabc9">  160</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7a8023dd216a9f152c3df37e745d936e">  161</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab3d823364f43ae3a75adf8913cbd32d0">  162</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/*</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * RDC0_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> *</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac77757311379e2520a0c65d902509a16">  168</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a745aa50b057a9eb2b562f32253de81dc">  169</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af6bf953b380f9748c8ad166bfff17ce5">  170</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aeadbbb546e7e0fdbe82fbbcb9fb796e6">  171</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/* Bitfield definition for register: ADC_MATRIX_SEL1 */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/*</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * QEI3_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> *</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abfdef06cf7098a98e993923f13f1050c">  178</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI3_ADC1_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae7edf2e3b0b7cb8b13b19349192792a2">  179</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI3_ADC1_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a590c5f626f7a1d14d8f1e5d4705c2700">  180</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI3_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL1_QEI3_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL1_QEI3_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a83ddd0adf01d125d65b5befb99cceb75">  181</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI3_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL1_QEI3_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL1_QEI3_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/*</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * QEI3_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> *</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a95fa5ec1d9812526e53edb4366647544">  187</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI3_ADC0_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aff885503da5c517a3a5643f731639761">  188</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI3_ADC0_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a977232ff40ba4f42f0bc856147847e35">  189</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI3_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL1_QEI3_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL1_QEI3_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4cad7706364d12eccc7dff64c602597c">  190</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI3_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL1_QEI3_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL1_QEI3_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/*</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * QEI2_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> *</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2a8bfc6792009c22ad008ace2589c6b3">  196</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI2_ADC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab567c77a41e935373693cce53bcfccef">  197</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI2_ADC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4bdf14f4a4db9eac2c79d6ff7e0e6dcc">  198</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI2_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL1_QEI2_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL1_QEI2_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0be007a377da33ed8e6621eb5b1cceb0">  199</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI2_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL1_QEI2_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL1_QEI2_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/*</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * QEI2_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> *</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6a9cb08e1c6e042191c9a522d7731f65">  205</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI2_ADC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a414c9871442af9224b5e771ea12ff09b">  206</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI2_ADC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a93f123b2501bdef243441ef4428a26dd">  207</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI2_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL1_QEI2_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL1_QEI2_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a91148655ac4b94e6c581346a7d36765e">  208</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_QEI2_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL1_QEI2_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL1_QEI2_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/* Bitfield definition for register: ADC_MATRIX_SEL2 */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/*</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * VSC1_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> *</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8ca859a16f9cb4318e3c4b28c0118b72">  215</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC1_ADC0_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a339e25532820024c0ffefb29acbe94f0">  216</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC1_ADC0_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5bf97dd91bf82f579ef72e1a18c72f44">  217</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC1_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL2_VSC1_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL2_VSC1_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac2fc069c3de01420f8b2b268a1516e95">  218</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC1_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL2_VSC1_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL2_VSC1_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/*</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * VSC0_ADC2_SEL (RW)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> *</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acec5dbadc5828955eab1bbd873ffc883">  224</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3d5d1528229257dcfe02c81850f413f2">  225</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a73af899961c433ec87608a14c3398adb">  226</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL2_VSC0_ADC2_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL2_VSC0_ADC2_SEL_MASK)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad9f5d635b39dd2af5840bbb36e3c06e3">  227</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL2_VSC0_ADC2_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL2_VSC0_ADC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">/*</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * VSC0_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> *</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a13db5db4dbada68a839ba27f3604c069">  233</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af8545ea7f33d52ab92e96ab66309409c">  234</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3a06f0df5c2016fe277833126d22573a">  235</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL2_VSC0_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL2_VSC0_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af797cdf503b044a2e0c046c49256f182">  236</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL2_VSC0_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL2_VSC0_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/*</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * VSC0_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> *</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa538897e0394ce0650fde76d77f49cc2">  242</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a59fcb0c94b127513784474fdc1d61452">  243</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2f0a816847be5a538afa2e3ac5f9ba4f">  244</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL2_VSC0_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL2_VSC0_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a93a42dca924aa9a03a0164a97d984eaa">  245</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_VSC0_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL2_VSC0_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL2_VSC0_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/* Bitfield definition for register: ADC_MATRIX_SEL3 */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/*</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * CLC0_IQ_ADC_SEL (RW)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> *</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af9f2eb1a4806f078aece85ce595709a3">  252</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_CLC0_IQ_ADC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aac41ad361880f793054a1b3c81d037d2">  253</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_CLC0_IQ_ADC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afb773b1aab53576c8df6eae527a12a6e">  254</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_CLC0_IQ_ADC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL3_CLC0_IQ_ADC_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL3_CLC0_IQ_ADC_SEL_MASK)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a21bdbc78b48f62e8de886eb1ed910081">  255</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_CLC0_IQ_ADC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL3_CLC0_IQ_ADC_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL3_CLC0_IQ_ADC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/*</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * CLC0_ID_ADC_SEL (RW)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> *</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afa7036ca605778040ca5f388be226535">  261</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_CLC0_ID_ADC_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a655b174d14225372d3d9747c41cb3bc8">  262</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_CLC0_ID_ADC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7c5f0c72ae6baa7788948adb149b0109">  263</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_CLC0_ID_ADC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL3_CLC0_ID_ADC_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL3_CLC0_ID_ADC_SEL_MASK)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad51ab47862ef28a96a327b246a99d69f">  264</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_CLC0_ID_ADC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL3_CLC0_ID_ADC_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL3_CLC0_ID_ADC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">/*</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * VSC1_ADC2_SEL (RW)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> *</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#affad72ef063ab91edc51e9c8fe172174">  270</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_VSC1_ADC2_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab14be94c3f3f4e9f2ee5073a26ce38f8">  271</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_VSC1_ADC2_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae12017611b55f51e79f64e32a76de71e">  272</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_VSC1_ADC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL3_VSC1_ADC2_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL3_VSC1_ADC2_SEL_MASK)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a869b188aee089f1b6936fb1014f7ed54">  273</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_VSC1_ADC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL3_VSC1_ADC2_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL3_VSC1_ADC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * VSC1_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> */</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aafb5091c419efaafb65ecc856f2d08af">  279</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_VSC1_ADC1_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3c583d0c71d7a9395254f2bf1131efc0">  280</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_VSC1_ADC1_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afbb6727b43479ccc797fe1ce938443de">  281</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_VSC1_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL3_VSC1_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL3_VSC1_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0a970d760027598a1132367c7e04fee8">  282</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL3_VSC1_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL3_VSC1_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL3_VSC1_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/* Bitfield definition for register: ADC_MATRIX_SEL4 */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/*</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * CLC1_VB_ADC_SEL (RW)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> *</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac8fcc84a6fdbeda87941511d40d52447">  289</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_VB_ADC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9ea6c43d9a6c03640ebbb011d4fd46f4">  290</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_VB_ADC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1b753f103dcc5f3516c62978626086b1">  291</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_VB_ADC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL4_CLC1_VB_ADC_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL4_CLC1_VB_ADC_SEL_MASK)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8de394c2a75d1f602cd14088ee2d335a">  292</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_VB_ADC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL4_CLC1_VB_ADC_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL4_CLC1_VB_ADC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/*</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * CLC1_IQ_ADC_SEL (RW)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> *</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a24c75ca80b750f5c925fa0d6facb4148">  298</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_IQ_ADC_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa1b0b716ea5ccdeed9f176cccfc5dfd5">  299</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_IQ_ADC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a11935766eb2818b3dc51b91ac0388c94">  300</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_IQ_ADC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL4_CLC1_IQ_ADC_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL4_CLC1_IQ_ADC_SEL_MASK)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa17ef7beed6a109ef6a6c300296f3ba9">  301</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_IQ_ADC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL4_CLC1_IQ_ADC_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL4_CLC1_IQ_ADC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * CLC1_ID_ADC_SEL (RW)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> *</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4efe80423ba9aa6b7d4f695afdd41541">  307</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_ID_ADC_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4aa96177d38b9d46f64cfc258127027b">  308</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_ID_ADC_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7b1e023df6fe02d03b1761a887c8bd08">  309</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_ID_ADC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL4_CLC1_ID_ADC_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL4_CLC1_ID_ADC_SEL_MASK)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3f127ddc4e838a2e47ddff3c460612b5">  310</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC1_ID_ADC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL4_CLC1_ID_ADC_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL4_CLC1_ID_ADC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">/*</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * CLC0_VB_ADC_SEL (RW)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> *</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a47e14ba9c7e6b2c266235789703c8b62">  316</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC0_VB_ADC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a15450be0ce785f2f6404e3226694c696">  317</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC0_VB_ADC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab991495d1b7fe129011164c6435a111f">  318</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC0_VB_ADC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL4_CLC0_VB_ADC_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL4_CLC0_VB_ADC_SEL_MASK)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a093f5f6485cf80a4e32e8024e6de187c">  319</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL4_CLC0_VB_ADC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL4_CLC0_VB_ADC_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL4_CLC0_VB_ADC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL0 */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/*</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * ACMP3_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> *</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae1d7c2fb76a30e8c937109a564f184b3">  326</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1ce0f461ec70bfa2754fea2c9a64db87">  327</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a66cb1501aad28648095c092dabefb09e">  328</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad21a3d9a97c4b61fce1e4a2b0f3f5433">  329</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">/*</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * ACMP2_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> *</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6793398b4d02692bd90a3acdf4568752">  335</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5a9b1ae732eb3d661fc1240f4dae5c26">  336</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a866ac31afd669f97e1197fc9e9ad6f2b">  337</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3ccf0ad90b700696d8ac44a3d407c74c">  338</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * ACMP1_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> *</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a54848120bd7b39d8d4e483135e0a9a5f">  344</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0030bacc8c6f60e79e909b551fad2ac4">  345</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abc6e434832e248a2ddcffbb80075fddb">  346</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad7b68fcd8a5e5f37b367e8f700323e3d">  347</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/*</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * ACMP0_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> *</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5a01caf8682f58e1603349f2cc23771b">  353</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acf7496abc27b06f0f93c0c4cd5300da2">  354</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae77666595a122f41ee5240df3e19873d">  355</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a065119a1bbc5b0092868a899ba0384d5">  356</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL1 */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/*</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * ACMP7_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> *</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a47909c84d164afd6d5cf2c187532226b">  363</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abdd1e0df3191d0fe1aad2115ee2c2d93">  364</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a361290a1cc3c3a9fb41d6a895c45a075">  365</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a10cfca17d0b3baf1a7c4da17660394f1">  366</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/*</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * ACMP6_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> *</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8444be591bcd9b9621483a29433a2228">  372</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adea93b1042e768bd64b078e4b01df200">  373</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a080f88e4a28b5a376c5051f0d1bbb6e3">  374</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a54f63bd6e57f67d68ee0813deddfe7f9">  375</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/*</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * ACMP5_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> *</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> */</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2af4c3d96f3e4a23345f36f38d8f991c">  381</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a09902bef941d71f9f4a9eb6a9a46f434">  382</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acdf993ef4ac4877e0492d77252d2acd8">  383</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1ab63dcebb4c2eb447b4165276496aaf">  384</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">/*</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * ACMP4_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> *</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a58dd78ca88c3133be9d7aa0e25a48e33">  390</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a100a354cdcde5381ffc02edd505d3bc9">  391</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a33c84075fcc0e6e91e0a5894ee112cd3">  392</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad84e31ef7139af7a3fab196cc5b623c4">  393</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL2 */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">/*</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * PWM0_DAC3_SEL (RW)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> *</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a062272c2a496f1f03102a075080e8904">  400</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0f644ea315b56df86ebf9dea638c94d8">  401</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a243db27b7da4f386f40bfc863125a205">  402</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_MASK)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad16bd13b772fa2991bf0d4a1cad39715">  403</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">/*</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * PWM0_DAC2_SEL (RW)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> *</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa782268314d1911491864ad5cb2d3095">  409</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af5b2e87ab2304a9c08633481db2a3ce4">  410</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a20f2afcc9f885054620bf372da65395c">  411</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_MASK)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a21b0a84bf6355437d5a54972bafc6135">  412</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/*</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * PWM0_DAC1_SEL (RW)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> *</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab4747c7f02be3da9877baef7fb1808d7">  418</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5ff957843c7ca83560ea003ef770e6cb">  419</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a687dcf62cd9db3ac8f4f36e5598847fd">  420</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_MASK)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a412cd5c689ee08a7f634599c112e5171">  421</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">/*</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * PWM0_DAC0_SEL (RW)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> *</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a68620f7ba1375b9ac766aa96a794ff7a">  427</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac0b4eee3369ec24dbd83b6fdeb6e477f">  428</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afee9a79f7c17a010ec870d4bab5a77f8">  429</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_MASK)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aeb6253d2677dad258c25fa290791b4b2">  430</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL3 */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">/*</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * PWM1_DAC3_SEL (RW)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> *</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa0da4b3283efeefc58fe5631b653d89b">  437</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af48c0ffb5f48f56b77724072b234c081">  438</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5c291f004c03d0a396c058a3063aae86">  439</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_MASK)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5cf035f68d96f8a279ca1c6bca84368e">  440</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/*</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * PWM1_DAC2_SEL (RW)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> *</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa59e82d25023a10ebd66bcf0aa13bfa2">  446</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a16236ccff68e48f151266ed4a0075bee">  447</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a63032b2c8d9f2578e4b242cd28c6ac10">  448</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_MASK)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4a8ea89b545c1b56dd2ec1f7d646f8dc">  449</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">/*</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> * PWM1_DAC1_SEL (RW)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> *</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5345be6a0e776d09b736ad13419d46bd">  455</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac2e3fe48b7424ad7e7cde7408abe574f">  456</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a940f839fbf4cc523ccc7eb4a370ac4a0">  457</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_MASK)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a75550f8787ca4a22e987bc75e0ec00b7">  458</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">/*</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * PWM1_DAC0_SEL (RW)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> *</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> */</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4d401d7ad13c6455b11c267e722e7421">  464</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7e6ad3685638f8fe63682592c9753069">  465</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6aff9bbc7d0f4ee064bcf10387ee1bfb">  466</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_MASK)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afa3e4d225d5104ec95b03cf83dcb2c1e">  467</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL4 */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">/*</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * PWM2_DAC3_SEL (RW)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> *</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acb403d6f43d7829a6b871a2596aa155f">  474</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a79c58a4320cde0bd14d83f9fa45350f1">  475</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3e52638b1839a02ae8205bdbb5146180">  476</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_MASK)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8b5f9f2350f0f6c1f74afaa55fafa7f0">  477</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">/*</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> * PWM2_DAC2_SEL (RW)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> *</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3c7f2c859b20ab005d91a68a1168750d">  483</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7c67a3924e2e5466b3229d505db896b3">  484</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a935f2e0deddc9440fa763ac6633cae25">  485</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_MASK)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a858b6b7e6f23ea4945bb8d70158a7cb8">  486</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/*</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * PWM2_DAC1_SEL (RW)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> *</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a025f2342e5702085d83598d3201d5561">  492</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a739d5930b43491147ca288db5454aa2b">  493</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3afb9b565a588d21969599959426d9a9">  494</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_MASK)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae3c9c715f86602c3b3aaf6436671f54b">  495</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/*</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * PWM2_DAC0_SEL (RW)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> *</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aad04ae207fd649e7ee7a404209480343">  501</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab25c40fa9c843456cce1de34b12fb935">  502</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a40873d3b371b6bc797e2b7895364a357">  503</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_MASK)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9e214e3933ffe4b2254ab94802f0412d">  504</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL5 */</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">/*</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> * PWM3_DAC3_SEL (RW)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> *</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad8a45b2dfdf7ca6922d5c91a3c85c2e3">  511</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7baa5453bf3f2bdf515d193cb235670c">  512</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a314a8fc1531bac081c2bd7a7ba9e958e">  513</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_MASK)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6e1636060e05ebaec3e76f3508b66444">  514</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">/*</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> * PWM3_DAC2_SEL (RW)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> *</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> */</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8045bc249b65a57cbffc58119d451a3d">  520</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1e2536111534b61de48e2a951bd88f62">  521</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad5c9b6d5e1f082b3517394a532c17d1b">  522</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_MASK)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1b5de8d50115446fedbb9447a08363d8">  523</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">/*</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> * PWM3_DAC1_SEL (RW)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> *</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7dd6749de635dd1d694a4235f1d524ce">  529</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a249b7a54212cc9abbf1fe0098de0a422">  530</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3f6e534823fe0a7f63c74f370ca07ce6">  531</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_MASK)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4fb8d8080589354f9bb398fe128224a9">  532</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/*</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * PWM3_DAC0_SEL (RW)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> *</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0a3357ee8cf66a47d6e72c2e4bf014b8">  538</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1bbba4094fa1d0b5466094f13d0e2427">  539</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab6876e746f887c663bf351920c5e161e">  540</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_MASK)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1deb0c9ae05bcc394951bdc7a7857927">  541</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL6 */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">/*</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * QEO1_VQ_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> *</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> */</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5622e2f6c8231bc7d8b00243bb0a1bff">  548</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad49443d829cc008f0ced2ef68ceaba28">  549</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7a9256eac113b2968cae95608f99f427">  550</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9880e3563606346a84f50c5988c5f8d1">  551</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">/*</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * QEO1_VD_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> *</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a287f7920d9fc3f870ea9fb32daccea5f">  557</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7160a751e85cd4e683137ee05ffcc715">  558</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5d2839a72b0b541ae0311826d724f09c">  559</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aedf8f4633344025a4744e0eb1d342ad4">  560</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/*</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * QEO0_VQ_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> *</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a906da471ab0a8f06d0ba2ac75fff6375">  566</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a40a1f56ce306fa2ab6008b88a9ce3d70">  567</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a081c0b825b36e9be388e0cb27a3c6717">  568</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9904d8b4639a180678cea767ab1510a5">  569</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">/*</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * QEO0_VD_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> *</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> */</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac5123f1e671c6246376c6617c43c7722">  575</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ace761433b579fdbb17b8dbb2e412883c">  576</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3da1aa86882a0483e1dc92c1741e5e17">  577</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4f5242075a6af213e3bafc4476739753">  578</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL7 */</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">/*</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * QEO3_VQ_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> *</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> */</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6e5b3dbc48cbf3a919f4bd35b26562f6">  585</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO3_VQ_DAC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a238e21c568311913a47c554a0336b0e9">  586</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO3_VQ_DAC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acb1224ed7b65f0b8bf9236a4d1102dba">  587</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO3_VQ_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL7_QEO3_VQ_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL7_QEO3_VQ_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1f0db11baf5441414769ba2e3c12cf63">  588</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO3_VQ_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL7_QEO3_VQ_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL7_QEO3_VQ_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span> </div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">/*</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> * QEO3_VD_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> *</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> */</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad9bc1927e6c135cabcd9cccf8f8745e2">  594</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO3_VD_DAC_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af283276231d68f5032e4c7814e13b069">  595</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO3_VD_DAC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a87417f0246982b20f32478dd518cbcda">  596</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO3_VD_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL7_QEO3_VD_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL7_QEO3_VD_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a835f77cce33722b02b790c30c2ea95ee">  597</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO3_VD_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL7_QEO3_VD_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL7_QEO3_VD_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">/*</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> * QEO2_VQ_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> *</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1e5af1e6c4c901aa036b2c22e435c142">  603</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO2_VQ_DAC_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a45bd6a8a021541f1d14e02fa946737e9">  604</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO2_VQ_DAC_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abb10eaacd23ae8e82623f598cebfd3d2">  605</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO2_VQ_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL7_QEO2_VQ_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL7_QEO2_VQ_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a307b54b9e46c4de56ef167c20c8dee58">  606</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO2_VQ_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL7_QEO2_VQ_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL7_QEO2_VQ_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/*</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * QEO2_VD_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> *</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad9467e6c05173cad18a23cb66fbe8c48">  612</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO2_VD_DAC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5fd6518b6664681c68e5fdd8f0e38f0e">  613</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO2_VD_DAC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a620b3c6bd10d70bbfc60ebcbd1e1f90b">  614</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO2_VD_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL7_QEO2_VD_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL7_QEO2_VD_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a55f91b3e6425c72ee228016892ff9024">  615</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_QEO2_VD_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL7_QEO2_VD_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL7_QEO2_VD_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">/* Bitfield definition for register: POS_MATRIX_SEL0 */</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">/*</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> * SEI_POSIN3_SEL (RW)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> *</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae0994655ceebbd8d0609d30cd8354887">  622</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN3_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a77fd4d7f2b3718582f1589c249893556">  623</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1c92f998539d594cd0ad46d8b2458945">  624</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_SEI_POSIN3_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN3_SEL_MASK)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac81acb4a0597697fc1c7fd380615e492">  625</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN3_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN3_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_SEI_POSIN3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">/*</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> * SEI_POSIN2_SEL (RW)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> *</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afb92b016b98bec1ca80420f130ed09bf">  631</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a12634a458c79cf8975f71ce0cd30e3b2">  632</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2fefbd275755a78b87b22c723452acbb">  633</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_SEI_POSIN2_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN2_SEL_MASK)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac10f95f2bebb7901d9ae7c0de8753116">  634</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN2_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_SEI_POSIN2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">/*</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * SEI_POSIN1_SEL (RW)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> *</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aaeebabb69321a211fa621ee363a7527c">  640</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8a5aed066e6e69cbce8959cd7a478d05">  641</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a119a32bfccf0034cc421fc6c8b917017">  642</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_MASK)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad932b9c1a4980197edcf759be71be031">  643</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">/*</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> * SEI_POSIN0_SEL (RW)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> *</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> */</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aed317f9876a2ba16da99608b1b596ba1">  649</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a79ff13610f9a09aa30c1dd6e24f2e27f">  650</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af7ac2f683709b9e29d9ec512fb096ce0">  651</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_MASK)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad4fb4b681e07a1a56a05da7fb6d07289">  652</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">/* Bitfield definition for register: POS_MATRIX_SEL1 */</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/*</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * QEO1_POS_SEL (RW)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> *</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> */</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae784d8d6fcfa2a54f787679d6268525d">  659</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7cbcca7e3a2b6dc8de0e520f7d14f450">  660</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a18ff8b59875da800eda9c285f4fa195a">  661</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa83af40af6509e150b671a724ff84b10">  662</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">/*</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> * QEO0_POS_SEL (RW)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> *</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> */</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a55234d6ee26ae92443c783c9977c94c4">  668</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab6bae113d44394d6fadec535c5b19738">  669</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2f31594cf5c68fe204be3709ee572c1f">  670</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a56e0abdb40d9f16402b70d2831ad4a26">  671</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL1_QEO0_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">/*</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> * MTG1_POS_SEL (RW)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> *</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> */</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aafe2929b11a15691cba984b02f8838e7">  677</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_MTG1_POS_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab7089db3baf8f34050ed6e55b0cee915">  678</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_MTG1_POS_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8270dd66e2e6c75f8b5ee26db4a50b9b">  679</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_MTG1_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL1_MTG1_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL1_MTG1_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aeb23ff47f5b778856f8d269a00529aee">  680</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_MTG1_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL1_MTG1_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL1_MTG1_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/*</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * MTG0_POS_SEL (RW)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> *</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> */</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a29379f7e38bad4e4007d6e43d2b9b36d">  686</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_MTG0_POS_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab472b9476a412000f84a4726cbffd9c9">  687</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_MTG0_POS_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab61456a585a3dc494d4bd9295d22519a">  688</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_MTG0_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL1_MTG0_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL1_MTG0_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1fa43319f6811bf5961361bab8552714">  689</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_MTG0_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL1_MTG0_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL1_MTG0_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/* Bitfield definition for register: POS_MATRIX_SEL2 */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">/*</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * VSC1_POS_SEL (RW)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> *</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> */</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae1a0a2505c79052de99fd68262c5ee44">  696</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_VSC1_POS_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aac1b39654f21b6f292c0ffef57396ee4">  697</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_VSC1_POS_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab7620619b7f9d9eee54b1a44a671d5b4">  698</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_VSC1_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL2_VSC1_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL2_VSC1_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6fe70713520eb1b511fef343e878ecef">  699</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_VSC1_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL2_VSC1_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL2_VSC1_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">/*</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> * VSC0_POS_SEL (RW)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> *</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> */</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6a8c5b75a8dcd623a07d890289919a0f">  705</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_VSC0_POS_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abd20b6e84ceb2204ae4ba974b0f72dfa">  706</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_VSC0_POS_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afd5c2e7f997c6476463cf86f79154c88">  707</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_VSC0_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL2_VSC0_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL2_VSC0_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a807d6b9e07043ece2045a37225954917">  708</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_VSC0_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL2_VSC0_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL2_VSC0_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">/*</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> * QEO3_POS_SEL (RW)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> *</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> */</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a19c6397c25b6cbbf73560c1771f26328">  714</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_QEO3_POS_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a01a4783a7e4d79c3e5d62bc052fa5b9f">  715</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_QEO3_POS_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa2e6b0fca28d0118f20574f6f95f8e4a">  716</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_QEO3_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL2_QEO3_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL2_QEO3_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa223ca35c4d6f746146fec1541f7f517">  717</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_QEO3_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL2_QEO3_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL2_QEO3_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">/*</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * QEO2_POS_SEL (RW)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> *</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> */</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6d3277be25102ba38a260d3d1f472a23">  723</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_QEO2_POS_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af1139196b3ccc00b6e2edbe1ea68eaa9">  724</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_QEO2_POS_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9d46661f85314e83261e6b6f95febcaf">  725</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_QEO2_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL2_QEO2_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL2_QEO2_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adce7bac8aad32041468b764ebc6d36ad">  726</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL2_QEO2_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL2_QEO2_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL2_QEO2_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">/* Bitfield definition for register array: TRGM_IN */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">/*</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * TRGM_IN (RO)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> *</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa4858715773c224adc6fe69e340c5dfa">  733</a></span><span class="preprocessor">#define TRGM_TRGM_IN_TRGM_IN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a958a7ff02030b84a4440b81cb768d79e">  734</a></span><span class="preprocessor">#define TRGM_TRGM_IN_TRGM_IN_SHIFT (0U)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad8f118b6c84c714593c1e6930c5675ff">  735</a></span><span class="preprocessor">#define TRGM_TRGM_IN_TRGM_IN_GET(x) (((uint32_t)(x) &amp; TRGM_TRGM_IN_TRGM_IN_MASK) &gt;&gt; TRGM_TRGM_IN_TRGM_IN_SHIFT)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/* Bitfield definition for register array: TRGM_OUT */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/*</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> * TRGM_OUT (RO)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> *</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad9a4a1866906f173aa709e0ae6ebb7a8">  742</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_TRGM_OUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4efca0bf9874a6cb24721dbdb9dbb3fd">  743</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_TRGM_OUT_SHIFT (0U)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0a1c771000fb4a93561abfaad8539315">  744</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_TRGM_OUT_GET(x) (((uint32_t)(x) &amp; TRGM_TRGM_OUT_TRGM_OUT_MASK) &gt;&gt; TRGM_TRGM_OUT_TRGM_OUT_SHIFT)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">/* Bitfield definition for register: PWM_DELAY_CFG */</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">/*</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * DELAY_CHAN_CALIB_SW (RW)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> *</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> */</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a70064fea2d504506bf6247604a25ac2f">  751</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_SW_MASK (0x3FU)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7c77a40196b20ba1c02add87ba10973d">  752</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_SW_SHIFT (0U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6d79cf71e0cfb0ca016ec8a881a82d79">  753</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_SW_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_SW_SHIFT) &amp; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_SW_MASK)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac33d31fec2f643365d4960b532a62e88">  754</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_SW_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_SW_MASK) &gt;&gt; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_SW_SHIFT)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">/* Bitfield definition for register: PWM_CALIB_CFG */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/*</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * CALIB_SW_START (RW)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> * set to trigger calibration once by software, need to be cleared first before setting it</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> */</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abc5af0221d5c2b8b77c3dfc64da4e1b5">  762</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_SW_START_MASK (0x8000U)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1624b5ef51f9879a5e19d2727e1fe534">  763</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_SW_START_SHIFT (15U)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0e83ba41d988f24f98660590c6973125">  764</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_SW_START_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_PWM_CALIB_CFG_CALIB_SW_START_SHIFT) &amp; TRGM_PWM_CALIB_CFG_CALIB_SW_START_MASK)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a41ee24529b880943cfa1d92f42428b99">  765</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_SW_START_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_CALIB_CFG_CALIB_SW_START_MASK) &gt;&gt; TRGM_PWM_CALIB_CFG_CALIB_SW_START_SHIFT)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span> </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">/*</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> * CALIB_HW_ENABLE (RW)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> *</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a05eb1aa158cf0fa2adfadf2f227a550c">  771</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_MASK (0x80U)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad0877424b7aa5a26150081c7a675a73a">  772</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_SHIFT (7U)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a205ff99dc615a9816a429f0a49dd217b">  773</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_SHIFT) &amp; TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_MASK)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a05e71c0518efe46aa2edba26ae7f772a">  774</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_MASK) &gt;&gt; TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">/* Bitfield definition for register: PWM_CALIB_STATUS0 */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">/*</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> * CALIB_ON (RO)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> *</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> */</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a070c5b492a7d7064bfc224927db36332">  781</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS0_CALIB_ON_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a15b60f52a68eb18c850c4b1811f2037d">  782</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS0_CALIB_ON_SHIFT (31U)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acdce3f1040124dfb308afa9275a21697">  783</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS0_CALIB_ON_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_CALIB_STATUS0_CALIB_ON_MASK) &gt;&gt; TRGM_PWM_CALIB_STATUS0_CALIB_ON_SHIFT)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">/*</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> * CALIB_RESULT (RO)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> *</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> */</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a824d4f8003b425bb7bdd9eb171b8243f">  789</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS0_CALIB_RESULT_MASK (0x3FU)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a594bb9210b595e5df7213b30d8f2108f">  790</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS0_CALIB_RESULT_SHIFT (0U)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8fb532f59380935c87e912befa59cfd7">  791</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS0_CALIB_RESULT_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_CALIB_STATUS0_CALIB_RESULT_MASK) &gt;&gt; TRGM_PWM_CALIB_STATUS0_CALIB_RESULT_SHIFT)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">/* Bitfield definition for register array: TRGOCFG */</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">/*</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> * OUTINV (RW)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> *</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * 1- Invert the output</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> */</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af4de0acaa8e7c6580e52e269127978b1">  799</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab8162d4f741e4297cba7affcd9b3f280">  800</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_SHIFT (18U)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0b68fdd7e7cb3616ad1a15066cd26493">  801</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_OUTINV_SHIFT) &amp; TRGM_TRGOCFG_OUTINV_MASK)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2346ab78e0b9b90289499cded530134a">  802</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_OUTINV_MASK) &gt;&gt; TRGM_TRGOCFG_OUTINV_SHIFT)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">/*</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> * FEDG2PEN (RW)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> *</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> * 1- The selected input signal falling edge will be convert to an pulse on output.</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> */</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1e781860433f39ff8a407dceeb14ca8a">  809</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8296ed4a9bd50eb7d1e2704c6cdee555">  810</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_SHIFT (17U)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aaecc00c143c554b88fa696bf940ce363">  811</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_FEDG2PEN_SHIFT) &amp; TRGM_TRGOCFG_FEDG2PEN_MASK)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a292f6051c91b8623fb8a8cd18de5f83d">  812</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_FEDG2PEN_MASK) &gt;&gt; TRGM_TRGOCFG_FEDG2PEN_SHIFT)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">/*</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * REDG2PEN (RW)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> *</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * 1- The selected input signal rising edge will be convert to an pulse on output.</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> */</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1a219be983760cde06d5bf1e71576caf">  819</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ace512d2fa06e2d47ea667c1d4dbc23c7">  820</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_SHIFT (16U)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a11fd725539e515cd37cc6f59e59f6618">  821</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_REDG2PEN_SHIFT) &amp; TRGM_TRGOCFG_REDG2PEN_MASK)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a55621d3ef76ec24124f51a47cd89a824">  822</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_REDG2PEN_MASK) &gt;&gt; TRGM_TRGOCFG_REDG2PEN_SHIFT)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">/*</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> * TRIGOSEL (RW)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> *</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> * This bitfield selects one of the TRGM inputs as output.</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> */</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa31867d5c2e7727dcca2e408fc30db6e">  829</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9c49416af6878069e883253eac1eb9f6">  830</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adf71e631bc1d2a506ddc8ef360274d66">  831</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_TRIGOSEL_SHIFT) &amp; TRGM_TRGOCFG_TRIGOSEL_MASK)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a969afe39899886f74f96e686aa23ccb1">  832</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_TRIGOSEL_MASK) &gt;&gt; TRGM_TRGOCFG_TRIGOSEL_SHIFT)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">/* FILTCFG register group index macro definition */</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad7cf8b939189c346bb50e05ece4d8a73">  837</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN0 (0UL)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a17d1bfe50d00c1760bf467b707366c20">  838</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN1 (1UL)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a32898712872a54ff448302f4920cb5b7">  839</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN2 (2UL)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a13d3553fa68d597d3ffe94d088cd6cf2">  840</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN3 (3UL)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2eb82347c9c9ea1d7ff1158c68f5c1e1">  841</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN4 (4UL)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9ae8e364d520870b0a229e1480307314">  842</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN5 (5UL)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6e3ecd6214aefc4493395f611b43b384">  843</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN6 (6UL)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1bf519a499fbe51692ae06e63d80b7c0">  844</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN7 (7UL)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aca8d62573f90d89d4d476d000407ea9a">  845</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN0 (8UL)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a552b3d0090f3094ac91a1f20a464c37b">  846</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN1 (9UL)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a77e61fef857a2321a896e3b1322f2c19">  847</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN2 (10UL)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3e78bcd90ff0431c89ae3e94ab6ef056">  848</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN3 (11UL)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1de17cdb646df76fe904d1447d370eb5">  849</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN4 (12UL)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a023a6ccb6ffe3175e49efda37fe710fa">  850</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN5 (13UL)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae43aa102863a6130a16123b12a010848">  851</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN6 (14UL)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af9af4a2866c588aceea05d0d901c7c05">  852</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN7 (15UL)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa25281372bc399fcd59c8c4ffd48ef29">  853</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN0 (16UL)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a34df1abe433870738ca6472f353c7880">  854</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN1 (17UL)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8ceb0d27b88553998e096cb6b0703b51">  855</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN2 (18UL)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a24a9f8250798c2cf66949662887462bb">  856</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN3 (19UL)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a39ffb0aa36e69a7fd99906b98f8772b0">  857</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN4 (20UL)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a948e103d416bde49262ff978464e7c2e">  858</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN5 (21UL)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9ac039b770c38b948adc0e316c3c1dab">  859</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN6 (22UL)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7c5b9c28f1c49f63704f48731ecde075">  860</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN7 (23UL)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2dc8561a6e68070edb182929145256d2">  861</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN0 (24UL)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8041ec08cbf0e4d1fabc7f68a3518fa5">  862</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN1 (25UL)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abfaad898954bd532e7e1da27d87dcc21">  863</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN2 (26UL)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abf04d4dc4fa81515b3a69d854a7ceb26">  864</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN3 (27UL)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#add1aca2ab97345d2399ddab45821364c">  865</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN4 (28UL)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2a85ca7bb87a19b7c55412c0c8f9843e">  866</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN5 (29UL)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a73d62bdab7190458c65b02c2cdddc5bf">  867</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN6 (30UL)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8280bf63abbb922f8fd10ee810c0e9f8">  868</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN7 (31UL)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0d7efcb4d214fb89dfb6c00a19e12e37">  869</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN0 (32UL)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae3b8b838e436c2e7405e0f2b969b1c2d">  870</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN1 (33UL)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a530db4914f8e165b1c3aab8365d5f6bd">  871</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN2 (34UL)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad9ffe79dbf7ed6f6f300b2c9b1146104">  872</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN3 (35UL)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a280b36daf139dcfb92ad7b18f62e11c4">  873</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN4 (36UL)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2fc4bcbc87ef390e971d920b951f706a">  874</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN5 (37UL)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abbfd0a5548d3fe471da9c0238a8682b4">  875</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN6 (38UL)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a74661cc801a01b84141a4a4d35c37b27">  876</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN7 (39UL)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3fc95f37a7dd304fd5f5f0d145d36de0">  877</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN8 (40UL)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7b6dd3b1528365095f8b6b93bbef66b7">  878</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN9 (41UL)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af3411aa0a6160643341772071a4d9f82">  879</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN10 (42UL)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3b2a17fd770f5226beebe393d40996b0">  880</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN11 (43UL)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a55d0e9f44190406b23caa49697c5f453">  881</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN12 (44UL)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4bb691ba96c498c7241d8cc0c8df508b">  882</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN13 (45UL)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0287d0e52197df68a3312e2f490d4c92">  883</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN14 (46UL)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a03f7f30a4d2baccb012f9dec15cf11b2">  884</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN15 (47UL)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a324955d39f2b3e9ef7527e13d0c007f5">  885</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN16 (48UL)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a558a4c5916718364eef3cf14b02e3279">  886</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN17 (49UL)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2f9a70c6999e1c019015f7defb1c837e">  887</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN18 (50UL)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adefc7c4d319b5f4903411103f6379209">  888</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN19 (51UL)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6eef9b7a7eba323cd2c38cfcc46040e4">  889</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN20 (52UL)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa07ea8120607031cd26d621b97e5cb90">  890</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN21 (53UL)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a428d453c22527940ecb101aaf3832f03">  891</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN22 (54UL)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af79a8b260048401ee00f77023d04c527">  892</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN23 (55UL)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a44c9668a7ce523571bddb5c111d4bf29">  893</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN24 (56UL)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2124fbd4db595203c4be3586cf82c332">  894</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN25 (57UL)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abfcaea4fdaf240fb233dbd3369ec8364">  895</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN26 (58UL)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af804c8ba7068a6a7ae3132d48f8b8452">  896</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN27 (59UL)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a349c2e991fa2c3919998ec0a076ffd06">  897</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN28 (60UL)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a83b69212f916ff05e906ce86520eafb8">  898</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN29 (61UL)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0847623f7bfd20e4eef47c50cbb2bb4d">  899</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN30 (62UL)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8f5544089bef06ba6bcadbfc8ad160c3">  900</a></span><span class="preprocessor">#define TRGM_FILTCFG_MOTO_GPIO_IN31 (63UL)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">/* DMACFG register group index macro definition */</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae72f3f460f1457acae6cce2b5eed80b1">  903</a></span><span class="preprocessor">#define TRGM_DMACFG_0 (0UL)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a42cd2bcd3e9ec4e283c71641fa881035">  904</a></span><span class="preprocessor">#define TRGM_DMACFG_1 (1UL)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a51d4b88f86e8cd8aa822f54972f7bc6f">  905</a></span><span class="preprocessor">#define TRGM_DMACFG_2 (2UL)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a300954abb0e4aac91eaac29d35756182">  906</a></span><span class="preprocessor">#define TRGM_DMACFG_3 (3UL)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af2507b427c2af6e215cfbb7171eb5ab8">  907</a></span><span class="preprocessor">#define TRGM_DMACFG_4 (4UL)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab2d0fbc1c3224b93382cbaf4a879e7cd">  908</a></span><span class="preprocessor">#define TRGM_DMACFG_5 (5UL)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abe061decf78648c9bad6991cc14b4c15">  909</a></span><span class="preprocessor">#define TRGM_DMACFG_6 (6UL)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac089d04c4691b6893e02c52dfbad8cb6">  910</a></span><span class="preprocessor">#define TRGM_DMACFG_7 (7UL)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">/* TRGM_IN register group index macro definition */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae39813587b385213de59b57522cd88d6">  913</a></span><span class="preprocessor">#define TRGM_TRGM_IN_0 (0UL)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af7b347fa7329ec7b7ce4fa88a371f60c">  914</a></span><span class="preprocessor">#define TRGM_TRGM_IN_1 (1UL)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa739657ea557202cee9b92962ec65b4f">  915</a></span><span class="preprocessor">#define TRGM_TRGM_IN_2 (2UL)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3315409619698a965672f2ccbd700043">  916</a></span><span class="preprocessor">#define TRGM_TRGM_IN_3 (3UL)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8b52382869d0d3c4bb3fc9586e0390ad">  917</a></span><span class="preprocessor">#define TRGM_TRGM_IN_4 (4UL)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a20cf1d7333e984d9d04120a4bd639664">  918</a></span><span class="preprocessor">#define TRGM_TRGM_IN_5 (5UL)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8d1b771398e110d4b371a71641692f90">  919</a></span><span class="preprocessor">#define TRGM_TRGM_IN_6 (6UL)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#add2f4817f9e7945c96afde0e3ef26800">  920</a></span><span class="preprocessor">#define TRGM_TRGM_IN_7 (7UL)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">/* TRGM_OUT register group index macro definition */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a146d4a7263b9f2cd7097cdb355a8546a">  923</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_0 (0UL)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a229763930a80ad3f6d8683d9d817e869">  924</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_1 (1UL)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2ab0cc12ec1471fdcb1a40cfdd67d3b6">  925</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_2 (2UL)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac429ea500a1f8652179a137ed7ee2aa0">  926</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_3 (3UL)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab94c5168a8f7327d956daae972457522">  927</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_4 (4UL)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af1720c517a588cab5780d4a38bc42491">  928</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_5 (5UL)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2ccd9b7b488f166820fce505efd73f86">  929</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_6 (6UL)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a78bfb26d524eb2ad41dd97f1fdc2f169">  930</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_7 (7UL)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">/* TRGOCFG register group index macro definition */</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a87eafc7c2c3274e3d06da0978ac9ac26">  933</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO0 (0UL)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad50f0017ebba8387b07d7a1ab160b16d">  934</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO1 (1UL)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a492bc8796228582ed1b2e15b959d19b3">  935</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO2 (2UL)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a05da024a24185cde085634199b5084ff">  936</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO3 (3UL)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acd939ef303207896f07be64ab940fbd9">  937</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO4 (4UL)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adab5b4446b7a931c847fced0f5ee29e1">  938</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO5 (5UL)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a21b9a8b1a61e55551cf4527882f42bf8">  939</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO6 (6UL)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab35e0894315c7a814e047840c7bc5766">  940</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO7 (7UL)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac22d8dcff1217dfd756b5eb3c644fbb4">  941</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO8 (8UL)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa35f6ae07f22ba451eedf06ea494035c">  942</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO9 (9UL)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a58d53a07c0968b4e7f6ee6535d28c9d6">  943</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO10 (10UL)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa895be5a4fa4fc23d47f4d91fe0a4264">  944</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO11 (11UL)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5daf7a76d60857a3e36df385023e4dbe">  945</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO12 (12UL)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae6d9f759f101fcdf240121e2a55f297c">  946</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO13 (13UL)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2982d3d0d9f2810fec6d64e71685cd5a">  947</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO14 (14UL)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a72c1fccf8211c9201e309b618a161bd0">  948</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO15 (15UL)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a66bb1da2bc1e51fd8fadafa7a2188470">  949</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO16 (16UL)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af3ac4766d9788177d62684fab9c88621">  950</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO17 (17UL)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0891ed22db11142a19f9b9b6abddf832">  951</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO18 (18UL)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5766ae0d20fbc214f8ea460cddc39810">  952</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO19 (19UL)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4e2d1750e3bd3cc3103d40f95467361b">  953</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO20 (20UL)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abc8d9dfeae3c82a47195662f53ea3e6a">  954</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO21 (21UL)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afc8d069dfc0958f753025643c1a1d251">  955</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO22 (22UL)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1c06f6c3a388c01b88c06df05c5fa448">  956</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO23 (23UL)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a194de14832e4216ae75c3851d14744bd">  957</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO24 (24UL)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa5558dbd341ab6e3f00fd365a03e082e">  958</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO25 (25UL)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afb9693f8137c6f374d623f539c8494d8">  959</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO26 (26UL)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abafe175644aeabac8a07910061a97256">  960</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO27 (27UL)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad852eedad6b048fff39b665a9c72d52c">  961</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO28 (28UL)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a69958a48b66406f6cb0b03b589c6d2c2">  962</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO29 (29UL)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4b2d71ee9d14a51eae7ea6a489cc4e77">  963</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO30 (30UL)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa50df4b36152f3606f497227e51e34a4">  964</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MOT_GPIO31 (31UL)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a88722f09dcd3e44d0e3d68b4456eb241">  965</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC0 (32UL)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a23607e90701b6c2a1be12e4b4ce19ce2">  966</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC1 (33UL)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a607d0f57908dee6c9514d3ebb68f9b4c">  967</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC2 (34UL)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adcd97f57b826944f724838781b2edf9a">  968</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC3 (35UL)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8b2dd716434c8e9c7de7ece825a17bcf">  969</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC4 (36UL)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a933932148c835331bf430a87fb83cd27">  970</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC5 (37UL)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adcd881efa604f3719304c064284457b6">  971</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC6 (38UL)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad818dec83ea13e04f28fda57e4de2768">  972</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC7 (39UL)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af7c1bf01ae2a4a8cc27782d18d5d2ae4">  973</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC8 (40UL)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa42f1ca4916984f4e2ff4d0b7095637e">  974</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC9 (41UL)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a15f0b122fee7ec3102539fe4b35a4ed0">  975</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC10 (42UL)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab72967ff2e140b7c083c9cf52cf749f3">  976</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC11 (43UL)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8e504eb9038f5421e26240b98069cb00">  977</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC12 (44UL)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a90a3075f6046fc205be61ddd6653fb85">  978</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC13 (45UL)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afce3f5688fd1872b65edb4cb2f024ca0">  979</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC14 (46UL)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a10f9f14b5511331d58138d372d0161b7">  980</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC15 (47UL)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2259999bd6ab37d1bf6120be1de7f2c8">  981</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADC0_STRGI (48UL)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a76c2fb142e512e624d375e9b3a3ded3d">  982</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADC1_STRGI (49UL)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0508a94a09e1e95cf42c645f9a637662">  983</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADC2_STRGI (50UL)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9a345a472fbf19ea0ae389b06f76305b">  984</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADC3_STRGI (51UL)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adcd157e13a62fd3f15e2a49491f336c7">  985</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI0A (52UL)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a86256c0456e78cd596a730511cfb4f26">  986</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI0B (53UL)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6c935d0b038b6bb89723c7fff459a3bc">  987</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI0C (54UL)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2fec28709010cb799694b78866a0763e">  988</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI1A (55UL)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a33f5e879fe73baf998bc585da4defdc7">  989</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI1B (56UL)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aab96d0b1247cf3803b1b0e081669f5cb">  990</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI1C (57UL)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af335333afd6c3a2a77547c3a30cb1711">  991</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI2A (58UL)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a273602d0b0200251e09807e6ef2fd433">  992</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI2B (59UL)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1ba4614fccbedcb57a6d89e866c15be3">  993</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI2C (60UL)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2a788abe3e4bd81ba729db609275e1cd">  994</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI3A (61UL)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a745f838cf1f009094d36fec44fd68ca0">  995</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI3B (62UL)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9a43daa50d4cbf6c4695ab2ed1476e9f">  996</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI3C (63UL)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8e48a130b9239ae5c8f787c77bbe44e6">  997</a></span><span class="preprocessor">#define TRGM_TRGOCFG_VSC0_TRIG_IN0 (64UL)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aed6985f1e8bc2a899f6d9fd1d0f5160a">  998</a></span><span class="preprocessor">#define TRGM_TRGOCFG_VSC0_TRIG_IN1 (65UL)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8cb627d6c4be3c69932499ea6916ffa2">  999</a></span><span class="preprocessor">#define TRGM_TRGOCFG_VSC1_TRIG_IN0 (66UL)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6e3bb86c651ccbbb7021a80f1c3ada87"> 1000</a></span><span class="preprocessor">#define TRGM_TRGOCFG_VSC1_TRIG_IN1 (67UL)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a412f0ef6896522831b95910904931810"> 1001</a></span><span class="preprocessor">#define TRGM_TRGOCFG_RDC0_TRIG_IN0 (68UL)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8d1c5e567d8cd1bd596f3d98011eb0d1"> 1002</a></span><span class="preprocessor">#define TRGM_TRGOCFG_RDC0_TRIG_IN1 (69UL)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adc57b4943ac4bf66be2acbdbbc2e05a2"> 1003</a></span><span class="preprocessor">#define TRGM_TRGOCFG_RDC1_TRIG_IN0 (70UL)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acac2d53962ff7f0041bc3f170688fb7b"> 1004</a></span><span class="preprocessor">#define TRGM_TRGOCFG_RDC1_TRIG_IN1 (71UL)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2b510700341a8f53111b194868d95afe"> 1005</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI0_TRIG_IN (72UL)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a72a00f308d1f2631bb09af07a20d274d"> 1006</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI1_TRIG_IN (73UL)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acb0e45df6d9145c5923778a95802fa98"> 1007</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI2_TRIG_IN (74UL)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af2b2d1497e2f235ed23c181125c8c1eb"> 1008</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI3_TRIG_IN (75UL)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7066a74756cf5cfc542d5e7f2d743333"> 1009</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI0_PAUSE (76UL)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a71e3463f4ae62a6868cdc136dd19fc31"> 1010</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI1_PAUSE (77UL)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0f2d6486e842e28ccf4f529d49425d23"> 1011</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI2_PAUSE (78UL)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8b2802b07581438d0e39fd1940d49ae1"> 1012</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI3_PAUSE (79UL)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a30acb6f89c834819279abf2a616bbea6"> 1013</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO0_TRIG_IN0 (80UL)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab5943f9a2738ebb7465569e5f67e117b"> 1014</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO0_TRIG_IN1 (81UL)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0b583b6952143208d21ec289dcc064ae"> 1015</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO1_TRIG_IN0 (82UL)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab9956d3d8e6bf17fece3ee84e6d14ce4"> 1016</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO1_TRIG_IN1 (83UL)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6403c67268c61cdee7b894087143bd64"> 1017</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO2_TRIG_IN0 (84UL)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae2c5db0521778eeffcd85600ebe03365"> 1018</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO2_TRIG_IN1 (85UL)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0c0094a3db6529f74124affa568e4e58"> 1019</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO3_TRIG_IN0 (86UL)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#af39568e2a522fd97c93cefa63e76e060"> 1020</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO3_TRIG_IN1 (87UL)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acc914ad0ca55033c4865dc428e628e55"> 1021</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN0 (88UL)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4c634ec4e22d952f2b074004e0e4b2be"> 1022</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN1 (89UL)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa9f4efb6c388df7830785e19c6495a75"> 1023</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN2 (90UL)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae08b9653884e52559b67f0f065e84420"> 1024</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN3 (91UL)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afcc69519804776119ba3780b47e8a1ad"> 1025</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN4 (92UL)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8132a912f3ac3b5f26315ef683d3f685"> 1026</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN5 (93UL)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6060e0adc35d01e046259954b5ae58ff"> 1027</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN6 (94UL)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa4507a91b23257f185c9cd3cbe6528cd"> 1028</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN7 (95UL)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a34147b961371e4cb5abb47905231fe53"> 1029</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CMP0_WIN (96UL)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8a9a39dca9899dc64ba4a3f805ac4f2d"> 1030</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CMP1_WIN (97UL)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adb04ea95991ce90bfc12bcd202209778"> 1031</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CMP2_WIN (98UL)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a140572eadc93d705e6f179e324bf7b00"> 1032</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CMP3_WIN (99UL)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3d485ca3a1d0ad648d28bcfb9ba7db21"> 1033</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CMP4_WIN (100UL)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa965023fae528e3775a44518f857ccb9"> 1034</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CMP5_WIN (101UL)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad7aa585949d197d0f0b678429a229eb0"> 1035</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CMP6_WIN (102UL)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2570fb7469942d7f71f6d950689e9fb9"> 1036</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CMP7_WIN (103UL)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a912b44b2333de31bd6f77c51c9f85e8c"> 1037</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR0_IN2 (104UL)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a698cd128ff4344de9b906bef9c4a3d35"> 1038</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR0_IN3 (105UL)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9d5988a1158802b55dd69853113dcfb8"> 1039</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR0_SYNCI (106UL)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8c52a6a78233b09554c25bcd4d712157"> 1040</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR1_IN2 (107UL)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad82adc265da8dedaf5aba9ef39df35c7"> 1041</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR1_IN3 (108UL)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a33bcd222b2d4bf9cd2bed1c085dc9bd5"> 1042</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR1_SYNCI (109UL)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2f867cd6fc3f2cb7e126cb6840b635b3"> 1043</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR2_IN2 (110UL)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a72c3a4795bda17a37588e1c54fd1cdb7"> 1044</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR2_IN3 (111UL)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3b1e71fe809e7998b4adc7f15733dcfb"> 1045</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR2_SYNCI (112UL)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1049cbbe7a47432eb9c3375095075e3c"> 1046</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR3_IN2 (113UL)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3de865f21ee979689399f31bd5672c5b"> 1047</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR3_IN3 (114UL)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abd7c6f3cde39a766f0676c737ae9bbbe"> 1048</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR3_SYNCI (115UL)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a03a1958ed453bb43241dfb39becbb39e"> 1049</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR4_IN2 (116UL)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a147886ca1fb461ec559af41e6661a581"> 1050</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR4_IN3 (117UL)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae57b53c7b18485f7d14216783efaa0c9"> 1051</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR4_SYNCI (118UL)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afaab968b301e14ccf3f529725a8e40c4"> 1052</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR5_IN2 (119UL)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5aeb64737c1586cf9e74e77a9ba7feea"> 1053</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR5_IN3 (120UL)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a504919469e895ecb9716330bfde7c433"> 1054</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR5_SYNCI (121UL)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afe39ca30cf4a01ebb0f41d5746c283fe"> 1055</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR6_IN2 (122UL)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0c1a2b7844961a8b27e1776e719083b8"> 1056</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR6_IN3 (123UL)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae94ba093c0a4f5ae7fb971628cb1c62b"> 1057</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR6_SYNCI (124UL)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adc92d734eb0579c731b4e886499c8be4"> 1058</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR7_IN2 (125UL)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2b1a8c107c94ac9c4a74cf407b6bfc4c"> 1059</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR7_IN3 (126UL)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a525768fe00896d62670e64a18cffa76e"> 1060</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR7_SYNCI (127UL)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aabe46d7529c058fd2239c59865874a8d"> 1061</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_00 (128UL)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a4e4df96e5c5dc61b857a9d80ade7b43d"> 1062</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_01 (129UL)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5289a99918e20a935eddb871437363a2"> 1063</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_02 (130UL)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a96aa24062efaaa9edcfcc664a317a9e8"> 1064</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_03 (131UL)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a99e8b324aa54238f56cb0650662d2c97"> 1065</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_04 (132UL)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a464833efc3070d176384ab8bc5b21fa7"> 1066</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_05 (133UL)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8e4e7a598a2ea7cc836bbe6141d5977c"> 1067</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_06 (134UL)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a220a545a5e7d2a2986bcc8ea8345e01b"> 1068</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_07 (135UL)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7322b89998bc92e001a0684fdeb2dda3"> 1069</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_08 (136UL)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a58130b686613617fe0ea34261f066e33"> 1070</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_09 (137UL)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a062726dbd92e4b85d521d439352ac430"> 1071</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_10 (138UL)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7ece07aaa214a4e31f66d219ef349214"> 1072</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_11 (139UL)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a10b18bfb4e1f05cffb81adb948df4ead"> 1073</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_12 (140UL)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab09ec8f352bed01b161f5ac1839b9252"> 1074</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_13 (141UL)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aaa482cfbd005f40985de04693a5fe8ab"> 1075</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_14 (142UL)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a53b7e9af0ab373240d8c28adba0cc657"> 1076</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_15 (143UL)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#abfc98df6383fbe1b9912673964550d10"> 1077</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_16 (144UL)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a308266a76436f4c85fb893358ebaeb7d"> 1078</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_17 (145UL)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6eab7eaaf6ee9280c99024b85ff9ba04"> 1079</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_18 (146UL)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad3ff8339e3f01863a49f5bc1ff0dd950"> 1080</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_19 (147UL)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a48c5e06ddf3ffb100548296ef19eb55a"> 1081</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_20 (148UL)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad810ec5c053129eca099f3484db7fc24"> 1082</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_21 (149UL)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1d42b551f40d0f2ba161fc9a91722e7b"> 1083</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_22 (150UL)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#acd0e438d97a2dcd6b0fd51054eb150e2"> 1084</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_23 (151UL)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a841bd9cb2da8aab6c2fc806c7180cc4a"> 1085</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_24 (152UL)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a025e90061e6895616f0216db5d60ebd4"> 1086</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_25 (153UL)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad28fecfc9303b2935510bc482397b3bd"> 1087</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_26 (154UL)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1b66b2dddadf53a200192483f72a7cfb"> 1088</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_27 (155UL)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a49574f674bb9a88596801bd6f0428f38"> 1089</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_28 (156UL)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab6a33c3b854f567d216e60a2e8545387"> 1090</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_29 (157UL)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#accf1a913efec8e2ab7995eb0c38d97cc"> 1091</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_30 (158UL)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a13e4bea5239acb3dbabe2b25207906fc"> 1092</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_31 (159UL)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a23df5de3dabcd25dae8586314d3be96a"> 1093</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_32 (160UL)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa8e1e4353394790a65f62495c0f0ceda"> 1094</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_33 (161UL)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad2df4e09e16c1c8488627bb95f2cd205"> 1095</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_34 (162UL)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad598425de136a35344dcbe0a22b4c142"> 1096</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_35 (163UL)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aea9d36a6990c2b9f642a05e65078a788"> 1097</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_36 (164UL)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac023015b0bd1e86015613314734e2af1"> 1098</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_37 (165UL)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a017d0d947073b8646cee73af277bf0b5"> 1099</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_38 (166UL)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6e997507d6dcb6a08879d2f3cd22ca90"> 1100</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_39 (167UL)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9d11d6a21a961eb053f13d77961e546a"> 1101</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_40 (168UL)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a1dbe431f39c0b05afc1f69043a5d2a96"> 1102</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_41 (169UL)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a846089dac9547c5c2dd3ec7ced531698"> 1103</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_42 (170UL)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a671cde45f13ee4f108a85adaa1a17270"> 1104</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_43 (171UL)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a0baabbd162a25601f4988ee7a8b05eea"> 1105</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_44 (172UL)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac9e37e8fc0b51603f7aa65584f9799de"> 1106</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_45 (173UL)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad65211e6f015f2adebb163357db42ee8"> 1107</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_46 (174UL)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9d8be898d532987b0c5e041fbb87b57e"> 1108</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_47 (175UL)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8683d4359c87d7080ae1e668c1fc962a"> 1109</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_48 (176UL)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9ed7a2b907de1d49bef7d204b25aaf95"> 1110</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_49 (177UL)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa9c8852b667f38ec461c34289e6d8d84"> 1111</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_50 (178UL)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a30516923b7fa4c69b31bd0d8e57aca39"> 1112</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_51 (179UL)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a214f5f1dfa4a60c66f4687e7cfadc643"> 1113</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_52 (180UL)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab9d21f32536da6132528a141a5d425bb"> 1114</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_53 (181UL)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8e183497839e7739fafed902d8187f97"> 1115</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_54 (182UL)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a2b5fdc3a37706756ee5e54d591db1fc8"> 1116</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_55 (183UL)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8c1eb8da7c00f2fed7143004a571f73d"> 1117</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_56 (184UL)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a39240f28051f2a399ca586a0f2f5a20b"> 1118</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_57 (185UL)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a49203111fbbdd013bc5a8e9131662ebe"> 1119</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_58 (186UL)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac627ac67a690612102128bd730b82fb1"> 1120</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_59 (187UL)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a80156f66d78216e5a71f4136657995b6"> 1121</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_60 (188UL)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a94d21836de27e9d39b33ab4a02c44220"> 1122</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_61 (189UL)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3850774e8f020182d0e0e6f417156fa6"> 1123</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_62 (190UL)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a088a4da621ee8e044c2fcc7dd4a45928"> 1124</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_63 (191UL)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a072ac972bd1c403f8e6f7bd29d4260c6"> 1125</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN0 (192UL)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a21ee254871a321362b2bc11145e1ca7c"> 1126</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN1 (193UL)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aa231d0c24a2e429c26261651f9b8e0b1"> 1127</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN2 (194UL)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a36caf3519f0114cd250702e3ed889143"> 1128</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN3 (195UL)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afa4a45ed8024d066c78477e8da89ec03"> 1129</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN4 (196UL)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#afc99151aafd71e361663f71b65eee1f0"> 1130</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN5 (197UL)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac0cf591957436708df8b182dbf846092"> 1131</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN6 (198UL)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aed0b6bbca971ff6e106bba9020ce0664"> 1132</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN7 (199UL)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a693ded3a49470c6661e3e9e6109e2fc0"> 1133</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN0 (200UL)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae21ce62c5d75d8d652626ad3afeb426f"> 1134</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN1 (201UL)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad06e7b0549937b770c82758ac7511583"> 1135</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN2 (202UL)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a3068733b59903254161e765e6fb0a0ef"> 1136</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN3 (203UL)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a88b774bfb46482f9600015e162874a30"> 1137</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN4 (204UL)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a61090a8ebb76ad34162d0d98fe0e1a4e"> 1138</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN5 (205UL)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aca898d0aed070cf734106b252b43c0cf"> 1139</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN6 (206UL)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae6c443ea2b22df6da2fb875b6e70dc8e"> 1140</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN7 (207UL)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a73ddf1f21d51b7d088e29b45f47c1d6d"> 1141</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN0 (208UL)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a827743e2b1168054efb106de8f37c347"> 1142</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN1 (209UL)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5c4401954a65bb93af14411a6313766c"> 1143</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN2 (210UL)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a28226914abab5fa42d2daa72a6c4f479"> 1144</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN3 (211UL)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a35a1aead7aeaebf809c4cb40dcc585cc"> 1145</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN4 (212UL)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#add98b7c851d191c614819a7c4eced5df"> 1146</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN5 (213UL)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab67e922b9e93d784c08f022a8eb2adf5"> 1147</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN6 (214UL)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aae1fcb2dcf061de05bb4ed9abe81888d"> 1148</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN7 (215UL)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a61f5de2f29108d830498d3ae29458f82"> 1149</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN0 (216UL)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aab64da8333a882b6446e2611df97e42a"> 1150</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN1 (217UL)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a9a630bf3d1deec537de72b295830c7c3"> 1151</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN2 (218UL)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6dc19f85eba66cbf58f4b42fc6196b8e"> 1152</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN3 (219UL)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac3c80464a836ad290f1f2e937748ded2"> 1153</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN4 (220UL)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a6ad18b76aab1b57fac2ea24287d59f0c"> 1154</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN5 (221UL)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#aed1ec1149839db17f8e4adb6d9976ed1"> 1155</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN6 (222UL)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a18a249bbfd1953556a64a11a3ba902de"> 1156</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN7 (223UL)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ad67b7250ff5ea0bfd96fab8b55930e39"> 1157</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CAN_PTPC0_CAP (224UL)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a14dc551772cee3f34f523c744bf4caf4"> 1158</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CAN_PTPC1_CAP (225UL)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a52a83679f74546448c89d2a6607829dc"> 1159</a></span><span class="preprocessor">#define TRGM_TRGOCFG_UART_TRIG0 (226UL)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab53480d527d345694d52f97f8a40e060"> 1160</a></span><span class="preprocessor">#define TRGM_TRGOCFG_UART_TRIG1 (227UL)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a66bf38de99ecd155cc46820dc8fecb5b"> 1161</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SYNCTIMER_TRIG (228UL)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a5b243ebf26cc074d784255b817e1f596"> 1162</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_IRQ0 (229UL)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a30ba6d35e4e0cf52bddcc4dd5d759574"> 1163</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_IRQ1 (230UL)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a22d79c8c458f6d7aba65d25828f643ed"> 1164</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_DMA0 (231UL)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a7390ccec8c3a9362263a868f8c034ad2"> 1165</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_DMA1 (232UL)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a99780015280f0ebc5cadb6730c76eeeb"> 1166</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG0_TRIG_IN0 (233UL)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ac79b24ff23915ee96a38511f176d3c46"> 1167</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG0_TRIG_IN1 (234UL)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#a8d09633f31d195329ae68ef16dbbc333"> 1168</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG0_TRIG_IN2 (235UL)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#adacea2e1db24ad141b8abb0aae3d22ea"> 1169</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG0_TRIG_IN3 (236UL)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae7a503f666154b6665af17dc0f19e86f"> 1170</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG1_TRIG_IN0 (237UL)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab260c250822a72bc134b8d61c4eb0196"> 1171</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG1_TRIG_IN1 (238UL)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab063d6deb6509ed2a9e549f56fafe2b3"> 1172</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG1_TRIG_IN2 (239UL)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ae0da8ec34f3a3923f817c60334a42f1c"> 1173</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG1_TRIG_IN3 (240UL)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html#ab5c1c3d9ceeac622ad722ad69d8c2e7e"> 1174</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ESC_TRIG_IN (241UL)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span> </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_TRGM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructTRGM__Type_html"><div class="ttname"><a href="structTRGM__Type.html">TRGM_Type</a></div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:12</div></div>
<div class="ttc" id="astructTRGM__Type_html_a13d898fe3c3da32ccf78f6b09467e9f8"><div class="ttname"><a href="structTRGM__Type.html#a13d898fe3c3da32ccf78f6b09467e9f8">TRGM_Type::PWM_CALIB_STATUS0</a></div><div class="ttdeci">__R uint32_t PWM_CALIB_STATUS0</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:45</div></div>
<div class="ttc" id="astructTRGM__Type_html_a16ef759d579ba04c554e80dc6944198f"><div class="ttname"><a href="structTRGM__Type.html#a16ef759d579ba04c554e80dc6944198f">TRGM_Type::DAC_MATRIX_SEL6</a></div><div class="ttdeci">__RW uint32_t DAC_MATRIX_SEL6</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:31</div></div>
<div class="ttc" id="astructTRGM__Type_html_a456ea891f0413a3ae38746f767f72992"><div class="ttname"><a href="structTRGM__Type.html#a456ea891f0413a3ae38746f767f72992">TRGM_Type::DAC_MATRIX_SEL2</a></div><div class="ttdeci">__RW uint32_t DAC_MATRIX_SEL2</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:27</div></div>
<div class="ttc" id="astructTRGM__Type_html_a538594ba1661c01d0d5f44489653e821"><div class="ttname"><a href="structTRGM__Type.html#a538594ba1661c01d0d5f44489653e821">TRGM_Type::POS_MATRIX_SEL2</a></div><div class="ttdeci">__RW uint32_t POS_MATRIX_SEL2</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:36</div></div>
<div class="ttc" id="astructTRGM__Type_html_a5925b9583b7f0ee121dc3a57c1e406d1"><div class="ttname"><a href="structTRGM__Type.html#a5925b9583b7f0ee121dc3a57c1e406d1">TRGM_Type::ADC_MATRIX_SEL0</a></div><div class="ttdeci">__RW uint32_t ADC_MATRIX_SEL0</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:19</div></div>
<div class="ttc" id="astructTRGM__Type_html_a59602bd0231ba3a4f6c171b453765f65"><div class="ttname"><a href="structTRGM__Type.html#a59602bd0231ba3a4f6c171b453765f65">TRGM_Type::PWM_CALIB_CFG</a></div><div class="ttdeci">__RW uint32_t PWM_CALIB_CFG</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:43</div></div>
<div class="ttc" id="astructTRGM__Type_html_a5c1bd3b03d10ca69eb2dfb2e368f6361"><div class="ttname"><a href="structTRGM__Type.html#a5c1bd3b03d10ca69eb2dfb2e368f6361">TRGM_Type::DAC_MATRIX_SEL5</a></div><div class="ttdeci">__RW uint32_t DAC_MATRIX_SEL5</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:30</div></div>
<div class="ttc" id="astructTRGM__Type_html_a67e19f3738028b07abd596a3482acc37"><div class="ttname"><a href="structTRGM__Type.html#a67e19f3738028b07abd596a3482acc37">TRGM_Type::ADC_MATRIX_SEL1</a></div><div class="ttdeci">__RW uint32_t ADC_MATRIX_SEL1</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:20</div></div>
<div class="ttc" id="astructTRGM__Type_html_a8e08d89feb4f8b669de4f2bd5b1266b3"><div class="ttname"><a href="structTRGM__Type.html#a8e08d89feb4f8b669de4f2bd5b1266b3">TRGM_Type::ADC_MATRIX_SEL4</a></div><div class="ttdeci">__RW uint32_t ADC_MATRIX_SEL4</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:23</div></div>
<div class="ttc" id="astructTRGM__Type_html_a9752d1921a3df970a5f0ae5fc9ba1d42"><div class="ttname"><a href="structTRGM__Type.html#a9752d1921a3df970a5f0ae5fc9ba1d42">TRGM_Type::ADC_MATRIX_SEL2</a></div><div class="ttdeci">__RW uint32_t ADC_MATRIX_SEL2</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:21</div></div>
<div class="ttc" id="astructTRGM__Type_html_ab5dde65d866ffe9a3e4ea57ee1e78067"><div class="ttname"><a href="structTRGM__Type.html#ab5dde65d866ffe9a3e4ea57ee1e78067">TRGM_Type::PWM_DELAY_CFG</a></div><div class="ttdeci">__RW uint32_t PWM_DELAY_CFG</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:42</div></div>
<div class="ttc" id="astructTRGM__Type_html_abbafa2f3133b0a09a80827bc8534663a"><div class="ttname"><a href="structTRGM__Type.html#abbafa2f3133b0a09a80827bc8534663a">TRGM_Type::DAC_MATRIX_SEL1</a></div><div class="ttdeci">__RW uint32_t DAC_MATRIX_SEL1</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:26</div></div>
<div class="ttc" id="astructTRGM__Type_html_abe33b6df97682c348229aa7293ec6480"><div class="ttname"><a href="structTRGM__Type.html#abe33b6df97682c348229aa7293ec6480">TRGM_Type::ADC_MATRIX_SEL3</a></div><div class="ttdeci">__RW uint32_t ADC_MATRIX_SEL3</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:22</div></div>
<div class="ttc" id="astructTRGM__Type_html_abffe054ccf8594dfd6922d330de48a56"><div class="ttname"><a href="structTRGM__Type.html#abffe054ccf8594dfd6922d330de48a56">TRGM_Type::DAC_MATRIX_SEL3</a></div><div class="ttdeci">__RW uint32_t DAC_MATRIX_SEL3</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:28</div></div>
<div class="ttc" id="astructTRGM__Type_html_ad57c3caa9090474860f0889e32450d3a"><div class="ttname"><a href="structTRGM__Type.html#ad57c3caa9090474860f0889e32450d3a">TRGM_Type::DAC_MATRIX_SEL7</a></div><div class="ttdeci">__RW uint32_t DAC_MATRIX_SEL7</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:32</div></div>
<div class="ttc" id="astructTRGM__Type_html_adf84074910a559eae81db8481da31554"><div class="ttname"><a href="structTRGM__Type.html#adf84074910a559eae81db8481da31554">TRGM_Type::DAC_MATRIX_SEL0</a></div><div class="ttdeci">__RW uint32_t DAC_MATRIX_SEL0</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:25</div></div>
<div class="ttc" id="astructTRGM__Type_html_ae8ba790235be4880dbfa3dd8d5c56b4c"><div class="ttname"><a href="structTRGM__Type.html#ae8ba790235be4880dbfa3dd8d5c56b4c">TRGM_Type::DAC_MATRIX_SEL4</a></div><div class="ttdeci">__RW uint32_t DAC_MATRIX_SEL4</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:29</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__trgm__regs_8h.html">hpm_trgm_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:50:42 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
