# do RISC-V.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:57:05 on Nov 13,2018
# vlog -work work TopDE.vo 
# -- Compiling module TopDE
# 
# Top level modules:
# 	TopDE
# End time: 17:57:09 on Nov 13,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:57:10 on Nov 13,2018
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module TopDE_vlg_vec_tst
# 
# Top level modules:
# 	TopDE_vlg_vec_tst
# End time: 17:57:10 on Nov 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TopDE_vlg_vec_tst 
# Start time: 17:57:10 on Nov 13,2018
# Loading work.TopDE_vlg_vec_tst
# Loading work.TopDE
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_pll_refclk_select
# Loading cyclonev_ver.cyclonev_fractional_pll
# Loading cyclonev_ver.cyclonev_pll_reconfig
# Loading cyclonev_ver.cyclonev_pll_output_counter
# Loading cyclonev_ver.cyclonev_jtag
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading cyclonev_ver.cyclonev_mac
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) Waveform1.vwf.vt(110): [TFMPC] - Too few port connections. Expected 62, found 55.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1 File: TopDE.vo
# ** Warning: (vsim-3722) Waveform1.vwf.vt(110): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(110): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(110): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(110): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(110): [TFMPC] - Missing connection for port 'MClock2'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(110): [TFMPC] - Missing connection for port 'LeMem2'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(110): [TFMPC] - Missing connection for port 'EscreveMem2'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) TopDE.vo(31390): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) TopDE.vo(31390): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) TopDE.vo(31538): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) TopDE.vo(31538): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Too few port connections. Expected 33, found 32.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: nofile
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port 'mhi'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/<protected> File: nofile
# ** Warning: (vsim-3017) TopDE.vo(33844): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/altera_internal_jtag File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) TopDE.vo(33844): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) TopDE.vo(33844): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) TopDE.vo(33844): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) TopDE.vo(33844): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) TopDE.vo(33844): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) TopDE.vo(33844): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) TopDE.vo(33844): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: (vsim-3015) TopDE.vo(162122): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162122): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162122): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162122): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162122): [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162122): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~822 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~822 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(162204): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162204): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162204): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162204): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162292): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162292): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162292): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162292): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162292): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162292): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~477 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult2~477 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(162885): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~507  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162885): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~507  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162885): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~507  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162885): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~507  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162973): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~852  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162973): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~852  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162973): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~852  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162973): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~852  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162973): [PCDPC] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~852  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(162973): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~852  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~852 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~852 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(163056): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163056): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163056): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163056): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163056): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163056): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~mult_llmac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult0~mult_llmac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(163663): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163663): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163663): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163663): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~136  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163751): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163751): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163751): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163751): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163751): [PCDPC] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163751): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~822  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~822 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~822 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(163833): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163833): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163833): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163833): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163833): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(163833): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~477  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~477 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CPU0|Processor|ALU0|Mult1~477 /inst/<protected> File: nofile
# ** Warning: (vsim-3017) TopDE.vo(224255): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) TopDE.vo(224255): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) TopDE.vo(224282): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) TopDE.vo(224282): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Too few port connections. Expected 33, found 32.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: nofile
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port 'mhi'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/<protected> File: nofile
# ** Warning: (vsim-3016) TopDE.vo(301473): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(301473): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(301473): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(301473): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(301473): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(301473): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(301473): [PCDPC] - Port size (13) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(301473): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3016) TopDE.vo(351196): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(351196): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(351196): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(351196): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(351196): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(351196): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(351196): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(351196): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(351196): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(351196): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351196): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351196): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351196): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351196): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351196): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351196): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(351298): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351298): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351298): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351298): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351298): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351298): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(351383): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351383): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351383): [PCDPC] - Port size (15) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351383): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(351498): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351498): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351498): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351498): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351498): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351498): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(351583): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351583): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351583): [PCDPC] - Port size (16) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(351583): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac /inst/<protected> File: nofile
# ** Warning: (vsim-3016) TopDE.vo(374257): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(374257): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(374257): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(374257): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(374257): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374257): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374257): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374257): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374257): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374257): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374257): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(374342): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374342): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374342): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374342): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374342): [PCDPC] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(374342): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac /inst/<protected> File: nofile
# ** Warning: (vsim-3016) TopDE.vo(383813): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(383813): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(383813): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(383813): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(383813): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(383813): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(383813): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3016) TopDE.vo(383813): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383813): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383813): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383813): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383813): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383813): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383813): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(383949): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383949): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383949): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383949): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383949): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(383949): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(384068): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(384068): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(384068): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(384068): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(384068): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(384068): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) TopDE.vo(386104): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(386104): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(386104): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(386104): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(386104): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) TopDE.vo(386104): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8 /inst/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8 /inst/<protected> File: nofile
# ** Warning: Design size of 110551 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#39
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1200.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 416.666667
# Info: output_clock_low_period = 416.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1200.0 mhz
# Info: phase_shift = 104 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 416.666667
# Info: output_clock_low_period = 416.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1200.0 mhz
# Info: phase_shift = 208 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 416.666667
# Info: output_clock_low_period = 416.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1200.0 mhz
# Info: phase_shift = 312 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 416.666667
# Info: output_clock_low_period = 416.666667
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Simulation time: 0 ps
# Simulation time: 0 ps
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 416 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 832 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 1248 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 270001 ps
# Simulation time: 270001 ps
# Simulation time: 270001 ps
# Simulation time: 270001 ps
# Simulation time: 270001 ps
# Simulation time: 270001 ps
# Simulation time: 270001 ps
# Simulation time: 270001 ps
# Simulation time: 830590 ps
# Simulation time: 830590 ps
# Simulation time: 830590 ps
# Simulation time: 830590 ps
# Simulation time: 830590 ps
# Simulation time: 830590 ps
# Simulation time: 830590 ps
# Simulation time: 830590 ps
# Simulation time: 1580828 ps
# Simulation time: 1580828 ps
# Simulation time: 1580828 ps
# Simulation time: 1580828 ps
# Simulation time: 1580828 ps
# Simulation time: 1580828 ps
# ** Note: $finish    : Waveform1.vwf.vt(170)
#    Time: 2 us  Iteration: 0  Instance: /TopDE_vlg_vec_tst
# End time: 17:58:52 on Nov 13,2018, Elapsed time: 0:01:42
# Errors: 0, Warnings: 212
