Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot CPUTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.CPUTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "CPUTB_time_synth.sdf", for root module "CPUTB/CPU10Bit".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "CPUTB_time_synth.sdf", for root module "CPUTB/CPU10Bit".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.fetchunit
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.StrcpyRAM
Compiling module xil_defaultlib.StrcpyROM
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Adder__1
Compiling module xil_defaultlib.Adder__2
Compiling module xil_defaultlib.Adder__3
Compiling module xil_defaultlib.Adder__4
Compiling module xil_defaultlib.Adder__5
Compiling module xil_defaultlib.Adder__6
Compiling module xil_defaultlib.Adder__7
Compiling module xil_defaultlib.Adder__8
Compiling module xil_defaultlib.Adder__9
Compiling module xil_defaultlib.Adder__10
Compiling module xil_defaultlib.Adder__11
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.Adder__12
Compiling module xil_defaultlib.Adder__13
Compiling module xil_defaultlib.Adder__14
Compiling module xil_defaultlib.Adder__15
Compiling module xil_defaultlib.Adder__16
Compiling module xil_defaultlib.Adder__17
Compiling module xil_defaultlib.Adder__18
Compiling module xil_defaultlib.Adder__19
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.Register10Bit
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Register10Bit__9
Compiling module xil_defaultlib.Register10Bit__3
Compiling module xil_defaultlib.Register10Bit__4
Compiling module xil_defaultlib.Register10Bit__5
Compiling module xil_defaultlib.Register10Bit__6
Compiling module xil_defaultlib.Register10Bit__7
Compiling module xil_defaultlib.Register10Bit__8
Compiling module xil_defaultlib.Register10Bit__1
Compiling module xil_defaultlib.Register10Bit__2
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.CPUTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUTB_time_synth
