Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jan  3 19:05:16 2021
| Host         : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_methodology -file tpu_transmit_methodology_drc_routed.rpt -pb tpu_transmit_methodology_drc_routed.pb -rpx tpu_transmit_methodology_drc_routed.rpx
| Design       : tpu_transmit
| Device       : xcku040-ffva1156-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+----------+------------------+------------------------------------------------+------------+
| Rule     | Severity         | Description                                    | Violations |
+----------+------------------+------------------------------------------------+------------+
| TIMING-6 | Critical Warning | No common primary clock between related clocks | 1          |
| TIMING-7 | Critical Warning | No common node between related clocks          | 1          |
| AVAL-324 | Warning          | Hard_blocks_needs_LOCs                         | 1          |
| LUTAR-1  | Warning          | LUT drives async reset alert                   | 5          |
| ULMTCS-1 | Warning          | Control Sets use limits recommend reduction    | 1          |
+----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks pcie_user_clk and clk_out1_tpu_transmit_clock are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pcie_user_clk] -to [get_clocks clk_out1_tpu_transmit_clock]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks pcie_user_clk and clk_out1_tpu_transmit_clock are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pcie_user_clk] -to [get_clocks clk_out1_tpu_transmit_clock]
Related violations: <none>

AVAL-324#1 Warning
Hard_blocks_needs_LOCs  
The hard block IBUFDS_GTE3 cell EP/refclk_ibuf is missing a valid LOC constraint for placement assignment, normally supplied by IP generation or manually assigned using the LOC property. Unguided placement of this block may cause problems in routing. Please set a valid LOC for this block to avoid these problem.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/bufg_gt_userclk_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/xdma_bpu_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.xdma_bpu_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/init_ctrl_inst/reg_cfg_tph_stt_read_enable_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR
EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_lnk_up_cdc_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_lnk_up_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_lnk_up_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell EP/xdma_bpu_i/inst/pcie3_ip_i/inst/xdma_bpu_pcie3_ip_pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE,
EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE
EP/xdma_bpu_i/inst/pcie3_ip_i/inst/user_reset_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 7885 control sets (vs. available limit of 60600, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


