                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 4.1.0 #12072 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module stm8s_tim2
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _TIM2_DeInit
                                     12 	.globl _TIM2_TimeBaseInit
                                     13 	.globl _TIM2_OC1Init
                                     14 	.globl _TIM2_OC2Init
                                     15 	.globl _TIM2_OC3Init
                                     16 	.globl _TIM2_ICInit
                                     17 	.globl _TIM2_PWMIConfig
                                     18 	.globl _TIM2_Cmd
                                     19 	.globl _TIM2_ITConfig
                                     20 	.globl _TIM2_UpdateDisableConfig
                                     21 	.globl _TIM2_UpdateRequestConfig
                                     22 	.globl _TIM2_SelectOnePulseMode
                                     23 	.globl _TIM2_PrescalerConfig
                                     24 	.globl _TIM2_ForcedOC1Config
                                     25 	.globl _TIM2_ForcedOC2Config
                                     26 	.globl _TIM2_ForcedOC3Config
                                     27 	.globl _TIM2_ARRPreloadConfig
                                     28 	.globl _TIM2_OC1PreloadConfig
                                     29 	.globl _TIM2_OC2PreloadConfig
                                     30 	.globl _TIM2_OC3PreloadConfig
                                     31 	.globl _TIM2_GenerateEvent
                                     32 	.globl _TIM2_OC1PolarityConfig
                                     33 	.globl _TIM2_OC2PolarityConfig
                                     34 	.globl _TIM2_OC3PolarityConfig
                                     35 	.globl _TIM2_CCxCmd
                                     36 	.globl _TIM2_SelectOCxM
                                     37 	.globl _TIM2_SetCounter
                                     38 	.globl _TIM2_SetAutoreload
                                     39 	.globl _TIM2_SetCompare1
                                     40 	.globl _TIM2_SetCompare2
                                     41 	.globl _TIM2_SetCompare3
                                     42 	.globl _TIM2_SetIC1Prescaler
                                     43 	.globl _TIM2_SetIC2Prescaler
                                     44 	.globl _TIM2_SetIC3Prescaler
                                     45 	.globl _TIM2_GetCapture1
                                     46 	.globl _TIM2_GetCapture2
                                     47 	.globl _TIM2_GetCapture3
                                     48 	.globl _TIM2_GetCounter
                                     49 	.globl _TIM2_GetPrescaler
                                     50 	.globl _TIM2_GetFlagStatus
                                     51 	.globl _TIM2_ClearFlag
                                     52 	.globl _TIM2_GetITStatus
                                     53 	.globl _TIM2_ClearITPendingBit
                                     54 ;--------------------------------------------------------
                                     55 ; ram data
                                     56 ;--------------------------------------------------------
                                     57 	.area DATA
                                     58 ;--------------------------------------------------------
                                     59 ; ram data
                                     60 ;--------------------------------------------------------
                                     61 	.area INITIALIZED
                                     62 ;--------------------------------------------------------
                                     63 ; absolute external ram data
                                     64 ;--------------------------------------------------------
                                     65 	.area DABS (ABS)
                                     66 
                                     67 ; default segment ordering for linker
                                     68 	.area HOME
                                     69 	.area GSINIT
                                     70 	.area GSFINAL
                                     71 	.area CONST
                                     72 	.area INITIALIZER
                                     73 	.area CODE
                                     74 
                                     75 ;--------------------------------------------------------
                                     76 ; global & static initialisations
                                     77 ;--------------------------------------------------------
                                     78 	.area HOME
                                     79 	.area GSINIT
                                     80 	.area GSFINAL
                                     81 	.area GSINIT
                                     82 ;--------------------------------------------------------
                                     83 ; Home
                                     84 ;--------------------------------------------------------
                                     85 	.area HOME
                                     86 	.area HOME
                                     87 ;--------------------------------------------------------
                                     88 ; code
                                     89 ;--------------------------------------------------------
                                     90 	.area CODE
                           000000    91 	Sstm8s_tim2$TIM2_DeInit$0 ==.
                                     92 ;	../SPL/src/stm8s_tim2.c: 52: void TIM2_DeInit(void)
                                     93 ; genLabel
                                     94 ;	-----------------------------------------
                                     95 ;	 function TIM2_DeInit
                                     96 ;	-----------------------------------------
                                     97 ;	Register assignment is optimal.
                                     98 ;	Stack space usage: 0 bytes.
      000000                         99 _TIM2_DeInit:
                           000000   100 	Sstm8s_tim2$TIM2_DeInit$1 ==.
                           000000   101 	Sstm8s_tim2$TIM2_DeInit$2 ==.
                                    102 ;	../SPL/src/stm8s_tim2.c: 54: TIM2->CR1 = (uint8_t)TIM2_CR1_RESET_VALUE;
                                    103 ; genPointerSet
      000000 35 00 53 00      [ 1]  104 	mov	0x5300+0, #0x00
                           000004   105 	Sstm8s_tim2$TIM2_DeInit$3 ==.
                                    106 ;	../SPL/src/stm8s_tim2.c: 55: TIM2->IER = (uint8_t)TIM2_IER_RESET_VALUE;
                                    107 ; genPointerSet
      000004 35 00 53 01      [ 1]  108 	mov	0x5301+0, #0x00
                           000008   109 	Sstm8s_tim2$TIM2_DeInit$4 ==.
                                    110 ;	../SPL/src/stm8s_tim2.c: 56: TIM2->SR2 = (uint8_t)TIM2_SR2_RESET_VALUE;
                                    111 ; genPointerSet
      000008 35 00 53 03      [ 1]  112 	mov	0x5303+0, #0x00
                           00000C   113 	Sstm8s_tim2$TIM2_DeInit$5 ==.
                                    114 ;	../SPL/src/stm8s_tim2.c: 59: TIM2->CCER1 = (uint8_t)TIM2_CCER1_RESET_VALUE;
                                    115 ; genPointerSet
      00000C 35 00 53 08      [ 1]  116 	mov	0x5308+0, #0x00
                           000010   117 	Sstm8s_tim2$TIM2_DeInit$6 ==.
                                    118 ;	../SPL/src/stm8s_tim2.c: 60: TIM2->CCER2 = (uint8_t)TIM2_CCER2_RESET_VALUE;
                                    119 ; genPointerSet
      000010 35 00 53 09      [ 1]  120 	mov	0x5309+0, #0x00
                           000014   121 	Sstm8s_tim2$TIM2_DeInit$7 ==.
                                    122 ;	../SPL/src/stm8s_tim2.c: 64: TIM2->CCER1 = (uint8_t)TIM2_CCER1_RESET_VALUE;
                                    123 ; genPointerSet
      000014 35 00 53 08      [ 1]  124 	mov	0x5308+0, #0x00
                           000018   125 	Sstm8s_tim2$TIM2_DeInit$8 ==.
                                    126 ;	../SPL/src/stm8s_tim2.c: 65: TIM2->CCER2 = (uint8_t)TIM2_CCER2_RESET_VALUE;
                                    127 ; genPointerSet
      000018 35 00 53 09      [ 1]  128 	mov	0x5309+0, #0x00
                           00001C   129 	Sstm8s_tim2$TIM2_DeInit$9 ==.
                                    130 ;	../SPL/src/stm8s_tim2.c: 66: TIM2->CCMR1 = (uint8_t)TIM2_CCMR1_RESET_VALUE;
                                    131 ; genPointerSet
      00001C 35 00 53 05      [ 1]  132 	mov	0x5305+0, #0x00
                           000020   133 	Sstm8s_tim2$TIM2_DeInit$10 ==.
                                    134 ;	../SPL/src/stm8s_tim2.c: 67: TIM2->CCMR2 = (uint8_t)TIM2_CCMR2_RESET_VALUE;
                                    135 ; genPointerSet
      000020 35 00 53 06      [ 1]  136 	mov	0x5306+0, #0x00
                           000024   137 	Sstm8s_tim2$TIM2_DeInit$11 ==.
                                    138 ;	../SPL/src/stm8s_tim2.c: 68: TIM2->CCMR3 = (uint8_t)TIM2_CCMR3_RESET_VALUE;
                                    139 ; genPointerSet
      000024 35 00 53 07      [ 1]  140 	mov	0x5307+0, #0x00
                           000028   141 	Sstm8s_tim2$TIM2_DeInit$12 ==.
                                    142 ;	../SPL/src/stm8s_tim2.c: 69: TIM2->CNTRH = (uint8_t)TIM2_CNTRH_RESET_VALUE;
                                    143 ; genPointerSet
      000028 35 00 53 0A      [ 1]  144 	mov	0x530a+0, #0x00
                           00002C   145 	Sstm8s_tim2$TIM2_DeInit$13 ==.
                                    146 ;	../SPL/src/stm8s_tim2.c: 70: TIM2->CNTRL = (uint8_t)TIM2_CNTRL_RESET_VALUE;
                                    147 ; genPointerSet
      00002C 35 00 53 0B      [ 1]  148 	mov	0x530b+0, #0x00
                           000030   149 	Sstm8s_tim2$TIM2_DeInit$14 ==.
                                    150 ;	../SPL/src/stm8s_tim2.c: 71: TIM2->PSCR = (uint8_t)TIM2_PSCR_RESET_VALUE;
                                    151 ; genPointerSet
      000030 35 00 53 0C      [ 1]  152 	mov	0x530c+0, #0x00
                           000034   153 	Sstm8s_tim2$TIM2_DeInit$15 ==.
                                    154 ;	../SPL/src/stm8s_tim2.c: 72: TIM2->ARRH  = (uint8_t)TIM2_ARRH_RESET_VALUE;
                                    155 ; genPointerSet
      000034 35 FF 53 0D      [ 1]  156 	mov	0x530d+0, #0xff
                           000038   157 	Sstm8s_tim2$TIM2_DeInit$16 ==.
                                    158 ;	../SPL/src/stm8s_tim2.c: 73: TIM2->ARRL  = (uint8_t)TIM2_ARRL_RESET_VALUE;
                                    159 ; genPointerSet
      000038 35 FF 53 0E      [ 1]  160 	mov	0x530e+0, #0xff
                           00003C   161 	Sstm8s_tim2$TIM2_DeInit$17 ==.
                                    162 ;	../SPL/src/stm8s_tim2.c: 74: TIM2->CCR1H = (uint8_t)TIM2_CCR1H_RESET_VALUE;
                                    163 ; genPointerSet
      00003C 35 00 53 0F      [ 1]  164 	mov	0x530f+0, #0x00
                           000040   165 	Sstm8s_tim2$TIM2_DeInit$18 ==.
                                    166 ;	../SPL/src/stm8s_tim2.c: 75: TIM2->CCR1L = (uint8_t)TIM2_CCR1L_RESET_VALUE;
                                    167 ; genPointerSet
      000040 35 00 53 10      [ 1]  168 	mov	0x5310+0, #0x00
                           000044   169 	Sstm8s_tim2$TIM2_DeInit$19 ==.
                                    170 ;	../SPL/src/stm8s_tim2.c: 76: TIM2->CCR2H = (uint8_t)TIM2_CCR2H_RESET_VALUE;
                                    171 ; genPointerSet
      000044 35 00 53 11      [ 1]  172 	mov	0x5311+0, #0x00
                           000048   173 	Sstm8s_tim2$TIM2_DeInit$20 ==.
                                    174 ;	../SPL/src/stm8s_tim2.c: 77: TIM2->CCR2L = (uint8_t)TIM2_CCR2L_RESET_VALUE;
                                    175 ; genPointerSet
      000048 35 00 53 12      [ 1]  176 	mov	0x5312+0, #0x00
                           00004C   177 	Sstm8s_tim2$TIM2_DeInit$21 ==.
                                    178 ;	../SPL/src/stm8s_tim2.c: 78: TIM2->CCR3H = (uint8_t)TIM2_CCR3H_RESET_VALUE;
                                    179 ; genPointerSet
      00004C 35 00 53 13      [ 1]  180 	mov	0x5313+0, #0x00
                           000050   181 	Sstm8s_tim2$TIM2_DeInit$22 ==.
                                    182 ;	../SPL/src/stm8s_tim2.c: 79: TIM2->CCR3L = (uint8_t)TIM2_CCR3L_RESET_VALUE;
                                    183 ; genPointerSet
      000050 35 00 53 14      [ 1]  184 	mov	0x5314+0, #0x00
                           000054   185 	Sstm8s_tim2$TIM2_DeInit$23 ==.
                                    186 ;	../SPL/src/stm8s_tim2.c: 80: TIM2->SR1 = (uint8_t)TIM2_SR1_RESET_VALUE;
                                    187 ; genPointerSet
      000054 35 00 53 02      [ 1]  188 	mov	0x5302+0, #0x00
                                    189 ; genLabel
      000058                        190 00101$:
                           000058   191 	Sstm8s_tim2$TIM2_DeInit$24 ==.
                                    192 ;	../SPL/src/stm8s_tim2.c: 81: }
                                    193 ; genEndFunction
                           000058   194 	Sstm8s_tim2$TIM2_DeInit$25 ==.
                           000058   195 	XG$TIM2_DeInit$0$0 ==.
      000058 81               [ 4]  196 	ret
                           000059   197 	Sstm8s_tim2$TIM2_DeInit$26 ==.
                           000059   198 	Sstm8s_tim2$TIM2_TimeBaseInit$27 ==.
                                    199 ;	../SPL/src/stm8s_tim2.c: 89: void TIM2_TimeBaseInit( TIM2_Prescaler_TypeDef TIM2_Prescaler,
                                    200 ; genLabel
                                    201 ;	-----------------------------------------
                                    202 ;	 function TIM2_TimeBaseInit
                                    203 ;	-----------------------------------------
                                    204 ;	Register assignment is optimal.
                                    205 ;	Stack space usage: 0 bytes.
      000059                        206 _TIM2_TimeBaseInit:
                           000059   207 	Sstm8s_tim2$TIM2_TimeBaseInit$28 ==.
                           000059   208 	Sstm8s_tim2$TIM2_TimeBaseInit$29 ==.
                                    209 ;	../SPL/src/stm8s_tim2.c: 93: TIM2->PSCR = (uint8_t)(TIM2_Prescaler);
                                    210 ; genPointerSet
      000059 AE 53 0C         [ 2]  211 	ldw	x, #0x530c
      00005C 7B 03            [ 1]  212 	ld	a, (0x03, sp)
      00005E F7               [ 1]  213 	ld	(x), a
                           00005F   214 	Sstm8s_tim2$TIM2_TimeBaseInit$30 ==.
                                    215 ;	../SPL/src/stm8s_tim2.c: 95: TIM2->ARRH = (uint8_t)(TIM2_Period >> 8);
                                    216 ; genRightShiftLiteral
      00005F 7B 04            [ 1]  217 	ld	a, (0x04, sp)
      000061 5F               [ 1]  218 	clrw	x
                                    219 ; genCast
                                    220 ; genAssign
                                    221 ; genPointerSet
      000062 C7 53 0D         [ 1]  222 	ld	0x530d, a
                           000065   223 	Sstm8s_tim2$TIM2_TimeBaseInit$31 ==.
                                    224 ;	../SPL/src/stm8s_tim2.c: 96: TIM2->ARRL = (uint8_t)(TIM2_Period);
                                    225 ; genCast
                                    226 ; genAssign
      000065 7B 05            [ 1]  227 	ld	a, (0x05, sp)
                                    228 ; genPointerSet
      000067 C7 53 0E         [ 1]  229 	ld	0x530e, a
                                    230 ; genLabel
      00006A                        231 00101$:
                           00006A   232 	Sstm8s_tim2$TIM2_TimeBaseInit$32 ==.
                                    233 ;	../SPL/src/stm8s_tim2.c: 97: }
                                    234 ; genEndFunction
                           00006A   235 	Sstm8s_tim2$TIM2_TimeBaseInit$33 ==.
                           00006A   236 	XG$TIM2_TimeBaseInit$0$0 ==.
      00006A 81               [ 4]  237 	ret
                           00006B   238 	Sstm8s_tim2$TIM2_TimeBaseInit$34 ==.
                           00006B   239 	Sstm8s_tim2$TIM2_OC1Init$35 ==.
                                    240 ;	../SPL/src/stm8s_tim2.c: 108: void TIM2_OC1Init(TIM2_OCMode_TypeDef TIM2_OCMode,
                                    241 ; genLabel
                                    242 ;	-----------------------------------------
                                    243 ;	 function TIM2_OC1Init
                                    244 ;	-----------------------------------------
                                    245 ;	Register assignment might be sub-optimal.
                                    246 ;	Stack space usage: 2 bytes.
      00006B                        247 _TIM2_OC1Init:
                           00006B   248 	Sstm8s_tim2$TIM2_OC1Init$36 ==.
      00006B 89               [ 2]  249 	pushw	x
                           00006C   250 	Sstm8s_tim2$TIM2_OC1Init$37 ==.
                           00006C   251 	Sstm8s_tim2$TIM2_OC1Init$38 ==.
                                    252 ;	../SPL/src/stm8s_tim2.c: 119: TIM2->CCER1 &= (uint8_t)(~( TIM2_CCER1_CC1E | TIM2_CCER1_CC1P));
                                    253 ; genPointerGet
      00006C C6 53 08         [ 1]  254 	ld	a, 0x5308
                                    255 ; genAnd
      00006F A4 FC            [ 1]  256 	and	a, #0xfc
                                    257 ; genPointerSet
      000071 C7 53 08         [ 1]  258 	ld	0x5308, a
                           000074   259 	Sstm8s_tim2$TIM2_OC1Init$39 ==.
                                    260 ;	../SPL/src/stm8s_tim2.c: 121: TIM2->CCER1 |= (uint8_t)((uint8_t)(TIM2_OutputState & TIM2_CCER1_CC1E ) | 
                                    261 ; genPointerGet
      000074 C6 53 08         [ 1]  262 	ld	a, 0x5308
      000077 6B 01            [ 1]  263 	ld	(0x01, sp), a
                                    264 ; genAnd
      000079 7B 06            [ 1]  265 	ld	a, (0x06, sp)
      00007B A4 01            [ 1]  266 	and	a, #0x01
      00007D 6B 02            [ 1]  267 	ld	(0x02, sp), a
                           00007F   268 	Sstm8s_tim2$TIM2_OC1Init$40 ==.
                                    269 ;	../SPL/src/stm8s_tim2.c: 122: (uint8_t)(TIM2_OCPolarity & TIM2_CCER1_CC1P));
                                    270 ; genAnd
      00007F 7B 09            [ 1]  271 	ld	a, (0x09, sp)
      000081 A4 02            [ 1]  272 	and	a, #0x02
                                    273 ; genOr
      000083 1A 02            [ 1]  274 	or	a, (0x02, sp)
                                    275 ; genOr
      000085 1A 01            [ 1]  276 	or	a, (0x01, sp)
                                    277 ; genPointerSet
      000087 C7 53 08         [ 1]  278 	ld	0x5308, a
                           00008A   279 	Sstm8s_tim2$TIM2_OC1Init$41 ==.
                                    280 ;	../SPL/src/stm8s_tim2.c: 125: TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_OCM)) |
                                    281 ; genPointerGet
      00008A C6 53 05         [ 1]  282 	ld	a, 0x5305
                                    283 ; genAnd
      00008D A4 8F            [ 1]  284 	and	a, #0x8f
                           00008F   285 	Sstm8s_tim2$TIM2_OC1Init$42 ==.
                                    286 ;	../SPL/src/stm8s_tim2.c: 126: (uint8_t)TIM2_OCMode);
                                    287 ; genOr
      00008F 1A 05            [ 1]  288 	or	a, (0x05, sp)
                                    289 ; genPointerSet
      000091 C7 53 05         [ 1]  290 	ld	0x5305, a
                           000094   291 	Sstm8s_tim2$TIM2_OC1Init$43 ==.
                                    292 ;	../SPL/src/stm8s_tim2.c: 129: TIM2->CCR1H = (uint8_t)(TIM2_Pulse >> 8);
                                    293 ; genRightShiftLiteral
      000094 7B 07            [ 1]  294 	ld	a, (0x07, sp)
      000096 5F               [ 1]  295 	clrw	x
                                    296 ; genCast
                                    297 ; genAssign
                                    298 ; genPointerSet
      000097 C7 53 0F         [ 1]  299 	ld	0x530f, a
                           00009A   300 	Sstm8s_tim2$TIM2_OC1Init$44 ==.
                                    301 ;	../SPL/src/stm8s_tim2.c: 130: TIM2->CCR1L = (uint8_t)(TIM2_Pulse);
                                    302 ; genCast
                                    303 ; genAssign
      00009A 7B 08            [ 1]  304 	ld	a, (0x08, sp)
                                    305 ; genPointerSet
      00009C C7 53 10         [ 1]  306 	ld	0x5310, a
                                    307 ; genLabel
      00009F                        308 00101$:
                           00009F   309 	Sstm8s_tim2$TIM2_OC1Init$45 ==.
                                    310 ;	../SPL/src/stm8s_tim2.c: 131: }
                                    311 ; genEndFunction
      00009F 85               [ 2]  312 	popw	x
                           0000A0   313 	Sstm8s_tim2$TIM2_OC1Init$46 ==.
                           0000A0   314 	Sstm8s_tim2$TIM2_OC1Init$47 ==.
                           0000A0   315 	XG$TIM2_OC1Init$0$0 ==.
      0000A0 81               [ 4]  316 	ret
                           0000A1   317 	Sstm8s_tim2$TIM2_OC1Init$48 ==.
                           0000A1   318 	Sstm8s_tim2$TIM2_OC2Init$49 ==.
                                    319 ;	../SPL/src/stm8s_tim2.c: 142: void TIM2_OC2Init(TIM2_OCMode_TypeDef TIM2_OCMode,
                                    320 ; genLabel
                                    321 ;	-----------------------------------------
                                    322 ;	 function TIM2_OC2Init
                                    323 ;	-----------------------------------------
                                    324 ;	Register assignment might be sub-optimal.
                                    325 ;	Stack space usage: 2 bytes.
      0000A1                        326 _TIM2_OC2Init:
                           0000A1   327 	Sstm8s_tim2$TIM2_OC2Init$50 ==.
      0000A1 89               [ 2]  328 	pushw	x
                           0000A2   329 	Sstm8s_tim2$TIM2_OC2Init$51 ==.
                           0000A2   330 	Sstm8s_tim2$TIM2_OC2Init$52 ==.
                                    331 ;	../SPL/src/stm8s_tim2.c: 154: TIM2->CCER1 &= (uint8_t)(~( TIM2_CCER1_CC2E |  TIM2_CCER1_CC2P ));
                                    332 ; genPointerGet
      0000A2 C6 53 08         [ 1]  333 	ld	a, 0x5308
                                    334 ; genAnd
      0000A5 A4 CF            [ 1]  335 	and	a, #0xcf
                                    336 ; genPointerSet
      0000A7 C7 53 08         [ 1]  337 	ld	0x5308, a
                           0000AA   338 	Sstm8s_tim2$TIM2_OC2Init$53 ==.
                                    339 ;	../SPL/src/stm8s_tim2.c: 156: TIM2->CCER1 |= (uint8_t)((uint8_t)(TIM2_OutputState  & TIM2_CCER1_CC2E ) |
                                    340 ; genPointerGet
      0000AA C6 53 08         [ 1]  341 	ld	a, 0x5308
      0000AD 6B 01            [ 1]  342 	ld	(0x01, sp), a
                                    343 ; genAnd
      0000AF 7B 06            [ 1]  344 	ld	a, (0x06, sp)
      0000B1 A4 10            [ 1]  345 	and	a, #0x10
      0000B3 6B 02            [ 1]  346 	ld	(0x02, sp), a
                           0000B5   347 	Sstm8s_tim2$TIM2_OC2Init$54 ==.
                                    348 ;	../SPL/src/stm8s_tim2.c: 157: (uint8_t)(TIM2_OCPolarity & TIM2_CCER1_CC2P));
                                    349 ; genAnd
      0000B5 7B 09            [ 1]  350 	ld	a, (0x09, sp)
      0000B7 A4 20            [ 1]  351 	and	a, #0x20
                                    352 ; genOr
      0000B9 1A 02            [ 1]  353 	or	a, (0x02, sp)
                                    354 ; genOr
      0000BB 1A 01            [ 1]  355 	or	a, (0x01, sp)
                                    356 ; genPointerSet
      0000BD C7 53 08         [ 1]  357 	ld	0x5308, a
                           0000C0   358 	Sstm8s_tim2$TIM2_OC2Init$55 ==.
                                    359 ;	../SPL/src/stm8s_tim2.c: 161: TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_OCM)) | 
                                    360 ; genPointerGet
      0000C0 C6 53 06         [ 1]  361 	ld	a, 0x5306
                                    362 ; genAnd
      0000C3 A4 8F            [ 1]  363 	and	a, #0x8f
                           0000C5   364 	Sstm8s_tim2$TIM2_OC2Init$56 ==.
                                    365 ;	../SPL/src/stm8s_tim2.c: 162: (uint8_t)TIM2_OCMode);
                                    366 ; genOr
      0000C5 1A 05            [ 1]  367 	or	a, (0x05, sp)
                                    368 ; genPointerSet
      0000C7 C7 53 06         [ 1]  369 	ld	0x5306, a
                           0000CA   370 	Sstm8s_tim2$TIM2_OC2Init$57 ==.
                                    371 ;	../SPL/src/stm8s_tim2.c: 166: TIM2->CCR2H = (uint8_t)(TIM2_Pulse >> 8);
                                    372 ; genRightShiftLiteral
      0000CA 7B 07            [ 1]  373 	ld	a, (0x07, sp)
      0000CC 5F               [ 1]  374 	clrw	x
                                    375 ; genCast
                                    376 ; genAssign
                                    377 ; genPointerSet
      0000CD C7 53 11         [ 1]  378 	ld	0x5311, a
                           0000D0   379 	Sstm8s_tim2$TIM2_OC2Init$58 ==.
                                    380 ;	../SPL/src/stm8s_tim2.c: 167: TIM2->CCR2L = (uint8_t)(TIM2_Pulse);
                                    381 ; genCast
                                    382 ; genAssign
      0000D0 7B 08            [ 1]  383 	ld	a, (0x08, sp)
                                    384 ; genPointerSet
      0000D2 C7 53 12         [ 1]  385 	ld	0x5312, a
                                    386 ; genLabel
      0000D5                        387 00101$:
                           0000D5   388 	Sstm8s_tim2$TIM2_OC2Init$59 ==.
                                    389 ;	../SPL/src/stm8s_tim2.c: 168: }
                                    390 ; genEndFunction
      0000D5 85               [ 2]  391 	popw	x
                           0000D6   392 	Sstm8s_tim2$TIM2_OC2Init$60 ==.
                           0000D6   393 	Sstm8s_tim2$TIM2_OC2Init$61 ==.
                           0000D6   394 	XG$TIM2_OC2Init$0$0 ==.
      0000D6 81               [ 4]  395 	ret
                           0000D7   396 	Sstm8s_tim2$TIM2_OC2Init$62 ==.
                           0000D7   397 	Sstm8s_tim2$TIM2_OC3Init$63 ==.
                                    398 ;	../SPL/src/stm8s_tim2.c: 179: void TIM2_OC3Init(TIM2_OCMode_TypeDef TIM2_OCMode,
                                    399 ; genLabel
                                    400 ;	-----------------------------------------
                                    401 ;	 function TIM2_OC3Init
                                    402 ;	-----------------------------------------
                                    403 ;	Register assignment might be sub-optimal.
                                    404 ;	Stack space usage: 2 bytes.
      0000D7                        405 _TIM2_OC3Init:
                           0000D7   406 	Sstm8s_tim2$TIM2_OC3Init$64 ==.
      0000D7 89               [ 2]  407 	pushw	x
                           0000D8   408 	Sstm8s_tim2$TIM2_OC3Init$65 ==.
                           0000D8   409 	Sstm8s_tim2$TIM2_OC3Init$66 ==.
                                    410 ;	../SPL/src/stm8s_tim2.c: 189: TIM2->CCER2 &= (uint8_t)(~( TIM2_CCER2_CC3E  | TIM2_CCER2_CC3P));
                                    411 ; genPointerGet
      0000D8 C6 53 09         [ 1]  412 	ld	a, 0x5309
                                    413 ; genAnd
      0000DB A4 FC            [ 1]  414 	and	a, #0xfc
                                    415 ; genPointerSet
      0000DD C7 53 09         [ 1]  416 	ld	0x5309, a
                           0000E0   417 	Sstm8s_tim2$TIM2_OC3Init$67 ==.
                                    418 ;	../SPL/src/stm8s_tim2.c: 191: TIM2->CCER2 |= (uint8_t)((uint8_t)(TIM2_OutputState & TIM2_CCER2_CC3E) |  
                                    419 ; genPointerGet
      0000E0 C6 53 09         [ 1]  420 	ld	a, 0x5309
      0000E3 6B 01            [ 1]  421 	ld	(0x01, sp), a
                                    422 ; genAnd
      0000E5 7B 06            [ 1]  423 	ld	a, (0x06, sp)
      0000E7 A4 01            [ 1]  424 	and	a, #0x01
      0000E9 6B 02            [ 1]  425 	ld	(0x02, sp), a
                           0000EB   426 	Sstm8s_tim2$TIM2_OC3Init$68 ==.
                                    427 ;	../SPL/src/stm8s_tim2.c: 192: (uint8_t)(TIM2_OCPolarity & TIM2_CCER2_CC3P));
                                    428 ; genAnd
      0000EB 7B 09            [ 1]  429 	ld	a, (0x09, sp)
      0000ED A4 02            [ 1]  430 	and	a, #0x02
                                    431 ; genOr
      0000EF 1A 02            [ 1]  432 	or	a, (0x02, sp)
                                    433 ; genOr
      0000F1 1A 01            [ 1]  434 	or	a, (0x01, sp)
                                    435 ; genPointerSet
      0000F3 C7 53 09         [ 1]  436 	ld	0x5309, a
                           0000F6   437 	Sstm8s_tim2$TIM2_OC3Init$69 ==.
                                    438 ;	../SPL/src/stm8s_tim2.c: 195: TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_OCM)) |
                                    439 ; genPointerGet
      0000F6 C6 53 07         [ 1]  440 	ld	a, 0x5307
                                    441 ; genAnd
      0000F9 A4 8F            [ 1]  442 	and	a, #0x8f
                           0000FB   443 	Sstm8s_tim2$TIM2_OC3Init$70 ==.
                                    444 ;	../SPL/src/stm8s_tim2.c: 196: (uint8_t)TIM2_OCMode);
                                    445 ; genOr
      0000FB 1A 05            [ 1]  446 	or	a, (0x05, sp)
                                    447 ; genPointerSet
      0000FD C7 53 07         [ 1]  448 	ld	0x5307, a
                           000100   449 	Sstm8s_tim2$TIM2_OC3Init$71 ==.
                                    450 ;	../SPL/src/stm8s_tim2.c: 199: TIM2->CCR3H = (uint8_t)(TIM2_Pulse >> 8);
                                    451 ; genRightShiftLiteral
      000100 7B 07            [ 1]  452 	ld	a, (0x07, sp)
      000102 5F               [ 1]  453 	clrw	x
                                    454 ; genCast
                                    455 ; genAssign
                                    456 ; genPointerSet
      000103 C7 53 13         [ 1]  457 	ld	0x5313, a
                           000106   458 	Sstm8s_tim2$TIM2_OC3Init$72 ==.
                                    459 ;	../SPL/src/stm8s_tim2.c: 200: TIM2->CCR3L = (uint8_t)(TIM2_Pulse);
                                    460 ; genCast
                                    461 ; genAssign
      000106 7B 08            [ 1]  462 	ld	a, (0x08, sp)
                                    463 ; genPointerSet
      000108 C7 53 14         [ 1]  464 	ld	0x5314, a
                                    465 ; genLabel
      00010B                        466 00101$:
                           00010B   467 	Sstm8s_tim2$TIM2_OC3Init$73 ==.
                                    468 ;	../SPL/src/stm8s_tim2.c: 201: }
                                    469 ; genEndFunction
      00010B 85               [ 2]  470 	popw	x
                           00010C   471 	Sstm8s_tim2$TIM2_OC3Init$74 ==.
                           00010C   472 	Sstm8s_tim2$TIM2_OC3Init$75 ==.
                           00010C   473 	XG$TIM2_OC3Init$0$0 ==.
      00010C 81               [ 4]  474 	ret
                           00010D   475 	Sstm8s_tim2$TIM2_OC3Init$76 ==.
                           00010D   476 	Sstm8s_tim2$TIM2_ICInit$77 ==.
                                    477 ;	../SPL/src/stm8s_tim2.c: 212: void TIM2_ICInit(TIM2_Channel_TypeDef TIM2_Channel,
                                    478 ; genLabel
                                    479 ;	-----------------------------------------
                                    480 ;	 function TIM2_ICInit
                                    481 ;	-----------------------------------------
                                    482 ;	Register assignment is optimal.
                                    483 ;	Stack space usage: 0 bytes.
      00010D                        484 _TIM2_ICInit:
                           00010D   485 	Sstm8s_tim2$TIM2_ICInit$78 ==.
                           00010D   486 	Sstm8s_tim2$TIM2_ICInit$79 ==.
                                    487 ;	../SPL/src/stm8s_tim2.c: 225: if (TIM2_Channel == TIM2_CHANNEL_1)
                                    488 ; genIfx
      00010D 0D 03            [ 1]  489 	tnz	(0x03, sp)
      00010F 27 03            [ 1]  490 	jreq	00119$
      000111 CCr01r2C         [ 2]  491 	jp	00105$
      000114                        492 00119$:
                           000114   493 	Sstm8s_tim2$TIM2_ICInit$80 ==.
                           000114   494 	Sstm8s_tim2$TIM2_ICInit$81 ==.
                                    495 ;	../SPL/src/stm8s_tim2.c: 228: TI1_Config((uint8_t)TIM2_ICPolarity,
                                    496 ; genIPush
      000114 7B 07            [ 1]  497 	ld	a, (0x07, sp)
      000116 88               [ 1]  498 	push	a
                           000117   499 	Sstm8s_tim2$TIM2_ICInit$82 ==.
                                    500 ; genIPush
      000117 7B 06            [ 1]  501 	ld	a, (0x06, sp)
      000119 88               [ 1]  502 	push	a
                           00011A   503 	Sstm8s_tim2$TIM2_ICInit$83 ==.
                                    504 ; genIPush
      00011A 7B 06            [ 1]  505 	ld	a, (0x06, sp)
      00011C 88               [ 1]  506 	push	a
                           00011D   507 	Sstm8s_tim2$TIM2_ICInit$84 ==.
                                    508 ; genCall
      00011D CDr05r1D         [ 4]  509 	call	_TI1_Config
      000120 5B 03            [ 2]  510 	addw	sp, #3
                           000122   511 	Sstm8s_tim2$TIM2_ICInit$85 ==.
                           000122   512 	Sstm8s_tim2$TIM2_ICInit$86 ==.
                                    513 ;	../SPL/src/stm8s_tim2.c: 233: TIM2_SetIC1Prescaler(TIM2_ICPrescaler);
                                    514 ; genIPush
      000122 7B 06            [ 1]  515 	ld	a, (0x06, sp)
      000124 88               [ 1]  516 	push	a
                           000125   517 	Sstm8s_tim2$TIM2_ICInit$87 ==.
                                    518 ; genCall
      000125 CDr04r35         [ 4]  519 	call	_TIM2_SetIC1Prescaler
      000128 84               [ 1]  520 	pop	a
                           000129   521 	Sstm8s_tim2$TIM2_ICInit$88 ==.
                           000129   522 	Sstm8s_tim2$TIM2_ICInit$89 ==.
                                    523 ; genGoto
      000129 CCr01r64         [ 2]  524 	jp	00107$
                                    525 ; genLabel
      00012C                        526 00105$:
                           00012C   527 	Sstm8s_tim2$TIM2_ICInit$90 ==.
                                    528 ;	../SPL/src/stm8s_tim2.c: 235: else if (TIM2_Channel == TIM2_CHANNEL_2)
                                    529 ; genCmpEQorNE
      00012C 7B 03            [ 1]  530 	ld	a, (0x03, sp)
      00012E 4A               [ 1]  531 	dec	a
      00012F 26 03            [ 1]  532 	jrne	00121$
      000131 CCr01r37         [ 2]  533 	jp	00122$
      000134                        534 00121$:
      000134 CCr01r4F         [ 2]  535 	jp	00102$
      000137                        536 00122$:
                           000137   537 	Sstm8s_tim2$TIM2_ICInit$91 ==.
                                    538 ; skipping generated iCode
                           000137   539 	Sstm8s_tim2$TIM2_ICInit$92 ==.
                           000137   540 	Sstm8s_tim2$TIM2_ICInit$93 ==.
                                    541 ;	../SPL/src/stm8s_tim2.c: 238: TI2_Config((uint8_t)TIM2_ICPolarity,
                                    542 ; genIPush
      000137 7B 07            [ 1]  543 	ld	a, (0x07, sp)
      000139 88               [ 1]  544 	push	a
                           00013A   545 	Sstm8s_tim2$TIM2_ICInit$94 ==.
                                    546 ; genIPush
      00013A 7B 06            [ 1]  547 	ld	a, (0x06, sp)
      00013C 88               [ 1]  548 	push	a
                           00013D   549 	Sstm8s_tim2$TIM2_ICInit$95 ==.
                                    550 ; genIPush
      00013D 7B 06            [ 1]  551 	ld	a, (0x06, sp)
      00013F 88               [ 1]  552 	push	a
                           000140   553 	Sstm8s_tim2$TIM2_ICInit$96 ==.
                                    554 ; genCall
      000140 CDr05r5A         [ 4]  555 	call	_TI2_Config
      000143 5B 03            [ 2]  556 	addw	sp, #3
                           000145   557 	Sstm8s_tim2$TIM2_ICInit$97 ==.
                           000145   558 	Sstm8s_tim2$TIM2_ICInit$98 ==.
                                    559 ;	../SPL/src/stm8s_tim2.c: 243: TIM2_SetIC2Prescaler(TIM2_ICPrescaler);
                                    560 ; genIPush
      000145 7B 06            [ 1]  561 	ld	a, (0x06, sp)
      000147 88               [ 1]  562 	push	a
                           000148   563 	Sstm8s_tim2$TIM2_ICInit$99 ==.
                                    564 ; genCall
      000148 CDr04r40         [ 4]  565 	call	_TIM2_SetIC2Prescaler
      00014B 84               [ 1]  566 	pop	a
                           00014C   567 	Sstm8s_tim2$TIM2_ICInit$100 ==.
                           00014C   568 	Sstm8s_tim2$TIM2_ICInit$101 ==.
                                    569 ; genGoto
      00014C CCr01r64         [ 2]  570 	jp	00107$
                                    571 ; genLabel
      00014F                        572 00102$:
                           00014F   573 	Sstm8s_tim2$TIM2_ICInit$102 ==.
                           00014F   574 	Sstm8s_tim2$TIM2_ICInit$103 ==.
                                    575 ;	../SPL/src/stm8s_tim2.c: 248: TI3_Config((uint8_t)TIM2_ICPolarity,
                                    576 ; genIPush
      00014F 7B 07            [ 1]  577 	ld	a, (0x07, sp)
      000151 88               [ 1]  578 	push	a
                           000152   579 	Sstm8s_tim2$TIM2_ICInit$104 ==.
                                    580 ; genIPush
      000152 7B 06            [ 1]  581 	ld	a, (0x06, sp)
      000154 88               [ 1]  582 	push	a
                           000155   583 	Sstm8s_tim2$TIM2_ICInit$105 ==.
                                    584 ; genIPush
      000155 7B 06            [ 1]  585 	ld	a, (0x06, sp)
      000157 88               [ 1]  586 	push	a
                           000158   587 	Sstm8s_tim2$TIM2_ICInit$106 ==.
                                    588 ; genCall
      000158 CDr05r97         [ 4]  589 	call	_TI3_Config
      00015B 5B 03            [ 2]  590 	addw	sp, #3
                           00015D   591 	Sstm8s_tim2$TIM2_ICInit$107 ==.
                           00015D   592 	Sstm8s_tim2$TIM2_ICInit$108 ==.
                                    593 ;	../SPL/src/stm8s_tim2.c: 253: TIM2_SetIC3Prescaler(TIM2_ICPrescaler);
                                    594 ; genIPush
      00015D 7B 06            [ 1]  595 	ld	a, (0x06, sp)
      00015F 88               [ 1]  596 	push	a
                           000160   597 	Sstm8s_tim2$TIM2_ICInit$109 ==.
                                    598 ; genCall
      000160 CDr04r4B         [ 4]  599 	call	_TIM2_SetIC3Prescaler
      000163 84               [ 1]  600 	pop	a
                           000164   601 	Sstm8s_tim2$TIM2_ICInit$110 ==.
                           000164   602 	Sstm8s_tim2$TIM2_ICInit$111 ==.
                                    603 ; genLabel
      000164                        604 00107$:
                           000164   605 	Sstm8s_tim2$TIM2_ICInit$112 ==.
                                    606 ;	../SPL/src/stm8s_tim2.c: 255: }
                                    607 ; genEndFunction
                           000164   608 	Sstm8s_tim2$TIM2_ICInit$113 ==.
                           000164   609 	XG$TIM2_ICInit$0$0 ==.
      000164 81               [ 4]  610 	ret
                           000165   611 	Sstm8s_tim2$TIM2_ICInit$114 ==.
                           000165   612 	Sstm8s_tim2$TIM2_PWMIConfig$115 ==.
                                    613 ;	../SPL/src/stm8s_tim2.c: 266: void TIM2_PWMIConfig(TIM2_Channel_TypeDef TIM2_Channel,
                                    614 ; genLabel
                                    615 ;	-----------------------------------------
                                    616 ;	 function TIM2_PWMIConfig
                                    617 ;	-----------------------------------------
                                    618 ;	Register assignment is optimal.
                                    619 ;	Stack space usage: 2 bytes.
      000165                        620 _TIM2_PWMIConfig:
                           000165   621 	Sstm8s_tim2$TIM2_PWMIConfig$116 ==.
      000165 89               [ 2]  622 	pushw	x
                           000166   623 	Sstm8s_tim2$TIM2_PWMIConfig$117 ==.
                           000166   624 	Sstm8s_tim2$TIM2_PWMIConfig$118 ==.
                                    625 ;	../SPL/src/stm8s_tim2.c: 282: if (TIM2_ICPolarity != TIM2_ICPOLARITY_FALLING)
                                    626 ; genCmpEQorNE
      000166 7B 06            [ 1]  627 	ld	a, (0x06, sp)
      000168 A1 44            [ 1]  628 	cp	a, #0x44
      00016A 26 03            [ 1]  629 	jrne	00128$
      00016C CCr01r76         [ 2]  630 	jp	00102$
      00016F                        631 00128$:
                           00016F   632 	Sstm8s_tim2$TIM2_PWMIConfig$119 ==.
                                    633 ; skipping generated iCode
                           00016F   634 	Sstm8s_tim2$TIM2_PWMIConfig$120 ==.
                           00016F   635 	Sstm8s_tim2$TIM2_PWMIConfig$121 ==.
                                    636 ;	../SPL/src/stm8s_tim2.c: 284: icpolarity = (uint8_t)TIM2_ICPOLARITY_FALLING;
                                    637 ; genAssign
      00016F A6 44            [ 1]  638 	ld	a, #0x44
      000171 6B 01            [ 1]  639 	ld	(0x01, sp), a
                           000173   640 	Sstm8s_tim2$TIM2_PWMIConfig$122 ==.
                                    641 ; genGoto
      000173 CCr01r78         [ 2]  642 	jp	00103$
                                    643 ; genLabel
      000176                        644 00102$:
                           000176   645 	Sstm8s_tim2$TIM2_PWMIConfig$123 ==.
                           000176   646 	Sstm8s_tim2$TIM2_PWMIConfig$124 ==.
                                    647 ;	../SPL/src/stm8s_tim2.c: 288: icpolarity = (uint8_t)TIM2_ICPOLARITY_RISING;
                                    648 ; genAssign
      000176 0F 01            [ 1]  649 	clr	(0x01, sp)
                           000178   650 	Sstm8s_tim2$TIM2_PWMIConfig$125 ==.
                                    651 ; genLabel
      000178                        652 00103$:
                           000178   653 	Sstm8s_tim2$TIM2_PWMIConfig$126 ==.
                                    654 ;	../SPL/src/stm8s_tim2.c: 292: if (TIM2_ICSelection == TIM2_ICSELECTION_DIRECTTI)
                                    655 ; genCmpEQorNE
      000178 7B 07            [ 1]  656 	ld	a, (0x07, sp)
      00017A 4A               [ 1]  657 	dec	a
      00017B 26 03            [ 1]  658 	jrne	00131$
      00017D CCr01r83         [ 2]  659 	jp	00132$
      000180                        660 00131$:
      000180 CCr01r8A         [ 2]  661 	jp	00105$
      000183                        662 00132$:
                           000183   663 	Sstm8s_tim2$TIM2_PWMIConfig$127 ==.
                                    664 ; skipping generated iCode
                           000183   665 	Sstm8s_tim2$TIM2_PWMIConfig$128 ==.
                           000183   666 	Sstm8s_tim2$TIM2_PWMIConfig$129 ==.
                                    667 ;	../SPL/src/stm8s_tim2.c: 294: icselection = (uint8_t)TIM2_ICSELECTION_INDIRECTTI;
                                    668 ; genAssign
      000183 A6 02            [ 1]  669 	ld	a, #0x02
      000185 6B 02            [ 1]  670 	ld	(0x02, sp), a
                           000187   671 	Sstm8s_tim2$TIM2_PWMIConfig$130 ==.
                                    672 ; genGoto
      000187 CCr01r8E         [ 2]  673 	jp	00106$
                                    674 ; genLabel
      00018A                        675 00105$:
                           00018A   676 	Sstm8s_tim2$TIM2_PWMIConfig$131 ==.
                           00018A   677 	Sstm8s_tim2$TIM2_PWMIConfig$132 ==.
                                    678 ;	../SPL/src/stm8s_tim2.c: 298: icselection = (uint8_t)TIM2_ICSELECTION_DIRECTTI;
                                    679 ; genAssign
      00018A A6 01            [ 1]  680 	ld	a, #0x01
      00018C 6B 02            [ 1]  681 	ld	(0x02, sp), a
                           00018E   682 	Sstm8s_tim2$TIM2_PWMIConfig$133 ==.
                                    683 ; genLabel
      00018E                        684 00106$:
                           00018E   685 	Sstm8s_tim2$TIM2_PWMIConfig$134 ==.
                                    686 ;	../SPL/src/stm8s_tim2.c: 301: if (TIM2_Channel == TIM2_CHANNEL_1)
                                    687 ; genIfx
      00018E 0D 05            [ 1]  688 	tnz	(0x05, sp)
      000190 27 03            [ 1]  689 	jreq	00133$
      000192 CCr01rC2         [ 2]  690 	jp	00108$
      000195                        691 00133$:
                           000195   692 	Sstm8s_tim2$TIM2_PWMIConfig$135 ==.
                           000195   693 	Sstm8s_tim2$TIM2_PWMIConfig$136 ==.
                                    694 ;	../SPL/src/stm8s_tim2.c: 304: TI1_Config((uint8_t)TIM2_ICPolarity, (uint8_t)TIM2_ICSelection,
                                    695 ; genIPush
      000195 7B 09            [ 1]  696 	ld	a, (0x09, sp)
      000197 88               [ 1]  697 	push	a
                           000198   698 	Sstm8s_tim2$TIM2_PWMIConfig$137 ==.
                                    699 ; genIPush
      000198 7B 08            [ 1]  700 	ld	a, (0x08, sp)
      00019A 88               [ 1]  701 	push	a
                           00019B   702 	Sstm8s_tim2$TIM2_PWMIConfig$138 ==.
                                    703 ; genIPush
      00019B 7B 08            [ 1]  704 	ld	a, (0x08, sp)
      00019D 88               [ 1]  705 	push	a
                           00019E   706 	Sstm8s_tim2$TIM2_PWMIConfig$139 ==.
                                    707 ; genCall
      00019E CDr05r1D         [ 4]  708 	call	_TI1_Config
      0001A1 5B 03            [ 2]  709 	addw	sp, #3
                           0001A3   710 	Sstm8s_tim2$TIM2_PWMIConfig$140 ==.
                           0001A3   711 	Sstm8s_tim2$TIM2_PWMIConfig$141 ==.
                                    712 ;	../SPL/src/stm8s_tim2.c: 308: TIM2_SetIC1Prescaler(TIM2_ICPrescaler);
                                    713 ; genIPush
      0001A3 7B 08            [ 1]  714 	ld	a, (0x08, sp)
      0001A5 88               [ 1]  715 	push	a
                           0001A6   716 	Sstm8s_tim2$TIM2_PWMIConfig$142 ==.
                                    717 ; genCall
      0001A6 CDr04r35         [ 4]  718 	call	_TIM2_SetIC1Prescaler
      0001A9 84               [ 1]  719 	pop	a
                           0001AA   720 	Sstm8s_tim2$TIM2_PWMIConfig$143 ==.
                           0001AA   721 	Sstm8s_tim2$TIM2_PWMIConfig$144 ==.
                                    722 ;	../SPL/src/stm8s_tim2.c: 311: TI2_Config(icpolarity, icselection, TIM2_ICFilter);
                                    723 ; genIPush
      0001AA 7B 09            [ 1]  724 	ld	a, (0x09, sp)
      0001AC 88               [ 1]  725 	push	a
                           0001AD   726 	Sstm8s_tim2$TIM2_PWMIConfig$145 ==.
                                    727 ; genIPush
      0001AD 7B 03            [ 1]  728 	ld	a, (0x03, sp)
      0001AF 88               [ 1]  729 	push	a
                           0001B0   730 	Sstm8s_tim2$TIM2_PWMIConfig$146 ==.
                                    731 ; genIPush
      0001B0 7B 03            [ 1]  732 	ld	a, (0x03, sp)
      0001B2 88               [ 1]  733 	push	a
                           0001B3   734 	Sstm8s_tim2$TIM2_PWMIConfig$147 ==.
                                    735 ; genCall
      0001B3 CDr05r5A         [ 4]  736 	call	_TI2_Config
      0001B6 5B 03            [ 2]  737 	addw	sp, #3
                           0001B8   738 	Sstm8s_tim2$TIM2_PWMIConfig$148 ==.
                           0001B8   739 	Sstm8s_tim2$TIM2_PWMIConfig$149 ==.
                                    740 ;	../SPL/src/stm8s_tim2.c: 314: TIM2_SetIC2Prescaler(TIM2_ICPrescaler);
                                    741 ; genIPush
      0001B8 7B 08            [ 1]  742 	ld	a, (0x08, sp)
      0001BA 88               [ 1]  743 	push	a
                           0001BB   744 	Sstm8s_tim2$TIM2_PWMIConfig$150 ==.
                                    745 ; genCall
      0001BB CDr04r40         [ 4]  746 	call	_TIM2_SetIC2Prescaler
      0001BE 84               [ 1]  747 	pop	a
                           0001BF   748 	Sstm8s_tim2$TIM2_PWMIConfig$151 ==.
                           0001BF   749 	Sstm8s_tim2$TIM2_PWMIConfig$152 ==.
                                    750 ; genGoto
      0001BF CCr01rEC         [ 2]  751 	jp	00110$
                                    752 ; genLabel
      0001C2                        753 00108$:
                           0001C2   754 	Sstm8s_tim2$TIM2_PWMIConfig$153 ==.
                           0001C2   755 	Sstm8s_tim2$TIM2_PWMIConfig$154 ==.
                                    756 ;	../SPL/src/stm8s_tim2.c: 319: TI2_Config((uint8_t)TIM2_ICPolarity, (uint8_t)TIM2_ICSelection,
                                    757 ; genIPush
      0001C2 7B 09            [ 1]  758 	ld	a, (0x09, sp)
      0001C4 88               [ 1]  759 	push	a
                           0001C5   760 	Sstm8s_tim2$TIM2_PWMIConfig$155 ==.
                                    761 ; genIPush
      0001C5 7B 08            [ 1]  762 	ld	a, (0x08, sp)
      0001C7 88               [ 1]  763 	push	a
                           0001C8   764 	Sstm8s_tim2$TIM2_PWMIConfig$156 ==.
                                    765 ; genIPush
      0001C8 7B 08            [ 1]  766 	ld	a, (0x08, sp)
      0001CA 88               [ 1]  767 	push	a
                           0001CB   768 	Sstm8s_tim2$TIM2_PWMIConfig$157 ==.
                                    769 ; genCall
      0001CB CDr05r5A         [ 4]  770 	call	_TI2_Config
      0001CE 5B 03            [ 2]  771 	addw	sp, #3
                           0001D0   772 	Sstm8s_tim2$TIM2_PWMIConfig$158 ==.
                           0001D0   773 	Sstm8s_tim2$TIM2_PWMIConfig$159 ==.
                                    774 ;	../SPL/src/stm8s_tim2.c: 323: TIM2_SetIC2Prescaler(TIM2_ICPrescaler);
                                    775 ; genIPush
      0001D0 7B 08            [ 1]  776 	ld	a, (0x08, sp)
      0001D2 88               [ 1]  777 	push	a
                           0001D3   778 	Sstm8s_tim2$TIM2_PWMIConfig$160 ==.
                                    779 ; genCall
      0001D3 CDr04r40         [ 4]  780 	call	_TIM2_SetIC2Prescaler
      0001D6 84               [ 1]  781 	pop	a
                           0001D7   782 	Sstm8s_tim2$TIM2_PWMIConfig$161 ==.
                           0001D7   783 	Sstm8s_tim2$TIM2_PWMIConfig$162 ==.
                                    784 ;	../SPL/src/stm8s_tim2.c: 326: TI1_Config((uint8_t)icpolarity, icselection, (uint8_t)TIM2_ICFilter);
                                    785 ; genIPush
      0001D7 7B 09            [ 1]  786 	ld	a, (0x09, sp)
      0001D9 88               [ 1]  787 	push	a
                           0001DA   788 	Sstm8s_tim2$TIM2_PWMIConfig$163 ==.
                                    789 ; genIPush
      0001DA 7B 03            [ 1]  790 	ld	a, (0x03, sp)
      0001DC 88               [ 1]  791 	push	a
                           0001DD   792 	Sstm8s_tim2$TIM2_PWMIConfig$164 ==.
                                    793 ; genIPush
      0001DD 7B 03            [ 1]  794 	ld	a, (0x03, sp)
      0001DF 88               [ 1]  795 	push	a
                           0001E0   796 	Sstm8s_tim2$TIM2_PWMIConfig$165 ==.
                                    797 ; genCall
      0001E0 CDr05r1D         [ 4]  798 	call	_TI1_Config
      0001E3 5B 03            [ 2]  799 	addw	sp, #3
                           0001E5   800 	Sstm8s_tim2$TIM2_PWMIConfig$166 ==.
                           0001E5   801 	Sstm8s_tim2$TIM2_PWMIConfig$167 ==.
                                    802 ;	../SPL/src/stm8s_tim2.c: 329: TIM2_SetIC1Prescaler(TIM2_ICPrescaler);
                                    803 ; genIPush
      0001E5 7B 08            [ 1]  804 	ld	a, (0x08, sp)
      0001E7 88               [ 1]  805 	push	a
                           0001E8   806 	Sstm8s_tim2$TIM2_PWMIConfig$168 ==.
                                    807 ; genCall
      0001E8 CDr04r35         [ 4]  808 	call	_TIM2_SetIC1Prescaler
      0001EB 84               [ 1]  809 	pop	a
                           0001EC   810 	Sstm8s_tim2$TIM2_PWMIConfig$169 ==.
                           0001EC   811 	Sstm8s_tim2$TIM2_PWMIConfig$170 ==.
                                    812 ; genLabel
      0001EC                        813 00110$:
                           0001EC   814 	Sstm8s_tim2$TIM2_PWMIConfig$171 ==.
                                    815 ;	../SPL/src/stm8s_tim2.c: 331: }
                                    816 ; genEndFunction
      0001EC 85               [ 2]  817 	popw	x
                           0001ED   818 	Sstm8s_tim2$TIM2_PWMIConfig$172 ==.
                           0001ED   819 	Sstm8s_tim2$TIM2_PWMIConfig$173 ==.
                           0001ED   820 	XG$TIM2_PWMIConfig$0$0 ==.
      0001ED 81               [ 4]  821 	ret
                           0001EE   822 	Sstm8s_tim2$TIM2_PWMIConfig$174 ==.
                           0001EE   823 	Sstm8s_tim2$TIM2_Cmd$175 ==.
                                    824 ;	../SPL/src/stm8s_tim2.c: 339: void TIM2_Cmd(FunctionalState NewState)
                                    825 ; genLabel
                                    826 ;	-----------------------------------------
                                    827 ;	 function TIM2_Cmd
                                    828 ;	-----------------------------------------
                                    829 ;	Register assignment is optimal.
                                    830 ;	Stack space usage: 0 bytes.
      0001EE                        831 _TIM2_Cmd:
                           0001EE   832 	Sstm8s_tim2$TIM2_Cmd$176 ==.
                           0001EE   833 	Sstm8s_tim2$TIM2_Cmd$177 ==.
                                    834 ;	../SPL/src/stm8s_tim2.c: 347: TIM2->CR1 |= (uint8_t)TIM2_CR1_CEN;
                                    835 ; genPointerGet
      0001EE C6 53 00         [ 1]  836 	ld	a, 0x5300
                           0001F1   837 	Sstm8s_tim2$TIM2_Cmd$178 ==.
                                    838 ;	../SPL/src/stm8s_tim2.c: 345: if (NewState != DISABLE)
                                    839 ; genIfx
      0001F1 0D 03            [ 1]  840 	tnz	(0x03, sp)
      0001F3 26 03            [ 1]  841 	jrne	00111$
      0001F5 CCr02r00         [ 2]  842 	jp	00102$
      0001F8                        843 00111$:
                           0001F8   844 	Sstm8s_tim2$TIM2_Cmd$179 ==.
                           0001F8   845 	Sstm8s_tim2$TIM2_Cmd$180 ==.
                                    846 ;	../SPL/src/stm8s_tim2.c: 347: TIM2->CR1 |= (uint8_t)TIM2_CR1_CEN;
                                    847 ; genOr
      0001F8 AA 01            [ 1]  848 	or	a, #0x01
                                    849 ; genPointerSet
      0001FA C7 53 00         [ 1]  850 	ld	0x5300, a
                           0001FD   851 	Sstm8s_tim2$TIM2_Cmd$181 ==.
                                    852 ; genGoto
      0001FD CCr02r05         [ 2]  853 	jp	00104$
                                    854 ; genLabel
      000200                        855 00102$:
                           000200   856 	Sstm8s_tim2$TIM2_Cmd$182 ==.
                           000200   857 	Sstm8s_tim2$TIM2_Cmd$183 ==.
                                    858 ;	../SPL/src/stm8s_tim2.c: 351: TIM2->CR1 &= (uint8_t)(~TIM2_CR1_CEN);
                                    859 ; genAnd
      000200 A4 FE            [ 1]  860 	and	a, #0xfe
                                    861 ; genPointerSet
      000202 C7 53 00         [ 1]  862 	ld	0x5300, a
                           000205   863 	Sstm8s_tim2$TIM2_Cmd$184 ==.
                                    864 ; genLabel
      000205                        865 00104$:
                           000205   866 	Sstm8s_tim2$TIM2_Cmd$185 ==.
                                    867 ;	../SPL/src/stm8s_tim2.c: 353: }
                                    868 ; genEndFunction
                           000205   869 	Sstm8s_tim2$TIM2_Cmd$186 ==.
                           000205   870 	XG$TIM2_Cmd$0$0 ==.
      000205 81               [ 4]  871 	ret
                           000206   872 	Sstm8s_tim2$TIM2_Cmd$187 ==.
                           000206   873 	Sstm8s_tim2$TIM2_ITConfig$188 ==.
                                    874 ;	../SPL/src/stm8s_tim2.c: 368: void TIM2_ITConfig(TIM2_IT_TypeDef TIM2_IT, FunctionalState NewState)
                                    875 ; genLabel
                                    876 ;	-----------------------------------------
                                    877 ;	 function TIM2_ITConfig
                                    878 ;	-----------------------------------------
                                    879 ;	Register assignment is optimal.
                                    880 ;	Stack space usage: 1 bytes.
      000206                        881 _TIM2_ITConfig:
                           000206   882 	Sstm8s_tim2$TIM2_ITConfig$189 ==.
      000206 88               [ 1]  883 	push	a
                           000207   884 	Sstm8s_tim2$TIM2_ITConfig$190 ==.
                           000207   885 	Sstm8s_tim2$TIM2_ITConfig$191 ==.
                                    886 ;	../SPL/src/stm8s_tim2.c: 377: TIM2->IER |= (uint8_t)TIM2_IT;
                                    887 ; genPointerGet
      000207 C6 53 01         [ 1]  888 	ld	a, 0x5301
                           00020A   889 	Sstm8s_tim2$TIM2_ITConfig$192 ==.
                                    890 ;	../SPL/src/stm8s_tim2.c: 374: if (NewState != DISABLE)
                                    891 ; genIfx
      00020A 0D 05            [ 1]  892 	tnz	(0x05, sp)
      00020C 26 03            [ 1]  893 	jrne	00111$
      00020E CCr02r19         [ 2]  894 	jp	00102$
      000211                        895 00111$:
                           000211   896 	Sstm8s_tim2$TIM2_ITConfig$193 ==.
                           000211   897 	Sstm8s_tim2$TIM2_ITConfig$194 ==.
                                    898 ;	../SPL/src/stm8s_tim2.c: 377: TIM2->IER |= (uint8_t)TIM2_IT;
                                    899 ; genOr
      000211 1A 04            [ 1]  900 	or	a, (0x04, sp)
                                    901 ; genPointerSet
      000213 C7 53 01         [ 1]  902 	ld	0x5301, a
                           000216   903 	Sstm8s_tim2$TIM2_ITConfig$195 ==.
                                    904 ; genGoto
      000216 CCr02r25         [ 2]  905 	jp	00104$
                                    906 ; genLabel
      000219                        907 00102$:
                           000219   908 	Sstm8s_tim2$TIM2_ITConfig$196 ==.
                           000219   909 	Sstm8s_tim2$TIM2_ITConfig$197 ==.
                                    910 ;	../SPL/src/stm8s_tim2.c: 382: TIM2->IER &= (uint8_t)(~TIM2_IT);
                                    911 ; genCpl
      000219 88               [ 1]  912 	push	a
                           00021A   913 	Sstm8s_tim2$TIM2_ITConfig$198 ==.
      00021A 7B 05            [ 1]  914 	ld	a, (0x05, sp)
      00021C 43               [ 1]  915 	cpl	a
      00021D 6B 02            [ 1]  916 	ld	(0x02, sp), a
      00021F 84               [ 1]  917 	pop	a
                           000220   918 	Sstm8s_tim2$TIM2_ITConfig$199 ==.
                                    919 ; genAnd
      000220 14 01            [ 1]  920 	and	a, (0x01, sp)
                                    921 ; genPointerSet
      000222 C7 53 01         [ 1]  922 	ld	0x5301, a
                           000225   923 	Sstm8s_tim2$TIM2_ITConfig$200 ==.
                                    924 ; genLabel
      000225                        925 00104$:
                           000225   926 	Sstm8s_tim2$TIM2_ITConfig$201 ==.
                                    927 ;	../SPL/src/stm8s_tim2.c: 384: }
                                    928 ; genEndFunction
      000225 84               [ 1]  929 	pop	a
                           000226   930 	Sstm8s_tim2$TIM2_ITConfig$202 ==.
                           000226   931 	Sstm8s_tim2$TIM2_ITConfig$203 ==.
                           000226   932 	XG$TIM2_ITConfig$0$0 ==.
      000226 81               [ 4]  933 	ret
                           000227   934 	Sstm8s_tim2$TIM2_ITConfig$204 ==.
                           000227   935 	Sstm8s_tim2$TIM2_UpdateDisableConfig$205 ==.
                                    936 ;	../SPL/src/stm8s_tim2.c: 392: void TIM2_UpdateDisableConfig(FunctionalState NewState)
                                    937 ; genLabel
                                    938 ;	-----------------------------------------
                                    939 ;	 function TIM2_UpdateDisableConfig
                                    940 ;	-----------------------------------------
                                    941 ;	Register assignment is optimal.
                                    942 ;	Stack space usage: 0 bytes.
      000227                        943 _TIM2_UpdateDisableConfig:
                           000227   944 	Sstm8s_tim2$TIM2_UpdateDisableConfig$206 ==.
                           000227   945 	Sstm8s_tim2$TIM2_UpdateDisableConfig$207 ==.
                                    946 ;	../SPL/src/stm8s_tim2.c: 400: TIM2->CR1 |= (uint8_t)TIM2_CR1_UDIS;
                                    947 ; genPointerGet
      000227 C6 53 00         [ 1]  948 	ld	a, 0x5300
                           00022A   949 	Sstm8s_tim2$TIM2_UpdateDisableConfig$208 ==.
                                    950 ;	../SPL/src/stm8s_tim2.c: 398: if (NewState != DISABLE)
                                    951 ; genIfx
      00022A 0D 03            [ 1]  952 	tnz	(0x03, sp)
      00022C 26 03            [ 1]  953 	jrne	00111$
      00022E CCr02r39         [ 2]  954 	jp	00102$
      000231                        955 00111$:
                           000231   956 	Sstm8s_tim2$TIM2_UpdateDisableConfig$209 ==.
                           000231   957 	Sstm8s_tim2$TIM2_UpdateDisableConfig$210 ==.
                                    958 ;	../SPL/src/stm8s_tim2.c: 400: TIM2->CR1 |= (uint8_t)TIM2_CR1_UDIS;
                                    959 ; genOr
      000231 AA 02            [ 1]  960 	or	a, #0x02
                                    961 ; genPointerSet
      000233 C7 53 00         [ 1]  962 	ld	0x5300, a
                           000236   963 	Sstm8s_tim2$TIM2_UpdateDisableConfig$211 ==.
                                    964 ; genGoto
      000236 CCr02r3E         [ 2]  965 	jp	00104$
                                    966 ; genLabel
      000239                        967 00102$:
                           000239   968 	Sstm8s_tim2$TIM2_UpdateDisableConfig$212 ==.
                           000239   969 	Sstm8s_tim2$TIM2_UpdateDisableConfig$213 ==.
                                    970 ;	../SPL/src/stm8s_tim2.c: 404: TIM2->CR1 &= (uint8_t)(~TIM2_CR1_UDIS);
                                    971 ; genAnd
      000239 A4 FD            [ 1]  972 	and	a, #0xfd
                                    973 ; genPointerSet
      00023B C7 53 00         [ 1]  974 	ld	0x5300, a
                           00023E   975 	Sstm8s_tim2$TIM2_UpdateDisableConfig$214 ==.
                                    976 ; genLabel
      00023E                        977 00104$:
                           00023E   978 	Sstm8s_tim2$TIM2_UpdateDisableConfig$215 ==.
                                    979 ;	../SPL/src/stm8s_tim2.c: 406: }
                                    980 ; genEndFunction
                           00023E   981 	Sstm8s_tim2$TIM2_UpdateDisableConfig$216 ==.
                           00023E   982 	XG$TIM2_UpdateDisableConfig$0$0 ==.
      00023E 81               [ 4]  983 	ret
                           00023F   984 	Sstm8s_tim2$TIM2_UpdateDisableConfig$217 ==.
                           00023F   985 	Sstm8s_tim2$TIM2_UpdateRequestConfig$218 ==.
                                    986 ;	../SPL/src/stm8s_tim2.c: 416: void TIM2_UpdateRequestConfig(TIM2_UpdateSource_TypeDef TIM2_UpdateSource)
                                    987 ; genLabel
                                    988 ;	-----------------------------------------
                                    989 ;	 function TIM2_UpdateRequestConfig
                                    990 ;	-----------------------------------------
                                    991 ;	Register assignment is optimal.
                                    992 ;	Stack space usage: 0 bytes.
      00023F                        993 _TIM2_UpdateRequestConfig:
                           00023F   994 	Sstm8s_tim2$TIM2_UpdateRequestConfig$219 ==.
                           00023F   995 	Sstm8s_tim2$TIM2_UpdateRequestConfig$220 ==.
                                    996 ;	../SPL/src/stm8s_tim2.c: 424: TIM2->CR1 |= (uint8_t)TIM2_CR1_URS;
                                    997 ; genPointerGet
      00023F C6 53 00         [ 1]  998 	ld	a, 0x5300
                           000242   999 	Sstm8s_tim2$TIM2_UpdateRequestConfig$221 ==.
                                   1000 ;	../SPL/src/stm8s_tim2.c: 422: if (TIM2_UpdateSource != TIM2_UPDATESOURCE_GLOBAL)
                                   1001 ; genIfx
      000242 0D 03            [ 1] 1002 	tnz	(0x03, sp)
      000244 26 03            [ 1] 1003 	jrne	00111$
      000246 CCr02r51         [ 2] 1004 	jp	00102$
      000249                       1005 00111$:
                           000249  1006 	Sstm8s_tim2$TIM2_UpdateRequestConfig$222 ==.
                           000249  1007 	Sstm8s_tim2$TIM2_UpdateRequestConfig$223 ==.
                                   1008 ;	../SPL/src/stm8s_tim2.c: 424: TIM2->CR1 |= (uint8_t)TIM2_CR1_URS;
                                   1009 ; genOr
      000249 AA 04            [ 1] 1010 	or	a, #0x04
                                   1011 ; genPointerSet
      00024B C7 53 00         [ 1] 1012 	ld	0x5300, a
                           00024E  1013 	Sstm8s_tim2$TIM2_UpdateRequestConfig$224 ==.
                                   1014 ; genGoto
      00024E CCr02r56         [ 2] 1015 	jp	00104$
                                   1016 ; genLabel
      000251                       1017 00102$:
                           000251  1018 	Sstm8s_tim2$TIM2_UpdateRequestConfig$225 ==.
                           000251  1019 	Sstm8s_tim2$TIM2_UpdateRequestConfig$226 ==.
                                   1020 ;	../SPL/src/stm8s_tim2.c: 428: TIM2->CR1 &= (uint8_t)(~TIM2_CR1_URS);
                                   1021 ; genAnd
      000251 A4 FB            [ 1] 1022 	and	a, #0xfb
                                   1023 ; genPointerSet
      000253 C7 53 00         [ 1] 1024 	ld	0x5300, a
                           000256  1025 	Sstm8s_tim2$TIM2_UpdateRequestConfig$227 ==.
                                   1026 ; genLabel
      000256                       1027 00104$:
                           000256  1028 	Sstm8s_tim2$TIM2_UpdateRequestConfig$228 ==.
                                   1029 ;	../SPL/src/stm8s_tim2.c: 430: }
                                   1030 ; genEndFunction
                           000256  1031 	Sstm8s_tim2$TIM2_UpdateRequestConfig$229 ==.
                           000256  1032 	XG$TIM2_UpdateRequestConfig$0$0 ==.
      000256 81               [ 4] 1033 	ret
                           000257  1034 	Sstm8s_tim2$TIM2_UpdateRequestConfig$230 ==.
                           000257  1035 	Sstm8s_tim2$TIM2_SelectOnePulseMode$231 ==.
                                   1036 ;	../SPL/src/stm8s_tim2.c: 440: void TIM2_SelectOnePulseMode(TIM2_OPMode_TypeDef TIM2_OPMode)
                                   1037 ; genLabel
                                   1038 ;	-----------------------------------------
                                   1039 ;	 function TIM2_SelectOnePulseMode
                                   1040 ;	-----------------------------------------
                                   1041 ;	Register assignment is optimal.
                                   1042 ;	Stack space usage: 0 bytes.
      000257                       1043 _TIM2_SelectOnePulseMode:
                           000257  1044 	Sstm8s_tim2$TIM2_SelectOnePulseMode$232 ==.
                           000257  1045 	Sstm8s_tim2$TIM2_SelectOnePulseMode$233 ==.
                                   1046 ;	../SPL/src/stm8s_tim2.c: 448: TIM2->CR1 |= (uint8_t)TIM2_CR1_OPM;
                                   1047 ; genPointerGet
      000257 C6 53 00         [ 1] 1048 	ld	a, 0x5300
                           00025A  1049 	Sstm8s_tim2$TIM2_SelectOnePulseMode$234 ==.
                                   1050 ;	../SPL/src/stm8s_tim2.c: 446: if (TIM2_OPMode != TIM2_OPMODE_REPETITIVE)
                                   1051 ; genIfx
      00025A 0D 03            [ 1] 1052 	tnz	(0x03, sp)
      00025C 26 03            [ 1] 1053 	jrne	00111$
      00025E CCr02r69         [ 2] 1054 	jp	00102$
      000261                       1055 00111$:
                           000261  1056 	Sstm8s_tim2$TIM2_SelectOnePulseMode$235 ==.
                           000261  1057 	Sstm8s_tim2$TIM2_SelectOnePulseMode$236 ==.
                                   1058 ;	../SPL/src/stm8s_tim2.c: 448: TIM2->CR1 |= (uint8_t)TIM2_CR1_OPM;
                                   1059 ; genOr
      000261 AA 08            [ 1] 1060 	or	a, #0x08
                                   1061 ; genPointerSet
      000263 C7 53 00         [ 1] 1062 	ld	0x5300, a
                           000266  1063 	Sstm8s_tim2$TIM2_SelectOnePulseMode$237 ==.
                                   1064 ; genGoto
      000266 CCr02r6E         [ 2] 1065 	jp	00104$
                                   1066 ; genLabel
      000269                       1067 00102$:
                           000269  1068 	Sstm8s_tim2$TIM2_SelectOnePulseMode$238 ==.
                           000269  1069 	Sstm8s_tim2$TIM2_SelectOnePulseMode$239 ==.
                                   1070 ;	../SPL/src/stm8s_tim2.c: 452: TIM2->CR1 &= (uint8_t)(~TIM2_CR1_OPM);
                                   1071 ; genAnd
      000269 A4 F7            [ 1] 1072 	and	a, #0xf7
                                   1073 ; genPointerSet
      00026B C7 53 00         [ 1] 1074 	ld	0x5300, a
                           00026E  1075 	Sstm8s_tim2$TIM2_SelectOnePulseMode$240 ==.
                                   1076 ; genLabel
      00026E                       1077 00104$:
                           00026E  1078 	Sstm8s_tim2$TIM2_SelectOnePulseMode$241 ==.
                                   1079 ;	../SPL/src/stm8s_tim2.c: 454: }
                                   1080 ; genEndFunction
                           00026E  1081 	Sstm8s_tim2$TIM2_SelectOnePulseMode$242 ==.
                           00026E  1082 	XG$TIM2_SelectOnePulseMode$0$0 ==.
      00026E 81               [ 4] 1083 	ret
                           00026F  1084 	Sstm8s_tim2$TIM2_SelectOnePulseMode$243 ==.
                           00026F  1085 	Sstm8s_tim2$TIM2_PrescalerConfig$244 ==.
                                   1086 ;	../SPL/src/stm8s_tim2.c: 484: void TIM2_PrescalerConfig(TIM2_Prescaler_TypeDef Prescaler,
                                   1087 ; genLabel
                                   1088 ;	-----------------------------------------
                                   1089 ;	 function TIM2_PrescalerConfig
                                   1090 ;	-----------------------------------------
                                   1091 ;	Register assignment is optimal.
                                   1092 ;	Stack space usage: 0 bytes.
      00026F                       1093 _TIM2_PrescalerConfig:
                           00026F  1094 	Sstm8s_tim2$TIM2_PrescalerConfig$245 ==.
                           00026F  1095 	Sstm8s_tim2$TIM2_PrescalerConfig$246 ==.
                                   1096 ;	../SPL/src/stm8s_tim2.c: 492: TIM2->PSCR = (uint8_t)Prescaler;
                                   1097 ; genPointerSet
      00026F AE 53 0C         [ 2] 1098 	ldw	x, #0x530c
      000272 7B 03            [ 1] 1099 	ld	a, (0x03, sp)
      000274 F7               [ 1] 1100 	ld	(x), a
                           000275  1101 	Sstm8s_tim2$TIM2_PrescalerConfig$247 ==.
                                   1102 ;	../SPL/src/stm8s_tim2.c: 495: TIM2->EGR = (uint8_t)TIM2_PSCReloadMode;
                                   1103 ; genPointerSet
      000275 AE 53 04         [ 2] 1104 	ldw	x, #0x5304
      000278 7B 04            [ 1] 1105 	ld	a, (0x04, sp)
      00027A F7               [ 1] 1106 	ld	(x), a
                                   1107 ; genLabel
      00027B                       1108 00101$:
                           00027B  1109 	Sstm8s_tim2$TIM2_PrescalerConfig$248 ==.
                                   1110 ;	../SPL/src/stm8s_tim2.c: 496: }
                                   1111 ; genEndFunction
                           00027B  1112 	Sstm8s_tim2$TIM2_PrescalerConfig$249 ==.
                           00027B  1113 	XG$TIM2_PrescalerConfig$0$0 ==.
      00027B 81               [ 4] 1114 	ret
                           00027C  1115 	Sstm8s_tim2$TIM2_PrescalerConfig$250 ==.
                           00027C  1116 	Sstm8s_tim2$TIM2_ForcedOC1Config$251 ==.
                                   1117 ;	../SPL/src/stm8s_tim2.c: 507: void TIM2_ForcedOC1Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
                                   1118 ; genLabel
                                   1119 ;	-----------------------------------------
                                   1120 ;	 function TIM2_ForcedOC1Config
                                   1121 ;	-----------------------------------------
                                   1122 ;	Register assignment is optimal.
                                   1123 ;	Stack space usage: 0 bytes.
      00027C                       1124 _TIM2_ForcedOC1Config:
                           00027C  1125 	Sstm8s_tim2$TIM2_ForcedOC1Config$252 ==.
                           00027C  1126 	Sstm8s_tim2$TIM2_ForcedOC1Config$253 ==.
                                   1127 ;	../SPL/src/stm8s_tim2.c: 513: TIM2->CCMR1  =  (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_OCM))  
                                   1128 ; genPointerGet
      00027C C6 53 05         [ 1] 1129 	ld	a, 0x5305
                                   1130 ; genAnd
      00027F A4 8F            [ 1] 1131 	and	a, #0x8f
                           000281  1132 	Sstm8s_tim2$TIM2_ForcedOC1Config$254 ==.
                                   1133 ;	../SPL/src/stm8s_tim2.c: 514: | (uint8_t)TIM2_ForcedAction);
                                   1134 ; genOr
      000281 1A 03            [ 1] 1135 	or	a, (0x03, sp)
                                   1136 ; genPointerSet
      000283 C7 53 05         [ 1] 1137 	ld	0x5305, a
                                   1138 ; genLabel
      000286                       1139 00101$:
                           000286  1140 	Sstm8s_tim2$TIM2_ForcedOC1Config$255 ==.
                                   1141 ;	../SPL/src/stm8s_tim2.c: 515: }
                                   1142 ; genEndFunction
                           000286  1143 	Sstm8s_tim2$TIM2_ForcedOC1Config$256 ==.
                           000286  1144 	XG$TIM2_ForcedOC1Config$0$0 ==.
      000286 81               [ 4] 1145 	ret
                           000287  1146 	Sstm8s_tim2$TIM2_ForcedOC1Config$257 ==.
                           000287  1147 	Sstm8s_tim2$TIM2_ForcedOC2Config$258 ==.
                                   1148 ;	../SPL/src/stm8s_tim2.c: 526: void TIM2_ForcedOC2Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
                                   1149 ; genLabel
                                   1150 ;	-----------------------------------------
                                   1151 ;	 function TIM2_ForcedOC2Config
                                   1152 ;	-----------------------------------------
                                   1153 ;	Register assignment is optimal.
                                   1154 ;	Stack space usage: 0 bytes.
      000287                       1155 _TIM2_ForcedOC2Config:
                           000287  1156 	Sstm8s_tim2$TIM2_ForcedOC2Config$259 ==.
                           000287  1157 	Sstm8s_tim2$TIM2_ForcedOC2Config$260 ==.
                                   1158 ;	../SPL/src/stm8s_tim2.c: 532: TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_OCM))  
                                   1159 ; genPointerGet
      000287 C6 53 06         [ 1] 1160 	ld	a, 0x5306
                                   1161 ; genAnd
      00028A A4 8F            [ 1] 1162 	and	a, #0x8f
                           00028C  1163 	Sstm8s_tim2$TIM2_ForcedOC2Config$261 ==.
                                   1164 ;	../SPL/src/stm8s_tim2.c: 533: | (uint8_t)TIM2_ForcedAction);
                                   1165 ; genOr
      00028C 1A 03            [ 1] 1166 	or	a, (0x03, sp)
                                   1167 ; genPointerSet
      00028E C7 53 06         [ 1] 1168 	ld	0x5306, a
                                   1169 ; genLabel
      000291                       1170 00101$:
                           000291  1171 	Sstm8s_tim2$TIM2_ForcedOC2Config$262 ==.
                                   1172 ;	../SPL/src/stm8s_tim2.c: 534: }
                                   1173 ; genEndFunction
                           000291  1174 	Sstm8s_tim2$TIM2_ForcedOC2Config$263 ==.
                           000291  1175 	XG$TIM2_ForcedOC2Config$0$0 ==.
      000291 81               [ 4] 1176 	ret
                           000292  1177 	Sstm8s_tim2$TIM2_ForcedOC2Config$264 ==.
                           000292  1178 	Sstm8s_tim2$TIM2_ForcedOC3Config$265 ==.
                                   1179 ;	../SPL/src/stm8s_tim2.c: 545: void TIM2_ForcedOC3Config(TIM2_ForcedAction_TypeDef TIM2_ForcedAction)
                                   1180 ; genLabel
                                   1181 ;	-----------------------------------------
                                   1182 ;	 function TIM2_ForcedOC3Config
                                   1183 ;	-----------------------------------------
                                   1184 ;	Register assignment is optimal.
                                   1185 ;	Stack space usage: 0 bytes.
      000292                       1186 _TIM2_ForcedOC3Config:
                           000292  1187 	Sstm8s_tim2$TIM2_ForcedOC3Config$266 ==.
                           000292  1188 	Sstm8s_tim2$TIM2_ForcedOC3Config$267 ==.
                                   1189 ;	../SPL/src/stm8s_tim2.c: 551: TIM2->CCMR3  =  (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_OCM))
                                   1190 ; genPointerGet
      000292 C6 53 07         [ 1] 1191 	ld	a, 0x5307
                                   1192 ; genAnd
      000295 A4 8F            [ 1] 1193 	and	a, #0x8f
                           000297  1194 	Sstm8s_tim2$TIM2_ForcedOC3Config$268 ==.
                                   1195 ;	../SPL/src/stm8s_tim2.c: 552: | (uint8_t)TIM2_ForcedAction);
                                   1196 ; genOr
      000297 1A 03            [ 1] 1197 	or	a, (0x03, sp)
                                   1198 ; genPointerSet
      000299 C7 53 07         [ 1] 1199 	ld	0x5307, a
                                   1200 ; genLabel
      00029C                       1201 00101$:
                           00029C  1202 	Sstm8s_tim2$TIM2_ForcedOC3Config$269 ==.
                                   1203 ;	../SPL/src/stm8s_tim2.c: 553: }
                                   1204 ; genEndFunction
                           00029C  1205 	Sstm8s_tim2$TIM2_ForcedOC3Config$270 ==.
                           00029C  1206 	XG$TIM2_ForcedOC3Config$0$0 ==.
      00029C 81               [ 4] 1207 	ret
                           00029D  1208 	Sstm8s_tim2$TIM2_ForcedOC3Config$271 ==.
                           00029D  1209 	Sstm8s_tim2$TIM2_ARRPreloadConfig$272 ==.
                                   1210 ;	../SPL/src/stm8s_tim2.c: 561: void TIM2_ARRPreloadConfig(FunctionalState NewState)
                                   1211 ; genLabel
                                   1212 ;	-----------------------------------------
                                   1213 ;	 function TIM2_ARRPreloadConfig
                                   1214 ;	-----------------------------------------
                                   1215 ;	Register assignment is optimal.
                                   1216 ;	Stack space usage: 0 bytes.
      00029D                       1217 _TIM2_ARRPreloadConfig:
                           00029D  1218 	Sstm8s_tim2$TIM2_ARRPreloadConfig$273 ==.
                           00029D  1219 	Sstm8s_tim2$TIM2_ARRPreloadConfig$274 ==.
                                   1220 ;	../SPL/src/stm8s_tim2.c: 569: TIM2->CR1 |= (uint8_t)TIM2_CR1_ARPE;
                                   1221 ; genPointerGet
      00029D C6 53 00         [ 1] 1222 	ld	a, 0x5300
                           0002A0  1223 	Sstm8s_tim2$TIM2_ARRPreloadConfig$275 ==.
                                   1224 ;	../SPL/src/stm8s_tim2.c: 567: if (NewState != DISABLE)
                                   1225 ; genIfx
      0002A0 0D 03            [ 1] 1226 	tnz	(0x03, sp)
      0002A2 26 03            [ 1] 1227 	jrne	00111$
      0002A4 CCr02rAF         [ 2] 1228 	jp	00102$
      0002A7                       1229 00111$:
                           0002A7  1230 	Sstm8s_tim2$TIM2_ARRPreloadConfig$276 ==.
                           0002A7  1231 	Sstm8s_tim2$TIM2_ARRPreloadConfig$277 ==.
                                   1232 ;	../SPL/src/stm8s_tim2.c: 569: TIM2->CR1 |= (uint8_t)TIM2_CR1_ARPE;
                                   1233 ; genOr
      0002A7 AA 80            [ 1] 1234 	or	a, #0x80
                                   1235 ; genPointerSet
      0002A9 C7 53 00         [ 1] 1236 	ld	0x5300, a
                           0002AC  1237 	Sstm8s_tim2$TIM2_ARRPreloadConfig$278 ==.
                                   1238 ; genGoto
      0002AC CCr02rB4         [ 2] 1239 	jp	00104$
                                   1240 ; genLabel
      0002AF                       1241 00102$:
                           0002AF  1242 	Sstm8s_tim2$TIM2_ARRPreloadConfig$279 ==.
                           0002AF  1243 	Sstm8s_tim2$TIM2_ARRPreloadConfig$280 ==.
                                   1244 ;	../SPL/src/stm8s_tim2.c: 573: TIM2->CR1 &= (uint8_t)(~TIM2_CR1_ARPE);
                                   1245 ; genAnd
      0002AF A4 7F            [ 1] 1246 	and	a, #0x7f
                                   1247 ; genPointerSet
      0002B1 C7 53 00         [ 1] 1248 	ld	0x5300, a
                           0002B4  1249 	Sstm8s_tim2$TIM2_ARRPreloadConfig$281 ==.
                                   1250 ; genLabel
      0002B4                       1251 00104$:
                           0002B4  1252 	Sstm8s_tim2$TIM2_ARRPreloadConfig$282 ==.
                                   1253 ;	../SPL/src/stm8s_tim2.c: 575: }
                                   1254 ; genEndFunction
                           0002B4  1255 	Sstm8s_tim2$TIM2_ARRPreloadConfig$283 ==.
                           0002B4  1256 	XG$TIM2_ARRPreloadConfig$0$0 ==.
      0002B4 81               [ 4] 1257 	ret
                           0002B5  1258 	Sstm8s_tim2$TIM2_ARRPreloadConfig$284 ==.
                           0002B5  1259 	Sstm8s_tim2$TIM2_OC1PreloadConfig$285 ==.
                                   1260 ;	../SPL/src/stm8s_tim2.c: 583: void TIM2_OC1PreloadConfig(FunctionalState NewState)
                                   1261 ; genLabel
                                   1262 ;	-----------------------------------------
                                   1263 ;	 function TIM2_OC1PreloadConfig
                                   1264 ;	-----------------------------------------
                                   1265 ;	Register assignment is optimal.
                                   1266 ;	Stack space usage: 0 bytes.
      0002B5                       1267 _TIM2_OC1PreloadConfig:
                           0002B5  1268 	Sstm8s_tim2$TIM2_OC1PreloadConfig$286 ==.
                           0002B5  1269 	Sstm8s_tim2$TIM2_OC1PreloadConfig$287 ==.
                                   1270 ;	../SPL/src/stm8s_tim2.c: 591: TIM2->CCMR1 |= (uint8_t)TIM2_CCMR_OCxPE;
                                   1271 ; genPointerGet
      0002B5 C6 53 05         [ 1] 1272 	ld	a, 0x5305
                           0002B8  1273 	Sstm8s_tim2$TIM2_OC1PreloadConfig$288 ==.
                                   1274 ;	../SPL/src/stm8s_tim2.c: 589: if (NewState != DISABLE)
                                   1275 ; genIfx
      0002B8 0D 03            [ 1] 1276 	tnz	(0x03, sp)
      0002BA 26 03            [ 1] 1277 	jrne	00111$
      0002BC CCr02rC7         [ 2] 1278 	jp	00102$
      0002BF                       1279 00111$:
                           0002BF  1280 	Sstm8s_tim2$TIM2_OC1PreloadConfig$289 ==.
                           0002BF  1281 	Sstm8s_tim2$TIM2_OC1PreloadConfig$290 ==.
                                   1282 ;	../SPL/src/stm8s_tim2.c: 591: TIM2->CCMR1 |= (uint8_t)TIM2_CCMR_OCxPE;
                                   1283 ; genOr
      0002BF AA 08            [ 1] 1284 	or	a, #0x08
                                   1285 ; genPointerSet
      0002C1 C7 53 05         [ 1] 1286 	ld	0x5305, a
                           0002C4  1287 	Sstm8s_tim2$TIM2_OC1PreloadConfig$291 ==.
                                   1288 ; genGoto
      0002C4 CCr02rCC         [ 2] 1289 	jp	00104$
                                   1290 ; genLabel
      0002C7                       1291 00102$:
                           0002C7  1292 	Sstm8s_tim2$TIM2_OC1PreloadConfig$292 ==.
                           0002C7  1293 	Sstm8s_tim2$TIM2_OC1PreloadConfig$293 ==.
                                   1294 ;	../SPL/src/stm8s_tim2.c: 595: TIM2->CCMR1 &= (uint8_t)(~TIM2_CCMR_OCxPE);
                                   1295 ; genAnd
      0002C7 A4 F7            [ 1] 1296 	and	a, #0xf7
                                   1297 ; genPointerSet
      0002C9 C7 53 05         [ 1] 1298 	ld	0x5305, a
                           0002CC  1299 	Sstm8s_tim2$TIM2_OC1PreloadConfig$294 ==.
                                   1300 ; genLabel
      0002CC                       1301 00104$:
                           0002CC  1302 	Sstm8s_tim2$TIM2_OC1PreloadConfig$295 ==.
                                   1303 ;	../SPL/src/stm8s_tim2.c: 597: }
                                   1304 ; genEndFunction
                           0002CC  1305 	Sstm8s_tim2$TIM2_OC1PreloadConfig$296 ==.
                           0002CC  1306 	XG$TIM2_OC1PreloadConfig$0$0 ==.
      0002CC 81               [ 4] 1307 	ret
                           0002CD  1308 	Sstm8s_tim2$TIM2_OC1PreloadConfig$297 ==.
                           0002CD  1309 	Sstm8s_tim2$TIM2_OC2PreloadConfig$298 ==.
                                   1310 ;	../SPL/src/stm8s_tim2.c: 605: void TIM2_OC2PreloadConfig(FunctionalState NewState)
                                   1311 ; genLabel
                                   1312 ;	-----------------------------------------
                                   1313 ;	 function TIM2_OC2PreloadConfig
                                   1314 ;	-----------------------------------------
                                   1315 ;	Register assignment is optimal.
                                   1316 ;	Stack space usage: 0 bytes.
      0002CD                       1317 _TIM2_OC2PreloadConfig:
                           0002CD  1318 	Sstm8s_tim2$TIM2_OC2PreloadConfig$299 ==.
                           0002CD  1319 	Sstm8s_tim2$TIM2_OC2PreloadConfig$300 ==.
                                   1320 ;	../SPL/src/stm8s_tim2.c: 613: TIM2->CCMR2 |= (uint8_t)TIM2_CCMR_OCxPE;
                                   1321 ; genPointerGet
      0002CD C6 53 06         [ 1] 1322 	ld	a, 0x5306
                           0002D0  1323 	Sstm8s_tim2$TIM2_OC2PreloadConfig$301 ==.
                                   1324 ;	../SPL/src/stm8s_tim2.c: 611: if (NewState != DISABLE)
                                   1325 ; genIfx
      0002D0 0D 03            [ 1] 1326 	tnz	(0x03, sp)
      0002D2 26 03            [ 1] 1327 	jrne	00111$
      0002D4 CCr02rDF         [ 2] 1328 	jp	00102$
      0002D7                       1329 00111$:
                           0002D7  1330 	Sstm8s_tim2$TIM2_OC2PreloadConfig$302 ==.
                           0002D7  1331 	Sstm8s_tim2$TIM2_OC2PreloadConfig$303 ==.
                                   1332 ;	../SPL/src/stm8s_tim2.c: 613: TIM2->CCMR2 |= (uint8_t)TIM2_CCMR_OCxPE;
                                   1333 ; genOr
      0002D7 AA 08            [ 1] 1334 	or	a, #0x08
                                   1335 ; genPointerSet
      0002D9 C7 53 06         [ 1] 1336 	ld	0x5306, a
                           0002DC  1337 	Sstm8s_tim2$TIM2_OC2PreloadConfig$304 ==.
                                   1338 ; genGoto
      0002DC CCr02rE4         [ 2] 1339 	jp	00104$
                                   1340 ; genLabel
      0002DF                       1341 00102$:
                           0002DF  1342 	Sstm8s_tim2$TIM2_OC2PreloadConfig$305 ==.
                           0002DF  1343 	Sstm8s_tim2$TIM2_OC2PreloadConfig$306 ==.
                                   1344 ;	../SPL/src/stm8s_tim2.c: 617: TIM2->CCMR2 &= (uint8_t)(~TIM2_CCMR_OCxPE);
                                   1345 ; genAnd
      0002DF A4 F7            [ 1] 1346 	and	a, #0xf7
                                   1347 ; genPointerSet
      0002E1 C7 53 06         [ 1] 1348 	ld	0x5306, a
                           0002E4  1349 	Sstm8s_tim2$TIM2_OC2PreloadConfig$307 ==.
                                   1350 ; genLabel
      0002E4                       1351 00104$:
                           0002E4  1352 	Sstm8s_tim2$TIM2_OC2PreloadConfig$308 ==.
                                   1353 ;	../SPL/src/stm8s_tim2.c: 619: }
                                   1354 ; genEndFunction
                           0002E4  1355 	Sstm8s_tim2$TIM2_OC2PreloadConfig$309 ==.
                           0002E4  1356 	XG$TIM2_OC2PreloadConfig$0$0 ==.
      0002E4 81               [ 4] 1357 	ret
                           0002E5  1358 	Sstm8s_tim2$TIM2_OC2PreloadConfig$310 ==.
                           0002E5  1359 	Sstm8s_tim2$TIM2_OC3PreloadConfig$311 ==.
                                   1360 ;	../SPL/src/stm8s_tim2.c: 627: void TIM2_OC3PreloadConfig(FunctionalState NewState)
                                   1361 ; genLabel
                                   1362 ;	-----------------------------------------
                                   1363 ;	 function TIM2_OC3PreloadConfig
                                   1364 ;	-----------------------------------------
                                   1365 ;	Register assignment is optimal.
                                   1366 ;	Stack space usage: 0 bytes.
      0002E5                       1367 _TIM2_OC3PreloadConfig:
                           0002E5  1368 	Sstm8s_tim2$TIM2_OC3PreloadConfig$312 ==.
                           0002E5  1369 	Sstm8s_tim2$TIM2_OC3PreloadConfig$313 ==.
                                   1370 ;	../SPL/src/stm8s_tim2.c: 635: TIM2->CCMR3 |= (uint8_t)TIM2_CCMR_OCxPE;
                                   1371 ; genPointerGet
      0002E5 C6 53 07         [ 1] 1372 	ld	a, 0x5307
                           0002E8  1373 	Sstm8s_tim2$TIM2_OC3PreloadConfig$314 ==.
                                   1374 ;	../SPL/src/stm8s_tim2.c: 633: if (NewState != DISABLE)
                                   1375 ; genIfx
      0002E8 0D 03            [ 1] 1376 	tnz	(0x03, sp)
      0002EA 26 03            [ 1] 1377 	jrne	00111$
      0002EC CCr02rF7         [ 2] 1378 	jp	00102$
      0002EF                       1379 00111$:
                           0002EF  1380 	Sstm8s_tim2$TIM2_OC3PreloadConfig$315 ==.
                           0002EF  1381 	Sstm8s_tim2$TIM2_OC3PreloadConfig$316 ==.
                                   1382 ;	../SPL/src/stm8s_tim2.c: 635: TIM2->CCMR3 |= (uint8_t)TIM2_CCMR_OCxPE;
                                   1383 ; genOr
      0002EF AA 08            [ 1] 1384 	or	a, #0x08
                                   1385 ; genPointerSet
      0002F1 C7 53 07         [ 1] 1386 	ld	0x5307, a
                           0002F4  1387 	Sstm8s_tim2$TIM2_OC3PreloadConfig$317 ==.
                                   1388 ; genGoto
      0002F4 CCr02rFC         [ 2] 1389 	jp	00104$
                                   1390 ; genLabel
      0002F7                       1391 00102$:
                           0002F7  1392 	Sstm8s_tim2$TIM2_OC3PreloadConfig$318 ==.
                           0002F7  1393 	Sstm8s_tim2$TIM2_OC3PreloadConfig$319 ==.
                                   1394 ;	../SPL/src/stm8s_tim2.c: 639: TIM2->CCMR3 &= (uint8_t)(~TIM2_CCMR_OCxPE);
                                   1395 ; genAnd
      0002F7 A4 F7            [ 1] 1396 	and	a, #0xf7
                                   1397 ; genPointerSet
      0002F9 C7 53 07         [ 1] 1398 	ld	0x5307, a
                           0002FC  1399 	Sstm8s_tim2$TIM2_OC3PreloadConfig$320 ==.
                                   1400 ; genLabel
      0002FC                       1401 00104$:
                           0002FC  1402 	Sstm8s_tim2$TIM2_OC3PreloadConfig$321 ==.
                                   1403 ;	../SPL/src/stm8s_tim2.c: 641: }
                                   1404 ; genEndFunction
                           0002FC  1405 	Sstm8s_tim2$TIM2_OC3PreloadConfig$322 ==.
                           0002FC  1406 	XG$TIM2_OC3PreloadConfig$0$0 ==.
      0002FC 81               [ 4] 1407 	ret
                           0002FD  1408 	Sstm8s_tim2$TIM2_OC3PreloadConfig$323 ==.
                           0002FD  1409 	Sstm8s_tim2$TIM2_GenerateEvent$324 ==.
                                   1410 ;	../SPL/src/stm8s_tim2.c: 653: void TIM2_GenerateEvent(TIM2_EventSource_TypeDef TIM2_EventSource)
                                   1411 ; genLabel
                                   1412 ;	-----------------------------------------
                                   1413 ;	 function TIM2_GenerateEvent
                                   1414 ;	-----------------------------------------
                                   1415 ;	Register assignment is optimal.
                                   1416 ;	Stack space usage: 0 bytes.
      0002FD                       1417 _TIM2_GenerateEvent:
                           0002FD  1418 	Sstm8s_tim2$TIM2_GenerateEvent$325 ==.
                           0002FD  1419 	Sstm8s_tim2$TIM2_GenerateEvent$326 ==.
                                   1420 ;	../SPL/src/stm8s_tim2.c: 659: TIM2->EGR = (uint8_t)TIM2_EventSource;
                                   1421 ; genPointerSet
      0002FD AE 53 04         [ 2] 1422 	ldw	x, #0x5304
      000300 7B 03            [ 1] 1423 	ld	a, (0x03, sp)
      000302 F7               [ 1] 1424 	ld	(x), a
                                   1425 ; genLabel
      000303                       1426 00101$:
                           000303  1427 	Sstm8s_tim2$TIM2_GenerateEvent$327 ==.
                                   1428 ;	../SPL/src/stm8s_tim2.c: 660: }
                                   1429 ; genEndFunction
                           000303  1430 	Sstm8s_tim2$TIM2_GenerateEvent$328 ==.
                           000303  1431 	XG$TIM2_GenerateEvent$0$0 ==.
      000303 81               [ 4] 1432 	ret
                           000304  1433 	Sstm8s_tim2$TIM2_GenerateEvent$329 ==.
                           000304  1434 	Sstm8s_tim2$TIM2_OC1PolarityConfig$330 ==.
                                   1435 ;	../SPL/src/stm8s_tim2.c: 670: void TIM2_OC1PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
                                   1436 ; genLabel
                                   1437 ;	-----------------------------------------
                                   1438 ;	 function TIM2_OC1PolarityConfig
                                   1439 ;	-----------------------------------------
                                   1440 ;	Register assignment is optimal.
                                   1441 ;	Stack space usage: 0 bytes.
      000304                       1442 _TIM2_OC1PolarityConfig:
                           000304  1443 	Sstm8s_tim2$TIM2_OC1PolarityConfig$331 ==.
                           000304  1444 	Sstm8s_tim2$TIM2_OC1PolarityConfig$332 ==.
                                   1445 ;	../SPL/src/stm8s_tim2.c: 678: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1P;
                                   1446 ; genPointerGet
      000304 C6 53 08         [ 1] 1447 	ld	a, 0x5308
                           000307  1448 	Sstm8s_tim2$TIM2_OC1PolarityConfig$333 ==.
                                   1449 ;	../SPL/src/stm8s_tim2.c: 676: if (TIM2_OCPolarity != TIM2_OCPOLARITY_HIGH)
                                   1450 ; genIfx
      000307 0D 03            [ 1] 1451 	tnz	(0x03, sp)
      000309 26 03            [ 1] 1452 	jrne	00111$
      00030B CCr03r16         [ 2] 1453 	jp	00102$
      00030E                       1454 00111$:
                           00030E  1455 	Sstm8s_tim2$TIM2_OC1PolarityConfig$334 ==.
                           00030E  1456 	Sstm8s_tim2$TIM2_OC1PolarityConfig$335 ==.
                                   1457 ;	../SPL/src/stm8s_tim2.c: 678: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1P;
                                   1458 ; genOr
      00030E AA 02            [ 1] 1459 	or	a, #0x02
                                   1460 ; genPointerSet
      000310 C7 53 08         [ 1] 1461 	ld	0x5308, a
                           000313  1462 	Sstm8s_tim2$TIM2_OC1PolarityConfig$336 ==.
                                   1463 ; genGoto
      000313 CCr03r1B         [ 2] 1464 	jp	00104$
                                   1465 ; genLabel
      000316                       1466 00102$:
                           000316  1467 	Sstm8s_tim2$TIM2_OC1PolarityConfig$337 ==.
                           000316  1468 	Sstm8s_tim2$TIM2_OC1PolarityConfig$338 ==.
                                   1469 ;	../SPL/src/stm8s_tim2.c: 682: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1P);
                                   1470 ; genAnd
      000316 A4 FD            [ 1] 1471 	and	a, #0xfd
                                   1472 ; genPointerSet
      000318 C7 53 08         [ 1] 1473 	ld	0x5308, a
                           00031B  1474 	Sstm8s_tim2$TIM2_OC1PolarityConfig$339 ==.
                                   1475 ; genLabel
      00031B                       1476 00104$:
                           00031B  1477 	Sstm8s_tim2$TIM2_OC1PolarityConfig$340 ==.
                                   1478 ;	../SPL/src/stm8s_tim2.c: 684: }
                                   1479 ; genEndFunction
                           00031B  1480 	Sstm8s_tim2$TIM2_OC1PolarityConfig$341 ==.
                           00031B  1481 	XG$TIM2_OC1PolarityConfig$0$0 ==.
      00031B 81               [ 4] 1482 	ret
                           00031C  1483 	Sstm8s_tim2$TIM2_OC1PolarityConfig$342 ==.
                           00031C  1484 	Sstm8s_tim2$TIM2_OC2PolarityConfig$343 ==.
                                   1485 ;	../SPL/src/stm8s_tim2.c: 694: void TIM2_OC2PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
                                   1486 ; genLabel
                                   1487 ;	-----------------------------------------
                                   1488 ;	 function TIM2_OC2PolarityConfig
                                   1489 ;	-----------------------------------------
                                   1490 ;	Register assignment is optimal.
                                   1491 ;	Stack space usage: 0 bytes.
      00031C                       1492 _TIM2_OC2PolarityConfig:
                           00031C  1493 	Sstm8s_tim2$TIM2_OC2PolarityConfig$344 ==.
                           00031C  1494 	Sstm8s_tim2$TIM2_OC2PolarityConfig$345 ==.
                                   1495 ;	../SPL/src/stm8s_tim2.c: 702: TIM2->CCER1 |= TIM2_CCER1_CC2P;
                                   1496 ; genPointerGet
      00031C C6 53 08         [ 1] 1497 	ld	a, 0x5308
                           00031F  1498 	Sstm8s_tim2$TIM2_OC2PolarityConfig$346 ==.
                                   1499 ;	../SPL/src/stm8s_tim2.c: 700: if (TIM2_OCPolarity != TIM2_OCPOLARITY_HIGH)
                                   1500 ; genIfx
      00031F 0D 03            [ 1] 1501 	tnz	(0x03, sp)
      000321 26 03            [ 1] 1502 	jrne	00111$
      000323 CCr03r2E         [ 2] 1503 	jp	00102$
      000326                       1504 00111$:
                           000326  1505 	Sstm8s_tim2$TIM2_OC2PolarityConfig$347 ==.
                           000326  1506 	Sstm8s_tim2$TIM2_OC2PolarityConfig$348 ==.
                                   1507 ;	../SPL/src/stm8s_tim2.c: 702: TIM2->CCER1 |= TIM2_CCER1_CC2P;
                                   1508 ; genOr
      000326 AA 20            [ 1] 1509 	or	a, #0x20
                                   1510 ; genPointerSet
      000328 C7 53 08         [ 1] 1511 	ld	0x5308, a
                           00032B  1512 	Sstm8s_tim2$TIM2_OC2PolarityConfig$349 ==.
                                   1513 ; genGoto
      00032B CCr03r33         [ 2] 1514 	jp	00104$
                                   1515 ; genLabel
      00032E                       1516 00102$:
                           00032E  1517 	Sstm8s_tim2$TIM2_OC2PolarityConfig$350 ==.
                           00032E  1518 	Sstm8s_tim2$TIM2_OC2PolarityConfig$351 ==.
                                   1519 ;	../SPL/src/stm8s_tim2.c: 706: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2P);
                                   1520 ; genAnd
      00032E A4 DF            [ 1] 1521 	and	a, #0xdf
                                   1522 ; genPointerSet
      000330 C7 53 08         [ 1] 1523 	ld	0x5308, a
                           000333  1524 	Sstm8s_tim2$TIM2_OC2PolarityConfig$352 ==.
                                   1525 ; genLabel
      000333                       1526 00104$:
                           000333  1527 	Sstm8s_tim2$TIM2_OC2PolarityConfig$353 ==.
                                   1528 ;	../SPL/src/stm8s_tim2.c: 708: }
                                   1529 ; genEndFunction
                           000333  1530 	Sstm8s_tim2$TIM2_OC2PolarityConfig$354 ==.
                           000333  1531 	XG$TIM2_OC2PolarityConfig$0$0 ==.
      000333 81               [ 4] 1532 	ret
                           000334  1533 	Sstm8s_tim2$TIM2_OC2PolarityConfig$355 ==.
                           000334  1534 	Sstm8s_tim2$TIM2_OC3PolarityConfig$356 ==.
                                   1535 ;	../SPL/src/stm8s_tim2.c: 718: void TIM2_OC3PolarityConfig(TIM2_OCPolarity_TypeDef TIM2_OCPolarity)
                                   1536 ; genLabel
                                   1537 ;	-----------------------------------------
                                   1538 ;	 function TIM2_OC3PolarityConfig
                                   1539 ;	-----------------------------------------
                                   1540 ;	Register assignment is optimal.
                                   1541 ;	Stack space usage: 0 bytes.
      000334                       1542 _TIM2_OC3PolarityConfig:
                           000334  1543 	Sstm8s_tim2$TIM2_OC3PolarityConfig$357 ==.
                           000334  1544 	Sstm8s_tim2$TIM2_OC3PolarityConfig$358 ==.
                                   1545 ;	../SPL/src/stm8s_tim2.c: 726: TIM2->CCER2 |= (uint8_t)TIM2_CCER2_CC3P;
                                   1546 ; genPointerGet
      000334 C6 53 09         [ 1] 1547 	ld	a, 0x5309
                           000337  1548 	Sstm8s_tim2$TIM2_OC3PolarityConfig$359 ==.
                                   1549 ;	../SPL/src/stm8s_tim2.c: 724: if (TIM2_OCPolarity != TIM2_OCPOLARITY_HIGH)
                                   1550 ; genIfx
      000337 0D 03            [ 1] 1551 	tnz	(0x03, sp)
      000339 26 03            [ 1] 1552 	jrne	00111$
      00033B CCr03r46         [ 2] 1553 	jp	00102$
      00033E                       1554 00111$:
                           00033E  1555 	Sstm8s_tim2$TIM2_OC3PolarityConfig$360 ==.
                           00033E  1556 	Sstm8s_tim2$TIM2_OC3PolarityConfig$361 ==.
                                   1557 ;	../SPL/src/stm8s_tim2.c: 726: TIM2->CCER2 |= (uint8_t)TIM2_CCER2_CC3P;
                                   1558 ; genOr
      00033E AA 02            [ 1] 1559 	or	a, #0x02
                                   1560 ; genPointerSet
      000340 C7 53 09         [ 1] 1561 	ld	0x5309, a
                           000343  1562 	Sstm8s_tim2$TIM2_OC3PolarityConfig$362 ==.
                                   1563 ; genGoto
      000343 CCr03r4B         [ 2] 1564 	jp	00104$
                                   1565 ; genLabel
      000346                       1566 00102$:
                           000346  1567 	Sstm8s_tim2$TIM2_OC3PolarityConfig$363 ==.
                           000346  1568 	Sstm8s_tim2$TIM2_OC3PolarityConfig$364 ==.
                                   1569 ;	../SPL/src/stm8s_tim2.c: 730: TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3P);
                                   1570 ; genAnd
      000346 A4 FD            [ 1] 1571 	and	a, #0xfd
                                   1572 ; genPointerSet
      000348 C7 53 09         [ 1] 1573 	ld	0x5309, a
                           00034B  1574 	Sstm8s_tim2$TIM2_OC3PolarityConfig$365 ==.
                                   1575 ; genLabel
      00034B                       1576 00104$:
                           00034B  1577 	Sstm8s_tim2$TIM2_OC3PolarityConfig$366 ==.
                                   1578 ;	../SPL/src/stm8s_tim2.c: 732: }
                                   1579 ; genEndFunction
                           00034B  1580 	Sstm8s_tim2$TIM2_OC3PolarityConfig$367 ==.
                           00034B  1581 	XG$TIM2_OC3PolarityConfig$0$0 ==.
      00034B 81               [ 4] 1582 	ret
                           00034C  1583 	Sstm8s_tim2$TIM2_OC3PolarityConfig$368 ==.
                           00034C  1584 	Sstm8s_tim2$TIM2_CCxCmd$369 ==.
                                   1585 ;	../SPL/src/stm8s_tim2.c: 745: void TIM2_CCxCmd(TIM2_Channel_TypeDef TIM2_Channel, FunctionalState NewState)
                                   1586 ; genLabel
                                   1587 ;	-----------------------------------------
                                   1588 ;	 function TIM2_CCxCmd
                                   1589 ;	-----------------------------------------
                                   1590 ;	Register assignment is optimal.
                                   1591 ;	Stack space usage: 0 bytes.
      00034C                       1592 _TIM2_CCxCmd:
                           00034C  1593 	Sstm8s_tim2$TIM2_CCxCmd$370 ==.
                           00034C  1594 	Sstm8s_tim2$TIM2_CCxCmd$371 ==.
                                   1595 ;	../SPL/src/stm8s_tim2.c: 751: if (TIM2_Channel == TIM2_CHANNEL_1)
                                   1596 ; genIfx
      00034C 0D 03            [ 1] 1597 	tnz	(0x03, sp)
      00034E 27 03            [ 1] 1598 	jreq	00143$
      000350 CCr03r6D         [ 2] 1599 	jp	00114$
      000353                       1600 00143$:
                           000353  1601 	Sstm8s_tim2$TIM2_CCxCmd$372 ==.
                                   1602 ;	../SPL/src/stm8s_tim2.c: 756: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1E;
                                   1603 ; genPointerGet
      000353 C6 53 08         [ 1] 1604 	ld	a, 0x5308
                           000356  1605 	Sstm8s_tim2$TIM2_CCxCmd$373 ==.
                           000356  1606 	Sstm8s_tim2$TIM2_CCxCmd$374 ==.
                                   1607 ;	../SPL/src/stm8s_tim2.c: 754: if (NewState != DISABLE)
                                   1608 ; genIfx
      000356 0D 04            [ 1] 1609 	tnz	(0x04, sp)
      000358 26 03            [ 1] 1610 	jrne	00144$
      00035A CCr03r65         [ 2] 1611 	jp	00102$
      00035D                       1612 00144$:
                           00035D  1613 	Sstm8s_tim2$TIM2_CCxCmd$375 ==.
                           00035D  1614 	Sstm8s_tim2$TIM2_CCxCmd$376 ==.
                                   1615 ;	../SPL/src/stm8s_tim2.c: 756: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1E;
                                   1616 ; genOr
      00035D AA 01            [ 1] 1617 	or	a, #0x01
                                   1618 ; genPointerSet
      00035F C7 53 08         [ 1] 1619 	ld	0x5308, a
                           000362  1620 	Sstm8s_tim2$TIM2_CCxCmd$377 ==.
                                   1621 ; genGoto
      000362 CCr03rA9         [ 2] 1622 	jp	00116$
                                   1623 ; genLabel
      000365                       1624 00102$:
                           000365  1625 	Sstm8s_tim2$TIM2_CCxCmd$378 ==.
                           000365  1626 	Sstm8s_tim2$TIM2_CCxCmd$379 ==.
                                   1627 ;	../SPL/src/stm8s_tim2.c: 760: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E);
                                   1628 ; genAnd
      000365 A4 FE            [ 1] 1629 	and	a, #0xfe
                                   1630 ; genPointerSet
      000367 C7 53 08         [ 1] 1631 	ld	0x5308, a
                           00036A  1632 	Sstm8s_tim2$TIM2_CCxCmd$380 ==.
                                   1633 ; genGoto
      00036A CCr03rA9         [ 2] 1634 	jp	00116$
                                   1635 ; genLabel
      00036D                       1636 00114$:
                           00036D  1637 	Sstm8s_tim2$TIM2_CCxCmd$381 ==.
                                   1638 ;	../SPL/src/stm8s_tim2.c: 764: else if (TIM2_Channel == TIM2_CHANNEL_2)
                                   1639 ; genCmpEQorNE
      00036D 7B 03            [ 1] 1640 	ld	a, (0x03, sp)
      00036F 4A               [ 1] 1641 	dec	a
      000370 26 03            [ 1] 1642 	jrne	00146$
      000372 CCr03r78         [ 2] 1643 	jp	00147$
      000375                       1644 00146$:
      000375 CCr03r92         [ 2] 1645 	jp	00111$
      000378                       1646 00147$:
                           000378  1647 	Sstm8s_tim2$TIM2_CCxCmd$382 ==.
                                   1648 ; skipping generated iCode
                           000378  1649 	Sstm8s_tim2$TIM2_CCxCmd$383 ==.
                                   1650 ;	../SPL/src/stm8s_tim2.c: 756: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC1E;
                                   1651 ; genPointerGet
      000378 C6 53 08         [ 1] 1652 	ld	a, 0x5308
                           00037B  1653 	Sstm8s_tim2$TIM2_CCxCmd$384 ==.
                           00037B  1654 	Sstm8s_tim2$TIM2_CCxCmd$385 ==.
                                   1655 ;	../SPL/src/stm8s_tim2.c: 767: if (NewState != DISABLE)
                                   1656 ; genIfx
      00037B 0D 04            [ 1] 1657 	tnz	(0x04, sp)
      00037D 26 03            [ 1] 1658 	jrne	00148$
      00037F CCr03r8A         [ 2] 1659 	jp	00105$
      000382                       1660 00148$:
                           000382  1661 	Sstm8s_tim2$TIM2_CCxCmd$386 ==.
                           000382  1662 	Sstm8s_tim2$TIM2_CCxCmd$387 ==.
                                   1663 ;	../SPL/src/stm8s_tim2.c: 769: TIM2->CCER1 |= (uint8_t)TIM2_CCER1_CC2E;
                                   1664 ; genOr
      000382 AA 10            [ 1] 1665 	or	a, #0x10
                                   1666 ; genPointerSet
      000384 C7 53 08         [ 1] 1667 	ld	0x5308, a
                           000387  1668 	Sstm8s_tim2$TIM2_CCxCmd$388 ==.
                                   1669 ; genGoto
      000387 CCr03rA9         [ 2] 1670 	jp	00116$
                                   1671 ; genLabel
      00038A                       1672 00105$:
                           00038A  1673 	Sstm8s_tim2$TIM2_CCxCmd$389 ==.
                           00038A  1674 	Sstm8s_tim2$TIM2_CCxCmd$390 ==.
                                   1675 ;	../SPL/src/stm8s_tim2.c: 773: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E);
                                   1676 ; genAnd
      00038A A4 EF            [ 1] 1677 	and	a, #0xef
                                   1678 ; genPointerSet
      00038C C7 53 08         [ 1] 1679 	ld	0x5308, a
                           00038F  1680 	Sstm8s_tim2$TIM2_CCxCmd$391 ==.
                                   1681 ; genGoto
      00038F CCr03rA9         [ 2] 1682 	jp	00116$
                                   1683 ; genLabel
      000392                       1684 00111$:
                           000392  1685 	Sstm8s_tim2$TIM2_CCxCmd$392 ==.
                                   1686 ;	../SPL/src/stm8s_tim2.c: 781: TIM2->CCER2 |= (uint8_t)TIM2_CCER2_CC3E;
                                   1687 ; genPointerGet
      000392 C6 53 09         [ 1] 1688 	ld	a, 0x5309
                           000395  1689 	Sstm8s_tim2$TIM2_CCxCmd$393 ==.
                           000395  1690 	Sstm8s_tim2$TIM2_CCxCmd$394 ==.
                                   1691 ;	../SPL/src/stm8s_tim2.c: 779: if (NewState != DISABLE)
                                   1692 ; genIfx
      000395 0D 04            [ 1] 1693 	tnz	(0x04, sp)
      000397 26 03            [ 1] 1694 	jrne	00149$
      000399 CCr03rA4         [ 2] 1695 	jp	00108$
      00039C                       1696 00149$:
                           00039C  1697 	Sstm8s_tim2$TIM2_CCxCmd$395 ==.
                           00039C  1698 	Sstm8s_tim2$TIM2_CCxCmd$396 ==.
                                   1699 ;	../SPL/src/stm8s_tim2.c: 781: TIM2->CCER2 |= (uint8_t)TIM2_CCER2_CC3E;
                                   1700 ; genOr
      00039C AA 01            [ 1] 1701 	or	a, #0x01
                                   1702 ; genPointerSet
      00039E C7 53 09         [ 1] 1703 	ld	0x5309, a
                           0003A1  1704 	Sstm8s_tim2$TIM2_CCxCmd$397 ==.
                                   1705 ; genGoto
      0003A1 CCr03rA9         [ 2] 1706 	jp	00116$
                                   1707 ; genLabel
      0003A4                       1708 00108$:
                           0003A4  1709 	Sstm8s_tim2$TIM2_CCxCmd$398 ==.
                           0003A4  1710 	Sstm8s_tim2$TIM2_CCxCmd$399 ==.
                                   1711 ;	../SPL/src/stm8s_tim2.c: 785: TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3E);
                                   1712 ; genAnd
      0003A4 A4 FE            [ 1] 1713 	and	a, #0xfe
                                   1714 ; genPointerSet
      0003A6 C7 53 09         [ 1] 1715 	ld	0x5309, a
                           0003A9  1716 	Sstm8s_tim2$TIM2_CCxCmd$400 ==.
                                   1717 ; genLabel
      0003A9                       1718 00116$:
                           0003A9  1719 	Sstm8s_tim2$TIM2_CCxCmd$401 ==.
                                   1720 ;	../SPL/src/stm8s_tim2.c: 788: }
                                   1721 ; genEndFunction
                           0003A9  1722 	Sstm8s_tim2$TIM2_CCxCmd$402 ==.
                           0003A9  1723 	XG$TIM2_CCxCmd$0$0 ==.
      0003A9 81               [ 4] 1724 	ret
                           0003AA  1725 	Sstm8s_tim2$TIM2_CCxCmd$403 ==.
                           0003AA  1726 	Sstm8s_tim2$TIM2_SelectOCxM$404 ==.
                                   1727 ;	../SPL/src/stm8s_tim2.c: 810: void TIM2_SelectOCxM(TIM2_Channel_TypeDef TIM2_Channel, TIM2_OCMode_TypeDef TIM2_OCMode)
                                   1728 ; genLabel
                                   1729 ;	-----------------------------------------
                                   1730 ;	 function TIM2_SelectOCxM
                                   1731 ;	-----------------------------------------
                                   1732 ;	Register assignment is optimal.
                                   1733 ;	Stack space usage: 0 bytes.
      0003AA                       1734 _TIM2_SelectOCxM:
                           0003AA  1735 	Sstm8s_tim2$TIM2_SelectOCxM$405 ==.
                           0003AA  1736 	Sstm8s_tim2$TIM2_SelectOCxM$406 ==.
                                   1737 ;	../SPL/src/stm8s_tim2.c: 816: if (TIM2_Channel == TIM2_CHANNEL_1)
                                   1738 ; genIfx
      0003AA 0D 03            [ 1] 1739 	tnz	(0x03, sp)
      0003AC 27 03            [ 1] 1740 	jreq	00119$
      0003AE CCr03rC6         [ 2] 1741 	jp	00105$
      0003B1                       1742 00119$:
                           0003B1  1743 	Sstm8s_tim2$TIM2_SelectOCxM$407 ==.
                           0003B1  1744 	Sstm8s_tim2$TIM2_SelectOCxM$408 ==.
                                   1745 ;	../SPL/src/stm8s_tim2.c: 819: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E);
                                   1746 ; genPointerGet
      0003B1 C6 53 08         [ 1] 1747 	ld	a, 0x5308
                                   1748 ; genAnd
      0003B4 A4 FE            [ 1] 1749 	and	a, #0xfe
                                   1750 ; genPointerSet
      0003B6 C7 53 08         [ 1] 1751 	ld	0x5308, a
                           0003B9  1752 	Sstm8s_tim2$TIM2_SelectOCxM$409 ==.
                                   1753 ;	../SPL/src/stm8s_tim2.c: 822: TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_OCM))
                                   1754 ; genPointerGet
      0003B9 C6 53 05         [ 1] 1755 	ld	a, 0x5305
                                   1756 ; genAnd
      0003BC A4 8F            [ 1] 1757 	and	a, #0x8f
                           0003BE  1758 	Sstm8s_tim2$TIM2_SelectOCxM$410 ==.
                                   1759 ;	../SPL/src/stm8s_tim2.c: 823: | (uint8_t)TIM2_OCMode);
                                   1760 ; genOr
      0003BE 1A 04            [ 1] 1761 	or	a, (0x04, sp)
                                   1762 ; genPointerSet
      0003C0 C7 53 05         [ 1] 1763 	ld	0x5305, a
                           0003C3  1764 	Sstm8s_tim2$TIM2_SelectOCxM$411 ==.
                                   1765 ; genGoto
      0003C3 CCr03rF8         [ 2] 1766 	jp	00107$
                                   1767 ; genLabel
      0003C6                       1768 00105$:
                           0003C6  1769 	Sstm8s_tim2$TIM2_SelectOCxM$412 ==.
                                   1770 ;	../SPL/src/stm8s_tim2.c: 825: else if (TIM2_Channel == TIM2_CHANNEL_2)
                                   1771 ; genCmpEQorNE
      0003C6 7B 03            [ 1] 1772 	ld	a, (0x03, sp)
      0003C8 4A               [ 1] 1773 	dec	a
      0003C9 26 03            [ 1] 1774 	jrne	00121$
      0003CB CCr03rD1         [ 2] 1775 	jp	00122$
      0003CE                       1776 00121$:
      0003CE CCr03rE6         [ 2] 1777 	jp	00102$
      0003D1                       1778 00122$:
                           0003D1  1779 	Sstm8s_tim2$TIM2_SelectOCxM$413 ==.
                                   1780 ; skipping generated iCode
                           0003D1  1781 	Sstm8s_tim2$TIM2_SelectOCxM$414 ==.
                           0003D1  1782 	Sstm8s_tim2$TIM2_SelectOCxM$415 ==.
                                   1783 ;	../SPL/src/stm8s_tim2.c: 828: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E);
                                   1784 ; genPointerGet
      0003D1 C6 53 08         [ 1] 1785 	ld	a, 0x5308
                                   1786 ; genAnd
      0003D4 A4 EF            [ 1] 1787 	and	a, #0xef
                                   1788 ; genPointerSet
      0003D6 C7 53 08         [ 1] 1789 	ld	0x5308, a
                           0003D9  1790 	Sstm8s_tim2$TIM2_SelectOCxM$416 ==.
                                   1791 ;	../SPL/src/stm8s_tim2.c: 831: TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_OCM))
                                   1792 ; genPointerGet
      0003D9 C6 53 06         [ 1] 1793 	ld	a, 0x5306
                                   1794 ; genAnd
      0003DC A4 8F            [ 1] 1795 	and	a, #0x8f
                           0003DE  1796 	Sstm8s_tim2$TIM2_SelectOCxM$417 ==.
                                   1797 ;	../SPL/src/stm8s_tim2.c: 832: | (uint8_t)TIM2_OCMode);
                                   1798 ; genOr
      0003DE 1A 04            [ 1] 1799 	or	a, (0x04, sp)
                                   1800 ; genPointerSet
      0003E0 C7 53 06         [ 1] 1801 	ld	0x5306, a
                           0003E3  1802 	Sstm8s_tim2$TIM2_SelectOCxM$418 ==.
                                   1803 ; genGoto
      0003E3 CCr03rF8         [ 2] 1804 	jp	00107$
                                   1805 ; genLabel
      0003E6                       1806 00102$:
                           0003E6  1807 	Sstm8s_tim2$TIM2_SelectOCxM$419 ==.
                           0003E6  1808 	Sstm8s_tim2$TIM2_SelectOCxM$420 ==.
                                   1809 ;	../SPL/src/stm8s_tim2.c: 837: TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3E);
                                   1810 ; genPointerGet
      0003E6 C6 53 09         [ 1] 1811 	ld	a, 0x5309
                                   1812 ; genAnd
      0003E9 A4 FE            [ 1] 1813 	and	a, #0xfe
                                   1814 ; genPointerSet
      0003EB C7 53 09         [ 1] 1815 	ld	0x5309, a
                           0003EE  1816 	Sstm8s_tim2$TIM2_SelectOCxM$421 ==.
                                   1817 ;	../SPL/src/stm8s_tim2.c: 840: TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_OCM))
                                   1818 ; genPointerGet
      0003EE C6 53 07         [ 1] 1819 	ld	a, 0x5307
                                   1820 ; genAnd
      0003F1 A4 8F            [ 1] 1821 	and	a, #0x8f
                           0003F3  1822 	Sstm8s_tim2$TIM2_SelectOCxM$422 ==.
                                   1823 ;	../SPL/src/stm8s_tim2.c: 841: | (uint8_t)TIM2_OCMode);
                                   1824 ; genOr
      0003F3 1A 04            [ 1] 1825 	or	a, (0x04, sp)
                                   1826 ; genPointerSet
      0003F5 C7 53 07         [ 1] 1827 	ld	0x5307, a
                           0003F8  1828 	Sstm8s_tim2$TIM2_SelectOCxM$423 ==.
                                   1829 ; genLabel
      0003F8                       1830 00107$:
                           0003F8  1831 	Sstm8s_tim2$TIM2_SelectOCxM$424 ==.
                                   1832 ;	../SPL/src/stm8s_tim2.c: 843: }
                                   1833 ; genEndFunction
                           0003F8  1834 	Sstm8s_tim2$TIM2_SelectOCxM$425 ==.
                           0003F8  1835 	XG$TIM2_SelectOCxM$0$0 ==.
      0003F8 81               [ 4] 1836 	ret
                           0003F9  1837 	Sstm8s_tim2$TIM2_SelectOCxM$426 ==.
                           0003F9  1838 	Sstm8s_tim2$TIM2_SetCounter$427 ==.
                                   1839 ;	../SPL/src/stm8s_tim2.c: 851: void TIM2_SetCounter(uint16_t Counter)
                                   1840 ; genLabel
                                   1841 ;	-----------------------------------------
                                   1842 ;	 function TIM2_SetCounter
                                   1843 ;	-----------------------------------------
                                   1844 ;	Register assignment is optimal.
                                   1845 ;	Stack space usage: 0 bytes.
      0003F9                       1846 _TIM2_SetCounter:
                           0003F9  1847 	Sstm8s_tim2$TIM2_SetCounter$428 ==.
                           0003F9  1848 	Sstm8s_tim2$TIM2_SetCounter$429 ==.
                                   1849 ;	../SPL/src/stm8s_tim2.c: 854: TIM2->CNTRH = (uint8_t)(Counter >> 8);
                                   1850 ; genRightShiftLiteral
      0003F9 7B 03            [ 1] 1851 	ld	a, (0x03, sp)
      0003FB 5F               [ 1] 1852 	clrw	x
                                   1853 ; genCast
                                   1854 ; genAssign
                                   1855 ; genPointerSet
      0003FC C7 53 0A         [ 1] 1856 	ld	0x530a, a
                           0003FF  1857 	Sstm8s_tim2$TIM2_SetCounter$430 ==.
                                   1858 ;	../SPL/src/stm8s_tim2.c: 855: TIM2->CNTRL = (uint8_t)(Counter);
                                   1859 ; genCast
                                   1860 ; genAssign
      0003FF 7B 04            [ 1] 1861 	ld	a, (0x04, sp)
                                   1862 ; genPointerSet
      000401 C7 53 0B         [ 1] 1863 	ld	0x530b, a
                                   1864 ; genLabel
      000404                       1865 00101$:
                           000404  1866 	Sstm8s_tim2$TIM2_SetCounter$431 ==.
                                   1867 ;	../SPL/src/stm8s_tim2.c: 856: }
                                   1868 ; genEndFunction
                           000404  1869 	Sstm8s_tim2$TIM2_SetCounter$432 ==.
                           000404  1870 	XG$TIM2_SetCounter$0$0 ==.
      000404 81               [ 4] 1871 	ret
                           000405  1872 	Sstm8s_tim2$TIM2_SetCounter$433 ==.
                           000405  1873 	Sstm8s_tim2$TIM2_SetAutoreload$434 ==.
                                   1874 ;	../SPL/src/stm8s_tim2.c: 864: void TIM2_SetAutoreload(uint16_t Autoreload)
                                   1875 ; genLabel
                                   1876 ;	-----------------------------------------
                                   1877 ;	 function TIM2_SetAutoreload
                                   1878 ;	-----------------------------------------
                                   1879 ;	Register assignment is optimal.
                                   1880 ;	Stack space usage: 0 bytes.
      000405                       1881 _TIM2_SetAutoreload:
                           000405  1882 	Sstm8s_tim2$TIM2_SetAutoreload$435 ==.
                           000405  1883 	Sstm8s_tim2$TIM2_SetAutoreload$436 ==.
                                   1884 ;	../SPL/src/stm8s_tim2.c: 867: TIM2->ARRH = (uint8_t)(Autoreload >> 8);
                                   1885 ; genRightShiftLiteral
      000405 7B 03            [ 1] 1886 	ld	a, (0x03, sp)
      000407 5F               [ 1] 1887 	clrw	x
                                   1888 ; genCast
                                   1889 ; genAssign
                                   1890 ; genPointerSet
      000408 C7 53 0D         [ 1] 1891 	ld	0x530d, a
                           00040B  1892 	Sstm8s_tim2$TIM2_SetAutoreload$437 ==.
                                   1893 ;	../SPL/src/stm8s_tim2.c: 868: TIM2->ARRL = (uint8_t)(Autoreload);
                                   1894 ; genCast
                                   1895 ; genAssign
      00040B 7B 04            [ 1] 1896 	ld	a, (0x04, sp)
                                   1897 ; genPointerSet
      00040D C7 53 0E         [ 1] 1898 	ld	0x530e, a
                                   1899 ; genLabel
      000410                       1900 00101$:
                           000410  1901 	Sstm8s_tim2$TIM2_SetAutoreload$438 ==.
                                   1902 ;	../SPL/src/stm8s_tim2.c: 869: }
                                   1903 ; genEndFunction
                           000410  1904 	Sstm8s_tim2$TIM2_SetAutoreload$439 ==.
                           000410  1905 	XG$TIM2_SetAutoreload$0$0 ==.
      000410 81               [ 4] 1906 	ret
                           000411  1907 	Sstm8s_tim2$TIM2_SetAutoreload$440 ==.
                           000411  1908 	Sstm8s_tim2$TIM2_SetCompare1$441 ==.
                                   1909 ;	../SPL/src/stm8s_tim2.c: 877: void TIM2_SetCompare1(uint16_t Compare1)
                                   1910 ; genLabel
                                   1911 ;	-----------------------------------------
                                   1912 ;	 function TIM2_SetCompare1
                                   1913 ;	-----------------------------------------
                                   1914 ;	Register assignment is optimal.
                                   1915 ;	Stack space usage: 0 bytes.
      000411                       1916 _TIM2_SetCompare1:
                           000411  1917 	Sstm8s_tim2$TIM2_SetCompare1$442 ==.
                           000411  1918 	Sstm8s_tim2$TIM2_SetCompare1$443 ==.
                                   1919 ;	../SPL/src/stm8s_tim2.c: 880: TIM2->CCR1H = (uint8_t)(Compare1 >> 8);
                                   1920 ; genRightShiftLiteral
      000411 7B 03            [ 1] 1921 	ld	a, (0x03, sp)
      000413 5F               [ 1] 1922 	clrw	x
                                   1923 ; genCast
                                   1924 ; genAssign
                                   1925 ; genPointerSet
      000414 C7 53 0F         [ 1] 1926 	ld	0x530f, a
                           000417  1927 	Sstm8s_tim2$TIM2_SetCompare1$444 ==.
                                   1928 ;	../SPL/src/stm8s_tim2.c: 881: TIM2->CCR1L = (uint8_t)(Compare1);
                                   1929 ; genCast
                                   1930 ; genAssign
      000417 7B 04            [ 1] 1931 	ld	a, (0x04, sp)
                                   1932 ; genPointerSet
      000419 C7 53 10         [ 1] 1933 	ld	0x5310, a
                                   1934 ; genLabel
      00041C                       1935 00101$:
                           00041C  1936 	Sstm8s_tim2$TIM2_SetCompare1$445 ==.
                                   1937 ;	../SPL/src/stm8s_tim2.c: 882: }
                                   1938 ; genEndFunction
                           00041C  1939 	Sstm8s_tim2$TIM2_SetCompare1$446 ==.
                           00041C  1940 	XG$TIM2_SetCompare1$0$0 ==.
      00041C 81               [ 4] 1941 	ret
                           00041D  1942 	Sstm8s_tim2$TIM2_SetCompare1$447 ==.
                           00041D  1943 	Sstm8s_tim2$TIM2_SetCompare2$448 ==.
                                   1944 ;	../SPL/src/stm8s_tim2.c: 890: void TIM2_SetCompare2(uint16_t Compare2)
                                   1945 ; genLabel
                                   1946 ;	-----------------------------------------
                                   1947 ;	 function TIM2_SetCompare2
                                   1948 ;	-----------------------------------------
                                   1949 ;	Register assignment is optimal.
                                   1950 ;	Stack space usage: 0 bytes.
      00041D                       1951 _TIM2_SetCompare2:
                           00041D  1952 	Sstm8s_tim2$TIM2_SetCompare2$449 ==.
                           00041D  1953 	Sstm8s_tim2$TIM2_SetCompare2$450 ==.
                                   1954 ;	../SPL/src/stm8s_tim2.c: 893: TIM2->CCR2H = (uint8_t)(Compare2 >> 8);
                                   1955 ; genRightShiftLiteral
      00041D 7B 03            [ 1] 1956 	ld	a, (0x03, sp)
      00041F 5F               [ 1] 1957 	clrw	x
                                   1958 ; genCast
                                   1959 ; genAssign
                                   1960 ; genPointerSet
      000420 C7 53 11         [ 1] 1961 	ld	0x5311, a
                           000423  1962 	Sstm8s_tim2$TIM2_SetCompare2$451 ==.
                                   1963 ;	../SPL/src/stm8s_tim2.c: 894: TIM2->CCR2L = (uint8_t)(Compare2);
                                   1964 ; genCast
                                   1965 ; genAssign
      000423 7B 04            [ 1] 1966 	ld	a, (0x04, sp)
                                   1967 ; genPointerSet
      000425 C7 53 12         [ 1] 1968 	ld	0x5312, a
                                   1969 ; genLabel
      000428                       1970 00101$:
                           000428  1971 	Sstm8s_tim2$TIM2_SetCompare2$452 ==.
                                   1972 ;	../SPL/src/stm8s_tim2.c: 895: }
                                   1973 ; genEndFunction
                           000428  1974 	Sstm8s_tim2$TIM2_SetCompare2$453 ==.
                           000428  1975 	XG$TIM2_SetCompare2$0$0 ==.
      000428 81               [ 4] 1976 	ret
                           000429  1977 	Sstm8s_tim2$TIM2_SetCompare2$454 ==.
                           000429  1978 	Sstm8s_tim2$TIM2_SetCompare3$455 ==.
                                   1979 ;	../SPL/src/stm8s_tim2.c: 903: void TIM2_SetCompare3(uint16_t Compare3)
                                   1980 ; genLabel
                                   1981 ;	-----------------------------------------
                                   1982 ;	 function TIM2_SetCompare3
                                   1983 ;	-----------------------------------------
                                   1984 ;	Register assignment is optimal.
                                   1985 ;	Stack space usage: 0 bytes.
      000429                       1986 _TIM2_SetCompare3:
                           000429  1987 	Sstm8s_tim2$TIM2_SetCompare3$456 ==.
                           000429  1988 	Sstm8s_tim2$TIM2_SetCompare3$457 ==.
                                   1989 ;	../SPL/src/stm8s_tim2.c: 906: TIM2->CCR3H = (uint8_t)(Compare3 >> 8);
                                   1990 ; genRightShiftLiteral
      000429 7B 03            [ 1] 1991 	ld	a, (0x03, sp)
      00042B 5F               [ 1] 1992 	clrw	x
                                   1993 ; genCast
                                   1994 ; genAssign
                                   1995 ; genPointerSet
      00042C C7 53 13         [ 1] 1996 	ld	0x5313, a
                           00042F  1997 	Sstm8s_tim2$TIM2_SetCompare3$458 ==.
                                   1998 ;	../SPL/src/stm8s_tim2.c: 907: TIM2->CCR3L = (uint8_t)(Compare3);
                                   1999 ; genCast
                                   2000 ; genAssign
      00042F 7B 04            [ 1] 2001 	ld	a, (0x04, sp)
                                   2002 ; genPointerSet
      000431 C7 53 14         [ 1] 2003 	ld	0x5314, a
                                   2004 ; genLabel
      000434                       2005 00101$:
                           000434  2006 	Sstm8s_tim2$TIM2_SetCompare3$459 ==.
                                   2007 ;	../SPL/src/stm8s_tim2.c: 908: }
                                   2008 ; genEndFunction
                           000434  2009 	Sstm8s_tim2$TIM2_SetCompare3$460 ==.
                           000434  2010 	XG$TIM2_SetCompare3$0$0 ==.
      000434 81               [ 4] 2011 	ret
                           000435  2012 	Sstm8s_tim2$TIM2_SetCompare3$461 ==.
                           000435  2013 	Sstm8s_tim2$TIM2_SetIC1Prescaler$462 ==.
                                   2014 ;	../SPL/src/stm8s_tim2.c: 920: void TIM2_SetIC1Prescaler(TIM2_ICPSC_TypeDef TIM2_IC1Prescaler)
                                   2015 ; genLabel
                                   2016 ;	-----------------------------------------
                                   2017 ;	 function TIM2_SetIC1Prescaler
                                   2018 ;	-----------------------------------------
                                   2019 ;	Register assignment is optimal.
                                   2020 ;	Stack space usage: 0 bytes.
      000435                       2021 _TIM2_SetIC1Prescaler:
                           000435  2022 	Sstm8s_tim2$TIM2_SetIC1Prescaler$463 ==.
                           000435  2023 	Sstm8s_tim2$TIM2_SetIC1Prescaler$464 ==.
                                   2024 ;	../SPL/src/stm8s_tim2.c: 926: TIM2->CCMR1 = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~TIM2_CCMR_ICxPSC))
                                   2025 ; genPointerGet
      000435 C6 53 05         [ 1] 2026 	ld	a, 0x5305
                                   2027 ; genAnd
      000438 A4 F3            [ 1] 2028 	and	a, #0xf3
                           00043A  2029 	Sstm8s_tim2$TIM2_SetIC1Prescaler$465 ==.
                                   2030 ;	../SPL/src/stm8s_tim2.c: 927: | (uint8_t)TIM2_IC1Prescaler);
                                   2031 ; genOr
      00043A 1A 03            [ 1] 2032 	or	a, (0x03, sp)
                                   2033 ; genPointerSet
      00043C C7 53 05         [ 1] 2034 	ld	0x5305, a
                                   2035 ; genLabel
      00043F                       2036 00101$:
                           00043F  2037 	Sstm8s_tim2$TIM2_SetIC1Prescaler$466 ==.
                                   2038 ;	../SPL/src/stm8s_tim2.c: 928: }
                                   2039 ; genEndFunction
                           00043F  2040 	Sstm8s_tim2$TIM2_SetIC1Prescaler$467 ==.
                           00043F  2041 	XG$TIM2_SetIC1Prescaler$0$0 ==.
      00043F 81               [ 4] 2042 	ret
                           000440  2043 	Sstm8s_tim2$TIM2_SetIC1Prescaler$468 ==.
                           000440  2044 	Sstm8s_tim2$TIM2_SetIC2Prescaler$469 ==.
                                   2045 ;	../SPL/src/stm8s_tim2.c: 940: void TIM2_SetIC2Prescaler(TIM2_ICPSC_TypeDef TIM2_IC2Prescaler)
                                   2046 ; genLabel
                                   2047 ;	-----------------------------------------
                                   2048 ;	 function TIM2_SetIC2Prescaler
                                   2049 ;	-----------------------------------------
                                   2050 ;	Register assignment is optimal.
                                   2051 ;	Stack space usage: 0 bytes.
      000440                       2052 _TIM2_SetIC2Prescaler:
                           000440  2053 	Sstm8s_tim2$TIM2_SetIC2Prescaler$470 ==.
                           000440  2054 	Sstm8s_tim2$TIM2_SetIC2Prescaler$471 ==.
                                   2055 ;	../SPL/src/stm8s_tim2.c: 946: TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~TIM2_CCMR_ICxPSC))
                                   2056 ; genPointerGet
      000440 C6 53 06         [ 1] 2057 	ld	a, 0x5306
                                   2058 ; genAnd
      000443 A4 F3            [ 1] 2059 	and	a, #0xf3
                           000445  2060 	Sstm8s_tim2$TIM2_SetIC2Prescaler$472 ==.
                                   2061 ;	../SPL/src/stm8s_tim2.c: 947: | (uint8_t)TIM2_IC2Prescaler);
                                   2062 ; genOr
      000445 1A 03            [ 1] 2063 	or	a, (0x03, sp)
                                   2064 ; genPointerSet
      000447 C7 53 06         [ 1] 2065 	ld	0x5306, a
                                   2066 ; genLabel
      00044A                       2067 00101$:
                           00044A  2068 	Sstm8s_tim2$TIM2_SetIC2Prescaler$473 ==.
                                   2069 ;	../SPL/src/stm8s_tim2.c: 948: }
                                   2070 ; genEndFunction
                           00044A  2071 	Sstm8s_tim2$TIM2_SetIC2Prescaler$474 ==.
                           00044A  2072 	XG$TIM2_SetIC2Prescaler$0$0 ==.
      00044A 81               [ 4] 2073 	ret
                           00044B  2074 	Sstm8s_tim2$TIM2_SetIC2Prescaler$475 ==.
                           00044B  2075 	Sstm8s_tim2$TIM2_SetIC3Prescaler$476 ==.
                                   2076 ;	../SPL/src/stm8s_tim2.c: 960: void TIM2_SetIC3Prescaler(TIM2_ICPSC_TypeDef TIM2_IC3Prescaler)
                                   2077 ; genLabel
                                   2078 ;	-----------------------------------------
                                   2079 ;	 function TIM2_SetIC3Prescaler
                                   2080 ;	-----------------------------------------
                                   2081 ;	Register assignment is optimal.
                                   2082 ;	Stack space usage: 0 bytes.
      00044B                       2083 _TIM2_SetIC3Prescaler:
                           00044B  2084 	Sstm8s_tim2$TIM2_SetIC3Prescaler$477 ==.
                           00044B  2085 	Sstm8s_tim2$TIM2_SetIC3Prescaler$478 ==.
                                   2086 ;	../SPL/src/stm8s_tim2.c: 966: TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~TIM2_CCMR_ICxPSC))
                                   2087 ; genPointerGet
      00044B C6 53 07         [ 1] 2088 	ld	a, 0x5307
                                   2089 ; genAnd
      00044E A4 F3            [ 1] 2090 	and	a, #0xf3
                           000450  2091 	Sstm8s_tim2$TIM2_SetIC3Prescaler$479 ==.
                                   2092 ;	../SPL/src/stm8s_tim2.c: 967: | (uint8_t)TIM2_IC3Prescaler);
                                   2093 ; genOr
      000450 1A 03            [ 1] 2094 	or	a, (0x03, sp)
                                   2095 ; genPointerSet
      000452 C7 53 07         [ 1] 2096 	ld	0x5307, a
                                   2097 ; genLabel
      000455                       2098 00101$:
                           000455  2099 	Sstm8s_tim2$TIM2_SetIC3Prescaler$480 ==.
                                   2100 ;	../SPL/src/stm8s_tim2.c: 968: }
                                   2101 ; genEndFunction
                           000455  2102 	Sstm8s_tim2$TIM2_SetIC3Prescaler$481 ==.
                           000455  2103 	XG$TIM2_SetIC3Prescaler$0$0 ==.
      000455 81               [ 4] 2104 	ret
                           000456  2105 	Sstm8s_tim2$TIM2_SetIC3Prescaler$482 ==.
                           000456  2106 	Sstm8s_tim2$TIM2_GetCapture1$483 ==.
                                   2107 ;	../SPL/src/stm8s_tim2.c: 975: uint16_t TIM2_GetCapture1(void)
                                   2108 ; genLabel
                                   2109 ;	-----------------------------------------
                                   2110 ;	 function TIM2_GetCapture1
                                   2111 ;	-----------------------------------------
                                   2112 ;	Register assignment might be sub-optimal.
                                   2113 ;	Stack space usage: 2 bytes.
      000456                       2114 _TIM2_GetCapture1:
                           000456  2115 	Sstm8s_tim2$TIM2_GetCapture1$484 ==.
      000456 89               [ 2] 2116 	pushw	x
                           000457  2117 	Sstm8s_tim2$TIM2_GetCapture1$485 ==.
                           000457  2118 	Sstm8s_tim2$TIM2_GetCapture1$486 ==.
                                   2119 ;	../SPL/src/stm8s_tim2.c: 981: tmpccr1h = TIM2->CCR1H;
                                   2120 ; genPointerGet
      000457 C6 53 0F         [ 1] 2121 	ld	a, 0x530f
      00045A 95               [ 1] 2122 	ld	xh, a
                           00045B  2123 	Sstm8s_tim2$TIM2_GetCapture1$487 ==.
                                   2124 ;	../SPL/src/stm8s_tim2.c: 982: tmpccr1l = TIM2->CCR1L;
                                   2125 ; genPointerGet
      00045B C6 53 10         [ 1] 2126 	ld	a, 0x5310
                           00045E  2127 	Sstm8s_tim2$TIM2_GetCapture1$488 ==.
                                   2128 ;	../SPL/src/stm8s_tim2.c: 984: tmpccr1 = (uint16_t)(tmpccr1l);
                                   2129 ; genCast
                                   2130 ; genAssign
      00045E 97               [ 1] 2131 	ld	xl, a
      00045F 4F               [ 1] 2132 	clr	a
                                   2133 ; genAssign
                           000460  2134 	Sstm8s_tim2$TIM2_GetCapture1$489 ==.
                                   2135 ;	../SPL/src/stm8s_tim2.c: 985: tmpccr1 |= (uint16_t)((uint16_t)tmpccr1h << 8);
                                   2136 ; genCast
                                   2137 ; genAssign
      000460 90 5F            [ 1] 2138 	clrw	y
                                   2139 ; genLeftShiftLiteral
      000462 0F 02            [ 1] 2140 	clr	(0x02, sp)
                                   2141 ; genOr
      000464 89               [ 2] 2142 	pushw	x
                           000465  2143 	Sstm8s_tim2$TIM2_GetCapture1$490 ==.
      000465 1A 01            [ 1] 2144 	or	a, (1, sp)
      000467 85               [ 2] 2145 	popw	x
                           000468  2146 	Sstm8s_tim2$TIM2_GetCapture1$491 ==.
      000468 95               [ 1] 2147 	ld	xh, a
      000469 9F               [ 1] 2148 	ld	a, xl
      00046A 1A 02            [ 1] 2149 	or	a, (0x02, sp)
      00046C 97               [ 1] 2150 	ld	xl, a
                                   2151 ; genAssign
                           00046D  2152 	Sstm8s_tim2$TIM2_GetCapture1$492 ==.
                                   2153 ;	../SPL/src/stm8s_tim2.c: 987: return (uint16_t)tmpccr1;
                                   2154 ; genReturn
                                   2155 ; genLabel
      00046D                       2156 00101$:
                           00046D  2157 	Sstm8s_tim2$TIM2_GetCapture1$493 ==.
                                   2158 ;	../SPL/src/stm8s_tim2.c: 988: }
                                   2159 ; genEndFunction
      00046D 5B 02            [ 2] 2160 	addw	sp, #2
                           00046F  2161 	Sstm8s_tim2$TIM2_GetCapture1$494 ==.
                           00046F  2162 	Sstm8s_tim2$TIM2_GetCapture1$495 ==.
                           00046F  2163 	XG$TIM2_GetCapture1$0$0 ==.
      00046F 81               [ 4] 2164 	ret
                           000470  2165 	Sstm8s_tim2$TIM2_GetCapture1$496 ==.
                           000470  2166 	Sstm8s_tim2$TIM2_GetCapture2$497 ==.
                                   2167 ;	../SPL/src/stm8s_tim2.c: 995: uint16_t TIM2_GetCapture2(void)
                                   2168 ; genLabel
                                   2169 ;	-----------------------------------------
                                   2170 ;	 function TIM2_GetCapture2
                                   2171 ;	-----------------------------------------
                                   2172 ;	Register assignment might be sub-optimal.
                                   2173 ;	Stack space usage: 2 bytes.
      000470                       2174 _TIM2_GetCapture2:
                           000470  2175 	Sstm8s_tim2$TIM2_GetCapture2$498 ==.
      000470 89               [ 2] 2176 	pushw	x
                           000471  2177 	Sstm8s_tim2$TIM2_GetCapture2$499 ==.
                           000471  2178 	Sstm8s_tim2$TIM2_GetCapture2$500 ==.
                                   2179 ;	../SPL/src/stm8s_tim2.c: 1001: tmpccr2h = TIM2->CCR2H;
                                   2180 ; genPointerGet
      000471 C6 53 11         [ 1] 2181 	ld	a, 0x5311
      000474 95               [ 1] 2182 	ld	xh, a
                           000475  2183 	Sstm8s_tim2$TIM2_GetCapture2$501 ==.
                                   2184 ;	../SPL/src/stm8s_tim2.c: 1002: tmpccr2l = TIM2->CCR2L;
                                   2185 ; genPointerGet
      000475 C6 53 12         [ 1] 2186 	ld	a, 0x5312
                           000478  2187 	Sstm8s_tim2$TIM2_GetCapture2$502 ==.
                                   2188 ;	../SPL/src/stm8s_tim2.c: 1004: tmpccr2 = (uint16_t)(tmpccr2l);
                                   2189 ; genCast
                                   2190 ; genAssign
      000478 97               [ 1] 2191 	ld	xl, a
      000479 4F               [ 1] 2192 	clr	a
                                   2193 ; genAssign
                           00047A  2194 	Sstm8s_tim2$TIM2_GetCapture2$503 ==.
                                   2195 ;	../SPL/src/stm8s_tim2.c: 1005: tmpccr2 |= (uint16_t)((uint16_t)tmpccr2h << 8);
                                   2196 ; genCast
                                   2197 ; genAssign
      00047A 90 5F            [ 1] 2198 	clrw	y
                                   2199 ; genLeftShiftLiteral
      00047C 0F 02            [ 1] 2200 	clr	(0x02, sp)
                                   2201 ; genOr
      00047E 89               [ 2] 2202 	pushw	x
                           00047F  2203 	Sstm8s_tim2$TIM2_GetCapture2$504 ==.
      00047F 1A 01            [ 1] 2204 	or	a, (1, sp)
      000481 85               [ 2] 2205 	popw	x
                           000482  2206 	Sstm8s_tim2$TIM2_GetCapture2$505 ==.
      000482 95               [ 1] 2207 	ld	xh, a
      000483 9F               [ 1] 2208 	ld	a, xl
      000484 1A 02            [ 1] 2209 	or	a, (0x02, sp)
      000486 97               [ 1] 2210 	ld	xl, a
                                   2211 ; genAssign
                           000487  2212 	Sstm8s_tim2$TIM2_GetCapture2$506 ==.
                                   2213 ;	../SPL/src/stm8s_tim2.c: 1007: return (uint16_t)tmpccr2;
                                   2214 ; genReturn
                                   2215 ; genLabel
      000487                       2216 00101$:
                           000487  2217 	Sstm8s_tim2$TIM2_GetCapture2$507 ==.
                                   2218 ;	../SPL/src/stm8s_tim2.c: 1008: }
                                   2219 ; genEndFunction
      000487 5B 02            [ 2] 2220 	addw	sp, #2
                           000489  2221 	Sstm8s_tim2$TIM2_GetCapture2$508 ==.
                           000489  2222 	Sstm8s_tim2$TIM2_GetCapture2$509 ==.
                           000489  2223 	XG$TIM2_GetCapture2$0$0 ==.
      000489 81               [ 4] 2224 	ret
                           00048A  2225 	Sstm8s_tim2$TIM2_GetCapture2$510 ==.
                           00048A  2226 	Sstm8s_tim2$TIM2_GetCapture3$511 ==.
                                   2227 ;	../SPL/src/stm8s_tim2.c: 1015: uint16_t TIM2_GetCapture3(void)
                                   2228 ; genLabel
                                   2229 ;	-----------------------------------------
                                   2230 ;	 function TIM2_GetCapture3
                                   2231 ;	-----------------------------------------
                                   2232 ;	Register assignment might be sub-optimal.
                                   2233 ;	Stack space usage: 2 bytes.
      00048A                       2234 _TIM2_GetCapture3:
                           00048A  2235 	Sstm8s_tim2$TIM2_GetCapture3$512 ==.
      00048A 89               [ 2] 2236 	pushw	x
                           00048B  2237 	Sstm8s_tim2$TIM2_GetCapture3$513 ==.
                           00048B  2238 	Sstm8s_tim2$TIM2_GetCapture3$514 ==.
                                   2239 ;	../SPL/src/stm8s_tim2.c: 1021: tmpccr3h = TIM2->CCR3H;
                                   2240 ; genPointerGet
      00048B C6 53 13         [ 1] 2241 	ld	a, 0x5313
      00048E 95               [ 1] 2242 	ld	xh, a
                           00048F  2243 	Sstm8s_tim2$TIM2_GetCapture3$515 ==.
                                   2244 ;	../SPL/src/stm8s_tim2.c: 1022: tmpccr3l = TIM2->CCR3L;
                                   2245 ; genPointerGet
      00048F C6 53 14         [ 1] 2246 	ld	a, 0x5314
                           000492  2247 	Sstm8s_tim2$TIM2_GetCapture3$516 ==.
                                   2248 ;	../SPL/src/stm8s_tim2.c: 1024: tmpccr3 = (uint16_t)(tmpccr3l);
                                   2249 ; genCast
                                   2250 ; genAssign
      000492 97               [ 1] 2251 	ld	xl, a
      000493 4F               [ 1] 2252 	clr	a
                                   2253 ; genAssign
                           000494  2254 	Sstm8s_tim2$TIM2_GetCapture3$517 ==.
                                   2255 ;	../SPL/src/stm8s_tim2.c: 1025: tmpccr3 |= (uint16_t)((uint16_t)tmpccr3h << 8);
                                   2256 ; genCast
                                   2257 ; genAssign
      000494 90 5F            [ 1] 2258 	clrw	y
                                   2259 ; genLeftShiftLiteral
      000496 0F 02            [ 1] 2260 	clr	(0x02, sp)
                                   2261 ; genOr
      000498 89               [ 2] 2262 	pushw	x
                           000499  2263 	Sstm8s_tim2$TIM2_GetCapture3$518 ==.
      000499 1A 01            [ 1] 2264 	or	a, (1, sp)
      00049B 85               [ 2] 2265 	popw	x
                           00049C  2266 	Sstm8s_tim2$TIM2_GetCapture3$519 ==.
      00049C 95               [ 1] 2267 	ld	xh, a
      00049D 9F               [ 1] 2268 	ld	a, xl
      00049E 1A 02            [ 1] 2269 	or	a, (0x02, sp)
      0004A0 97               [ 1] 2270 	ld	xl, a
                                   2271 ; genAssign
                           0004A1  2272 	Sstm8s_tim2$TIM2_GetCapture3$520 ==.
                                   2273 ;	../SPL/src/stm8s_tim2.c: 1027: return (uint16_t)tmpccr3;
                                   2274 ; genReturn
                                   2275 ; genLabel
      0004A1                       2276 00101$:
                           0004A1  2277 	Sstm8s_tim2$TIM2_GetCapture3$521 ==.
                                   2278 ;	../SPL/src/stm8s_tim2.c: 1028: }
                                   2279 ; genEndFunction
      0004A1 5B 02            [ 2] 2280 	addw	sp, #2
                           0004A3  2281 	Sstm8s_tim2$TIM2_GetCapture3$522 ==.
                           0004A3  2282 	Sstm8s_tim2$TIM2_GetCapture3$523 ==.
                           0004A3  2283 	XG$TIM2_GetCapture3$0$0 ==.
      0004A3 81               [ 4] 2284 	ret
                           0004A4  2285 	Sstm8s_tim2$TIM2_GetCapture3$524 ==.
                           0004A4  2286 	Sstm8s_tim2$TIM2_GetCounter$525 ==.
                                   2287 ;	../SPL/src/stm8s_tim2.c: 1035: uint16_t TIM2_GetCounter(void)
                                   2288 ; genLabel
                                   2289 ;	-----------------------------------------
                                   2290 ;	 function TIM2_GetCounter
                                   2291 ;	-----------------------------------------
                                   2292 ;	Register assignment might be sub-optimal.
                                   2293 ;	Stack space usage: 4 bytes.
      0004A4                       2294 _TIM2_GetCounter:
                           0004A4  2295 	Sstm8s_tim2$TIM2_GetCounter$526 ==.
      0004A4 52 04            [ 2] 2296 	sub	sp, #4
                           0004A6  2297 	Sstm8s_tim2$TIM2_GetCounter$527 ==.
                           0004A6  2298 	Sstm8s_tim2$TIM2_GetCounter$528 ==.
                                   2299 ;	../SPL/src/stm8s_tim2.c: 1039: tmpcntr =  ((uint16_t)TIM2->CNTRH << 8);
                                   2300 ; genPointerGet
      0004A6 C6 53 0A         [ 1] 2301 	ld	a, 0x530a
                                   2302 ; genCast
                                   2303 ; genAssign
      0004A9 5F               [ 1] 2304 	clrw	x
                                   2305 ; genLeftShiftLiteral
      0004AA 95               [ 1] 2306 	ld	xh, a
      0004AB 4F               [ 1] 2307 	clr	a
                                   2308 ; genAssign
      0004AC 6B 02            [ 1] 2309 	ld	(0x02, sp), a
                           0004AE  2310 	Sstm8s_tim2$TIM2_GetCounter$529 ==.
                                   2311 ;	../SPL/src/stm8s_tim2.c: 1041: return (uint16_t)( tmpcntr| (uint16_t)(TIM2->CNTRL));
                                   2312 ; genPointerGet
      0004AE C6 53 0B         [ 1] 2313 	ld	a, 0x530b
                                   2314 ; genCast
                                   2315 ; genAssign
      0004B1 0F 03            [ 1] 2316 	clr	(0x03, sp)
                                   2317 ; genOr
      0004B3 1A 02            [ 1] 2318 	or	a, (0x02, sp)
      0004B5 97               [ 1] 2319 	ld	xl, a
      0004B6 9E               [ 1] 2320 	ld	a, xh
      0004B7 1A 03            [ 1] 2321 	or	a, (0x03, sp)
                                   2322 ; genReturn
      0004B9 95               [ 1] 2323 	ld	xh, a
                                   2324 ; genLabel
      0004BA                       2325 00101$:
                           0004BA  2326 	Sstm8s_tim2$TIM2_GetCounter$530 ==.
                                   2327 ;	../SPL/src/stm8s_tim2.c: 1042: }
                                   2328 ; genEndFunction
      0004BA 5B 04            [ 2] 2329 	addw	sp, #4
                           0004BC  2330 	Sstm8s_tim2$TIM2_GetCounter$531 ==.
                           0004BC  2331 	Sstm8s_tim2$TIM2_GetCounter$532 ==.
                           0004BC  2332 	XG$TIM2_GetCounter$0$0 ==.
      0004BC 81               [ 4] 2333 	ret
                           0004BD  2334 	Sstm8s_tim2$TIM2_GetCounter$533 ==.
                           0004BD  2335 	Sstm8s_tim2$TIM2_GetPrescaler$534 ==.
                                   2336 ;	../SPL/src/stm8s_tim2.c: 1049: TIM2_Prescaler_TypeDef TIM2_GetPrescaler(void)
                                   2337 ; genLabel
                                   2338 ;	-----------------------------------------
                                   2339 ;	 function TIM2_GetPrescaler
                                   2340 ;	-----------------------------------------
                                   2341 ;	Register assignment is optimal.
                                   2342 ;	Stack space usage: 0 bytes.
      0004BD                       2343 _TIM2_GetPrescaler:
                           0004BD  2344 	Sstm8s_tim2$TIM2_GetPrescaler$535 ==.
                           0004BD  2345 	Sstm8s_tim2$TIM2_GetPrescaler$536 ==.
                                   2346 ;	../SPL/src/stm8s_tim2.c: 1052: return (TIM2_Prescaler_TypeDef)(TIM2->PSCR);
                                   2347 ; genPointerGet
      0004BD C6 53 0C         [ 1] 2348 	ld	a, 0x530c
                                   2349 ; genReturn
                                   2350 ; genLabel
      0004C0                       2351 00101$:
                           0004C0  2352 	Sstm8s_tim2$TIM2_GetPrescaler$537 ==.
                                   2353 ;	../SPL/src/stm8s_tim2.c: 1053: }
                                   2354 ; genEndFunction
                           0004C0  2355 	Sstm8s_tim2$TIM2_GetPrescaler$538 ==.
                           0004C0  2356 	XG$TIM2_GetPrescaler$0$0 ==.
      0004C0 81               [ 4] 2357 	ret
                           0004C1  2358 	Sstm8s_tim2$TIM2_GetPrescaler$539 ==.
                           0004C1  2359 	Sstm8s_tim2$TIM2_GetFlagStatus$540 ==.
                                   2360 ;	../SPL/src/stm8s_tim2.c: 1068: FlagStatus TIM2_GetFlagStatus(TIM2_FLAG_TypeDef TIM2_FLAG)
                                   2361 ; genLabel
                                   2362 ;	-----------------------------------------
                                   2363 ;	 function TIM2_GetFlagStatus
                                   2364 ;	-----------------------------------------
                                   2365 ;	Register assignment might be sub-optimal.
                                   2366 ;	Stack space usage: 1 bytes.
      0004C1                       2367 _TIM2_GetFlagStatus:
                           0004C1  2368 	Sstm8s_tim2$TIM2_GetFlagStatus$541 ==.
      0004C1 88               [ 1] 2369 	push	a
                           0004C2  2370 	Sstm8s_tim2$TIM2_GetFlagStatus$542 ==.
                           0004C2  2371 	Sstm8s_tim2$TIM2_GetFlagStatus$543 ==.
                                   2372 ;	../SPL/src/stm8s_tim2.c: 1076: tim2_flag_l = (uint8_t)(TIM2->SR1 & (uint8_t)TIM2_FLAG);
                                   2373 ; genPointerGet
      0004C2 C6 53 02         [ 1] 2374 	ld	a, 0x5302
      0004C5 6B 01            [ 1] 2375 	ld	(0x01, sp), a
                                   2376 ; genCast
                                   2377 ; genAssign
      0004C7 7B 05            [ 1] 2378 	ld	a, (0x05, sp)
                                   2379 ; genAnd
      0004C9 14 01            [ 1] 2380 	and	a, (0x01, sp)
                                   2381 ; genAssign
      0004CB 6B 01            [ 1] 2382 	ld	(0x01, sp), a
                           0004CD  2383 	Sstm8s_tim2$TIM2_GetFlagStatus$544 ==.
                                   2384 ;	../SPL/src/stm8s_tim2.c: 1077: tim2_flag_h = (uint8_t)((uint16_t)TIM2_FLAG >> 8);
                                   2385 ; genCast
                                   2386 ; genAssign
      0004CD 1E 04            [ 2] 2387 	ldw	x, (0x04, sp)
                                   2388 ; genRightShiftLiteral
      0004CF 4F               [ 1] 2389 	clr	a
                                   2390 ; genCast
                                   2391 ; genAssign
                           0004D0  2392 	Sstm8s_tim2$TIM2_GetFlagStatus$545 ==.
                                   2393 ;	../SPL/src/stm8s_tim2.c: 1079: if ((tim2_flag_l | (uint8_t)(TIM2->SR2 & tim2_flag_h)) != (uint8_t)RESET )
                                   2394 ; genPointerGet
      0004D0 C6 53 03         [ 1] 2395 	ld	a, 0x5303
                                   2396 ; genAnd
      0004D3 89               [ 2] 2397 	pushw	x
                           0004D4  2398 	Sstm8s_tim2$TIM2_GetFlagStatus$546 ==.
      0004D4 14 01            [ 1] 2399 	and	a, (1, sp)
      0004D6 85               [ 2] 2400 	popw	x
                           0004D7  2401 	Sstm8s_tim2$TIM2_GetFlagStatus$547 ==.
                                   2402 ; genOr
      0004D7 1A 01            [ 1] 2403 	or	a, (0x01, sp)
                                   2404 ; genIfx
      0004D9 4D               [ 1] 2405 	tnz	a
      0004DA 26 03            [ 1] 2406 	jrne	00111$
      0004DC CCr04rE4         [ 2] 2407 	jp	00102$
      0004DF                       2408 00111$:
                           0004DF  2409 	Sstm8s_tim2$TIM2_GetFlagStatus$548 ==.
                           0004DF  2410 	Sstm8s_tim2$TIM2_GetFlagStatus$549 ==.
                                   2411 ;	../SPL/src/stm8s_tim2.c: 1081: bitstatus = SET;
                                   2412 ; genAssign
      0004DF A6 01            [ 1] 2413 	ld	a, #0x01
                           0004E1  2414 	Sstm8s_tim2$TIM2_GetFlagStatus$550 ==.
                                   2415 ; genGoto
      0004E1 CCr04rE5         [ 2] 2416 	jp	00103$
                                   2417 ; genLabel
      0004E4                       2418 00102$:
                           0004E4  2419 	Sstm8s_tim2$TIM2_GetFlagStatus$551 ==.
                           0004E4  2420 	Sstm8s_tim2$TIM2_GetFlagStatus$552 ==.
                                   2421 ;	../SPL/src/stm8s_tim2.c: 1085: bitstatus = RESET;
                                   2422 ; genAssign
      0004E4 4F               [ 1] 2423 	clr	a
                           0004E5  2424 	Sstm8s_tim2$TIM2_GetFlagStatus$553 ==.
                                   2425 ; genLabel
      0004E5                       2426 00103$:
                           0004E5  2427 	Sstm8s_tim2$TIM2_GetFlagStatus$554 ==.
                                   2428 ;	../SPL/src/stm8s_tim2.c: 1087: return (FlagStatus)bitstatus;
                                   2429 ; genReturn
                                   2430 ; genLabel
      0004E5                       2431 00104$:
                           0004E5  2432 	Sstm8s_tim2$TIM2_GetFlagStatus$555 ==.
                                   2433 ;	../SPL/src/stm8s_tim2.c: 1088: }
                                   2434 ; genEndFunction
      0004E5 5B 01            [ 2] 2435 	addw	sp, #1
                           0004E7  2436 	Sstm8s_tim2$TIM2_GetFlagStatus$556 ==.
                           0004E7  2437 	Sstm8s_tim2$TIM2_GetFlagStatus$557 ==.
                           0004E7  2438 	XG$TIM2_GetFlagStatus$0$0 ==.
      0004E7 81               [ 4] 2439 	ret
                           0004E8  2440 	Sstm8s_tim2$TIM2_GetFlagStatus$558 ==.
                           0004E8  2441 	Sstm8s_tim2$TIM2_ClearFlag$559 ==.
                                   2442 ;	../SPL/src/stm8s_tim2.c: 1103: void TIM2_ClearFlag(TIM2_FLAG_TypeDef TIM2_FLAG)
                                   2443 ; genLabel
                                   2444 ;	-----------------------------------------
                                   2445 ;	 function TIM2_ClearFlag
                                   2446 ;	-----------------------------------------
                                   2447 ;	Register assignment is optimal.
                                   2448 ;	Stack space usage: 0 bytes.
      0004E8                       2449 _TIM2_ClearFlag:
                           0004E8  2450 	Sstm8s_tim2$TIM2_ClearFlag$560 ==.
                           0004E8  2451 	Sstm8s_tim2$TIM2_ClearFlag$561 ==.
                                   2452 ;	../SPL/src/stm8s_tim2.c: 1109: TIM2->SR1 = (uint8_t)(~((uint8_t)(TIM2_FLAG)));
                                   2453 ; genCast
                                   2454 ; genAssign
      0004E8 7B 04            [ 1] 2455 	ld	a, (0x04, sp)
                                   2456 ; genCpl
      0004EA 43               [ 1] 2457 	cpl	a
                                   2458 ; genPointerSet
      0004EB C7 53 02         [ 1] 2459 	ld	0x5302, a
                           0004EE  2460 	Sstm8s_tim2$TIM2_ClearFlag$562 ==.
                                   2461 ;	../SPL/src/stm8s_tim2.c: 1110: TIM2->SR2 = (uint8_t)(~((uint8_t)((uint8_t)TIM2_FLAG >> 8)));
                                   2462 ; genPointerSet
      0004EE 35 FF 53 03      [ 1] 2463 	mov	0x5303+0, #0xff
                                   2464 ; genLabel
      0004F2                       2465 00101$:
                           0004F2  2466 	Sstm8s_tim2$TIM2_ClearFlag$563 ==.
                                   2467 ;	../SPL/src/stm8s_tim2.c: 1111: }
                                   2468 ; genEndFunction
                           0004F2  2469 	Sstm8s_tim2$TIM2_ClearFlag$564 ==.
                           0004F2  2470 	XG$TIM2_ClearFlag$0$0 ==.
      0004F2 81               [ 4] 2471 	ret
                           0004F3  2472 	Sstm8s_tim2$TIM2_ClearFlag$565 ==.
                           0004F3  2473 	Sstm8s_tim2$TIM2_GetITStatus$566 ==.
                                   2474 ;	../SPL/src/stm8s_tim2.c: 1123: ITStatus TIM2_GetITStatus(TIM2_IT_TypeDef TIM2_IT)
                                   2475 ; genLabel
                                   2476 ;	-----------------------------------------
                                   2477 ;	 function TIM2_GetITStatus
                                   2478 ;	-----------------------------------------
                                   2479 ;	Register assignment is optimal.
                                   2480 ;	Stack space usage: 1 bytes.
      0004F3                       2481 _TIM2_GetITStatus:
                           0004F3  2482 	Sstm8s_tim2$TIM2_GetITStatus$567 ==.
      0004F3 88               [ 1] 2483 	push	a
                           0004F4  2484 	Sstm8s_tim2$TIM2_GetITStatus$568 ==.
                           0004F4  2485 	Sstm8s_tim2$TIM2_GetITStatus$569 ==.
                                   2486 ;	../SPL/src/stm8s_tim2.c: 1131: TIM2_itStatus = (uint8_t)(TIM2->SR1 & TIM2_IT);
                                   2487 ; genPointerGet
      0004F4 C6 53 02         [ 1] 2488 	ld	a, 0x5302
                                   2489 ; genAnd
      0004F7 14 04            [ 1] 2490 	and	a, (0x04, sp)
                                   2491 ; genAssign
      0004F9 6B 01            [ 1] 2492 	ld	(0x01, sp), a
                           0004FB  2493 	Sstm8s_tim2$TIM2_GetITStatus$570 ==.
                                   2494 ;	../SPL/src/stm8s_tim2.c: 1133: TIM2_itEnable = (uint8_t)(TIM2->IER & TIM2_IT);
                                   2495 ; genPointerGet
      0004FB C6 53 01         [ 1] 2496 	ld	a, 0x5301
                                   2497 ; genAnd
      0004FE 14 04            [ 1] 2498 	and	a, (0x04, sp)
                                   2499 ; genAssign
                           000500  2500 	Sstm8s_tim2$TIM2_GetITStatus$571 ==.
                                   2501 ;	../SPL/src/stm8s_tim2.c: 1135: if ((TIM2_itStatus != (uint8_t)RESET ) && (TIM2_itEnable != (uint8_t)RESET ))
                                   2502 ; genIfx
      000500 0D 01            [ 1] 2503 	tnz	(0x01, sp)
      000502 26 03            [ 1] 2504 	jrne	00117$
      000504 CCr05r12         [ 2] 2505 	jp	00102$
      000507                       2506 00117$:
                                   2507 ; genIfx
      000507 4D               [ 1] 2508 	tnz	a
      000508 26 03            [ 1] 2509 	jrne	00118$
      00050A CCr05r12         [ 2] 2510 	jp	00102$
      00050D                       2511 00118$:
                           00050D  2512 	Sstm8s_tim2$TIM2_GetITStatus$572 ==.
                           00050D  2513 	Sstm8s_tim2$TIM2_GetITStatus$573 ==.
                                   2514 ;	../SPL/src/stm8s_tim2.c: 1137: bitstatus = SET;
                                   2515 ; genAssign
      00050D A6 01            [ 1] 2516 	ld	a, #0x01
                           00050F  2517 	Sstm8s_tim2$TIM2_GetITStatus$574 ==.
                                   2518 ; genGoto
      00050F CCr05r13         [ 2] 2519 	jp	00103$
                                   2520 ; genLabel
      000512                       2521 00102$:
                           000512  2522 	Sstm8s_tim2$TIM2_GetITStatus$575 ==.
                           000512  2523 	Sstm8s_tim2$TIM2_GetITStatus$576 ==.
                                   2524 ;	../SPL/src/stm8s_tim2.c: 1141: bitstatus = RESET;
                                   2525 ; genAssign
      000512 4F               [ 1] 2526 	clr	a
                           000513  2527 	Sstm8s_tim2$TIM2_GetITStatus$577 ==.
                                   2528 ; genLabel
      000513                       2529 00103$:
                           000513  2530 	Sstm8s_tim2$TIM2_GetITStatus$578 ==.
                                   2531 ;	../SPL/src/stm8s_tim2.c: 1143: return (ITStatus)(bitstatus);
                                   2532 ; genReturn
                                   2533 ; genLabel
      000513                       2534 00105$:
                           000513  2535 	Sstm8s_tim2$TIM2_GetITStatus$579 ==.
                                   2536 ;	../SPL/src/stm8s_tim2.c: 1144: }
                                   2537 ; genEndFunction
      000513 5B 01            [ 2] 2538 	addw	sp, #1
                           000515  2539 	Sstm8s_tim2$TIM2_GetITStatus$580 ==.
                           000515  2540 	Sstm8s_tim2$TIM2_GetITStatus$581 ==.
                           000515  2541 	XG$TIM2_GetITStatus$0$0 ==.
      000515 81               [ 4] 2542 	ret
                           000516  2543 	Sstm8s_tim2$TIM2_GetITStatus$582 ==.
                           000516  2544 	Sstm8s_tim2$TIM2_ClearITPendingBit$583 ==.
                                   2545 ;	../SPL/src/stm8s_tim2.c: 1156: void TIM2_ClearITPendingBit(TIM2_IT_TypeDef TIM2_IT)
                                   2546 ; genLabel
                                   2547 ;	-----------------------------------------
                                   2548 ;	 function TIM2_ClearITPendingBit
                                   2549 ;	-----------------------------------------
                                   2550 ;	Register assignment is optimal.
                                   2551 ;	Stack space usage: 0 bytes.
      000516                       2552 _TIM2_ClearITPendingBit:
                           000516  2553 	Sstm8s_tim2$TIM2_ClearITPendingBit$584 ==.
                           000516  2554 	Sstm8s_tim2$TIM2_ClearITPendingBit$585 ==.
                                   2555 ;	../SPL/src/stm8s_tim2.c: 1162: TIM2->SR1 = (uint8_t)(~TIM2_IT);
                                   2556 ; genCpl
      000516 7B 03            [ 1] 2557 	ld	a, (0x03, sp)
      000518 43               [ 1] 2558 	cpl	a
                                   2559 ; genPointerSet
      000519 C7 53 02         [ 1] 2560 	ld	0x5302, a
                                   2561 ; genLabel
      00051C                       2562 00101$:
                           00051C  2563 	Sstm8s_tim2$TIM2_ClearITPendingBit$586 ==.
                                   2564 ;	../SPL/src/stm8s_tim2.c: 1163: }
                                   2565 ; genEndFunction
                           00051C  2566 	Sstm8s_tim2$TIM2_ClearITPendingBit$587 ==.
                           00051C  2567 	XG$TIM2_ClearITPendingBit$0$0 ==.
      00051C 81               [ 4] 2568 	ret
                           00051D  2569 	Sstm8s_tim2$TIM2_ClearITPendingBit$588 ==.
                           00051D  2570 	Sstm8s_tim2$TI1_Config$589 ==.
                                   2571 ;	../SPL/src/stm8s_tim2.c: 1181: static void TI1_Config(uint8_t TIM2_ICPolarity,
                                   2572 ; genLabel
                                   2573 ;	-----------------------------------------
                                   2574 ;	 function TI1_Config
                                   2575 ;	-----------------------------------------
                                   2576 ;	Register assignment is optimal.
                                   2577 ;	Stack space usage: 1 bytes.
      00051D                       2578 _TI1_Config:
                           00051D  2579 	Sstm8s_tim2$TI1_Config$590 ==.
      00051D 88               [ 1] 2580 	push	a
                           00051E  2581 	Sstm8s_tim2$TI1_Config$591 ==.
                           00051E  2582 	Sstm8s_tim2$TI1_Config$592 ==.
                                   2583 ;	../SPL/src/stm8s_tim2.c: 1186: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E);
                                   2584 ; genPointerGet
      00051E C6 53 08         [ 1] 2585 	ld	a, 0x5308
                                   2586 ; genAnd
      000521 A4 FE            [ 1] 2587 	and	a, #0xfe
                                   2588 ; genPointerSet
      000523 C7 53 08         [ 1] 2589 	ld	0x5308, a
                           000526  2590 	Sstm8s_tim2$TI1_Config$593 ==.
                                   2591 ;	../SPL/src/stm8s_tim2.c: 1189: TIM2->CCMR1  = (uint8_t)((uint8_t)(TIM2->CCMR1 & (uint8_t)(~(uint8_t)( TIM2_CCMR_CCxS | TIM2_CCMR_ICxF )))
                                   2592 ; genPointerGet
      000526 C6 53 05         [ 1] 2593 	ld	a, 0x5305
                                   2594 ; genAnd
      000529 A4 0C            [ 1] 2595 	and	a, #0x0c
      00052B 6B 01            [ 1] 2596 	ld	(0x01, sp), a
                           00052D  2597 	Sstm8s_tim2$TI1_Config$594 ==.
                                   2598 ;	../SPL/src/stm8s_tim2.c: 1190: | (uint8_t)(((TIM2_ICSelection)) | ((uint8_t)( TIM2_ICFilter << 4))));
                                   2599 ; genCast
                                   2600 ; genAssign
      00052D 7B 06            [ 1] 2601 	ld	a, (0x06, sp)
                                   2602 ; genLeftShiftLiteral
      00052F 4E               [ 1] 2603 	swap	a
      000530 A4 F0            [ 1] 2604 	and	a, #0xf0
                                   2605 ; genCast
                                   2606 ; genAssign
                                   2607 ; genOr
      000532 1A 05            [ 1] 2608 	or	a, (0x05, sp)
                                   2609 ; genOr
      000534 1A 01            [ 1] 2610 	or	a, (0x01, sp)
                                   2611 ; genPointerSet
      000536 C7 53 05         [ 1] 2612 	ld	0x5305, a
                           000539  2613 	Sstm8s_tim2$TI1_Config$595 ==.
                                   2614 ;	../SPL/src/stm8s_tim2.c: 1186: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1E);
                                   2615 ; genPointerGet
      000539 C6 53 08         [ 1] 2616 	ld	a, 0x5308
                           00053C  2617 	Sstm8s_tim2$TI1_Config$596 ==.
                                   2618 ;	../SPL/src/stm8s_tim2.c: 1193: if (TIM2_ICPolarity != TIM2_ICPOLARITY_RISING)
                                   2619 ; genIfx
      00053C 0D 04            [ 1] 2620 	tnz	(0x04, sp)
      00053E 26 03            [ 1] 2621 	jrne	00111$
      000540 CCr05r4B         [ 2] 2622 	jp	00102$
      000543                       2623 00111$:
                           000543  2624 	Sstm8s_tim2$TI1_Config$597 ==.
                           000543  2625 	Sstm8s_tim2$TI1_Config$598 ==.
                                   2626 ;	../SPL/src/stm8s_tim2.c: 1195: TIM2->CCER1 |= TIM2_CCER1_CC1P;
                                   2627 ; genOr
      000543 AA 02            [ 1] 2628 	or	a, #0x02
                                   2629 ; genPointerSet
      000545 C7 53 08         [ 1] 2630 	ld	0x5308, a
                           000548  2631 	Sstm8s_tim2$TI1_Config$599 ==.
                                   2632 ; genGoto
      000548 CCr05r50         [ 2] 2633 	jp	00103$
                                   2634 ; genLabel
      00054B                       2635 00102$:
                           00054B  2636 	Sstm8s_tim2$TI1_Config$600 ==.
                           00054B  2637 	Sstm8s_tim2$TI1_Config$601 ==.
                                   2638 ;	../SPL/src/stm8s_tim2.c: 1199: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC1P);
                                   2639 ; genAnd
      00054B A4 FD            [ 1] 2640 	and	a, #0xfd
                                   2641 ; genPointerSet
      00054D C7 53 08         [ 1] 2642 	ld	0x5308, a
                           000550  2643 	Sstm8s_tim2$TI1_Config$602 ==.
                                   2644 ; genLabel
      000550                       2645 00103$:
                           000550  2646 	Sstm8s_tim2$TI1_Config$603 ==.
                                   2647 ;	../SPL/src/stm8s_tim2.c: 1202: TIM2->CCER1 |= TIM2_CCER1_CC1E;
                                   2648 ; genPointerGet
      000550 C6 53 08         [ 1] 2649 	ld	a, 0x5308
                                   2650 ; genOr
      000553 AA 01            [ 1] 2651 	or	a, #0x01
                                   2652 ; genPointerSet
      000555 C7 53 08         [ 1] 2653 	ld	0x5308, a
                                   2654 ; genLabel
      000558                       2655 00104$:
                           000558  2656 	Sstm8s_tim2$TI1_Config$604 ==.
                                   2657 ;	../SPL/src/stm8s_tim2.c: 1203: }
                                   2658 ; genEndFunction
      000558 84               [ 1] 2659 	pop	a
                           000559  2660 	Sstm8s_tim2$TI1_Config$605 ==.
                           000559  2661 	Sstm8s_tim2$TI1_Config$606 ==.
                           000559  2662 	XFstm8s_tim2$TI1_Config$0$0 ==.
      000559 81               [ 4] 2663 	ret
                           00055A  2664 	Sstm8s_tim2$TI1_Config$607 ==.
                           00055A  2665 	Sstm8s_tim2$TI2_Config$608 ==.
                                   2666 ;	../SPL/src/stm8s_tim2.c: 1221: static void TI2_Config(uint8_t TIM2_ICPolarity,
                                   2667 ; genLabel
                                   2668 ;	-----------------------------------------
                                   2669 ;	 function TI2_Config
                                   2670 ;	-----------------------------------------
                                   2671 ;	Register assignment is optimal.
                                   2672 ;	Stack space usage: 1 bytes.
      00055A                       2673 _TI2_Config:
                           00055A  2674 	Sstm8s_tim2$TI2_Config$609 ==.
      00055A 88               [ 1] 2675 	push	a
                           00055B  2676 	Sstm8s_tim2$TI2_Config$610 ==.
                           00055B  2677 	Sstm8s_tim2$TI2_Config$611 ==.
                                   2678 ;	../SPL/src/stm8s_tim2.c: 1226: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E);
                                   2679 ; genPointerGet
      00055B C6 53 08         [ 1] 2680 	ld	a, 0x5308
                                   2681 ; genAnd
      00055E A4 EF            [ 1] 2682 	and	a, #0xef
                                   2683 ; genPointerSet
      000560 C7 53 08         [ 1] 2684 	ld	0x5308, a
                           000563  2685 	Sstm8s_tim2$TI2_Config$612 ==.
                                   2686 ;	../SPL/src/stm8s_tim2.c: 1229: TIM2->CCMR2 = (uint8_t)((uint8_t)(TIM2->CCMR2 & (uint8_t)(~(uint8_t)( TIM2_CCMR_CCxS | TIM2_CCMR_ICxF ))) 
                                   2687 ; genPointerGet
      000563 C6 53 06         [ 1] 2688 	ld	a, 0x5306
                                   2689 ; genAnd
      000566 A4 0C            [ 1] 2690 	and	a, #0x0c
      000568 6B 01            [ 1] 2691 	ld	(0x01, sp), a
                           00056A  2692 	Sstm8s_tim2$TI2_Config$613 ==.
                                   2693 ;	../SPL/src/stm8s_tim2.c: 1230: | (uint8_t)(( (TIM2_ICSelection)) | ((uint8_t)( TIM2_ICFilter << 4))));
                                   2694 ; genCast
                                   2695 ; genAssign
      00056A 7B 06            [ 1] 2696 	ld	a, (0x06, sp)
                                   2697 ; genLeftShiftLiteral
      00056C 4E               [ 1] 2698 	swap	a
      00056D A4 F0            [ 1] 2699 	and	a, #0xf0
                                   2700 ; genCast
                                   2701 ; genAssign
                                   2702 ; genOr
      00056F 1A 05            [ 1] 2703 	or	a, (0x05, sp)
                                   2704 ; genOr
      000571 1A 01            [ 1] 2705 	or	a, (0x01, sp)
                                   2706 ; genPointerSet
      000573 C7 53 06         [ 1] 2707 	ld	0x5306, a
                           000576  2708 	Sstm8s_tim2$TI2_Config$614 ==.
                                   2709 ;	../SPL/src/stm8s_tim2.c: 1226: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2E);
                                   2710 ; genPointerGet
      000576 C6 53 08         [ 1] 2711 	ld	a, 0x5308
                           000579  2712 	Sstm8s_tim2$TI2_Config$615 ==.
                                   2713 ;	../SPL/src/stm8s_tim2.c: 1234: if (TIM2_ICPolarity != TIM2_ICPOLARITY_RISING)
                                   2714 ; genIfx
      000579 0D 04            [ 1] 2715 	tnz	(0x04, sp)
      00057B 26 03            [ 1] 2716 	jrne	00111$
      00057D CCr05r88         [ 2] 2717 	jp	00102$
      000580                       2718 00111$:
                           000580  2719 	Sstm8s_tim2$TI2_Config$616 ==.
                           000580  2720 	Sstm8s_tim2$TI2_Config$617 ==.
                                   2721 ;	../SPL/src/stm8s_tim2.c: 1236: TIM2->CCER1 |= TIM2_CCER1_CC2P;
                                   2722 ; genOr
      000580 AA 20            [ 1] 2723 	or	a, #0x20
                                   2724 ; genPointerSet
      000582 C7 53 08         [ 1] 2725 	ld	0x5308, a
                           000585  2726 	Sstm8s_tim2$TI2_Config$618 ==.
                                   2727 ; genGoto
      000585 CCr05r8D         [ 2] 2728 	jp	00103$
                                   2729 ; genLabel
      000588                       2730 00102$:
                           000588  2731 	Sstm8s_tim2$TI2_Config$619 ==.
                           000588  2732 	Sstm8s_tim2$TI2_Config$620 ==.
                                   2733 ;	../SPL/src/stm8s_tim2.c: 1240: TIM2->CCER1 &= (uint8_t)(~TIM2_CCER1_CC2P);
                                   2734 ; genAnd
      000588 A4 DF            [ 1] 2735 	and	a, #0xdf
                                   2736 ; genPointerSet
      00058A C7 53 08         [ 1] 2737 	ld	0x5308, a
                           00058D  2738 	Sstm8s_tim2$TI2_Config$621 ==.
                                   2739 ; genLabel
      00058D                       2740 00103$:
                           00058D  2741 	Sstm8s_tim2$TI2_Config$622 ==.
                                   2742 ;	../SPL/src/stm8s_tim2.c: 1244: TIM2->CCER1 |= TIM2_CCER1_CC2E;
                                   2743 ; genPointerGet
      00058D C6 53 08         [ 1] 2744 	ld	a, 0x5308
                                   2745 ; genOr
      000590 AA 10            [ 1] 2746 	or	a, #0x10
                                   2747 ; genPointerSet
      000592 C7 53 08         [ 1] 2748 	ld	0x5308, a
                                   2749 ; genLabel
      000595                       2750 00104$:
                           000595  2751 	Sstm8s_tim2$TI2_Config$623 ==.
                                   2752 ;	../SPL/src/stm8s_tim2.c: 1245: }
                                   2753 ; genEndFunction
      000595 84               [ 1] 2754 	pop	a
                           000596  2755 	Sstm8s_tim2$TI2_Config$624 ==.
                           000596  2756 	Sstm8s_tim2$TI2_Config$625 ==.
                           000596  2757 	XFstm8s_tim2$TI2_Config$0$0 ==.
      000596 81               [ 4] 2758 	ret
                           000597  2759 	Sstm8s_tim2$TI2_Config$626 ==.
                           000597  2760 	Sstm8s_tim2$TI3_Config$627 ==.
                                   2761 ;	../SPL/src/stm8s_tim2.c: 1261: static void TI3_Config(uint8_t TIM2_ICPolarity, uint8_t TIM2_ICSelection,
                                   2762 ; genLabel
                                   2763 ;	-----------------------------------------
                                   2764 ;	 function TI3_Config
                                   2765 ;	-----------------------------------------
                                   2766 ;	Register assignment is optimal.
                                   2767 ;	Stack space usage: 1 bytes.
      000597                       2768 _TI3_Config:
                           000597  2769 	Sstm8s_tim2$TI3_Config$628 ==.
      000597 88               [ 1] 2770 	push	a
                           000598  2771 	Sstm8s_tim2$TI3_Config$629 ==.
                           000598  2772 	Sstm8s_tim2$TI3_Config$630 ==.
                                   2773 ;	../SPL/src/stm8s_tim2.c: 1265: TIM2->CCER2 &=  (uint8_t)(~TIM2_CCER2_CC3E);
                                   2774 ; genPointerGet
      000598 C6 53 09         [ 1] 2775 	ld	a, 0x5309
                                   2776 ; genAnd
      00059B A4 FE            [ 1] 2777 	and	a, #0xfe
                                   2778 ; genPointerSet
      00059D C7 53 09         [ 1] 2779 	ld	0x5309, a
                           0005A0  2780 	Sstm8s_tim2$TI3_Config$631 ==.
                                   2781 ;	../SPL/src/stm8s_tim2.c: 1268: TIM2->CCMR3 = (uint8_t)((uint8_t)(TIM2->CCMR3 & (uint8_t)(~( TIM2_CCMR_CCxS | TIM2_CCMR_ICxF))) 
                                   2782 ; genPointerGet
      0005A0 C6 53 07         [ 1] 2783 	ld	a, 0x5307
                                   2784 ; genAnd
      0005A3 A4 0C            [ 1] 2785 	and	a, #0x0c
      0005A5 6B 01            [ 1] 2786 	ld	(0x01, sp), a
                           0005A7  2787 	Sstm8s_tim2$TI3_Config$632 ==.
                                   2788 ;	../SPL/src/stm8s_tim2.c: 1269: | (uint8_t)(( (TIM2_ICSelection)) | ((uint8_t)( TIM2_ICFilter << 4))));
                                   2789 ; genCast
                                   2790 ; genAssign
      0005A7 7B 06            [ 1] 2791 	ld	a, (0x06, sp)
                                   2792 ; genLeftShiftLiteral
      0005A9 4E               [ 1] 2793 	swap	a
      0005AA A4 F0            [ 1] 2794 	and	a, #0xf0
                                   2795 ; genCast
                                   2796 ; genAssign
                                   2797 ; genOr
      0005AC 1A 05            [ 1] 2798 	or	a, (0x05, sp)
                                   2799 ; genOr
      0005AE 1A 01            [ 1] 2800 	or	a, (0x01, sp)
                                   2801 ; genPointerSet
      0005B0 C7 53 07         [ 1] 2802 	ld	0x5307, a
                           0005B3  2803 	Sstm8s_tim2$TI3_Config$633 ==.
                                   2804 ;	../SPL/src/stm8s_tim2.c: 1265: TIM2->CCER2 &=  (uint8_t)(~TIM2_CCER2_CC3E);
                                   2805 ; genPointerGet
      0005B3 C6 53 09         [ 1] 2806 	ld	a, 0x5309
                           0005B6  2807 	Sstm8s_tim2$TI3_Config$634 ==.
                                   2808 ;	../SPL/src/stm8s_tim2.c: 1273: if (TIM2_ICPolarity != TIM2_ICPOLARITY_RISING)
                                   2809 ; genIfx
      0005B6 0D 04            [ 1] 2810 	tnz	(0x04, sp)
      0005B8 26 03            [ 1] 2811 	jrne	00111$
      0005BA CCr05rC5         [ 2] 2812 	jp	00102$
      0005BD                       2813 00111$:
                           0005BD  2814 	Sstm8s_tim2$TI3_Config$635 ==.
                           0005BD  2815 	Sstm8s_tim2$TI3_Config$636 ==.
                                   2816 ;	../SPL/src/stm8s_tim2.c: 1275: TIM2->CCER2 |= TIM2_CCER2_CC3P;
                                   2817 ; genOr
      0005BD AA 02            [ 1] 2818 	or	a, #0x02
                                   2819 ; genPointerSet
      0005BF C7 53 09         [ 1] 2820 	ld	0x5309, a
                           0005C2  2821 	Sstm8s_tim2$TI3_Config$637 ==.
                                   2822 ; genGoto
      0005C2 CCr05rCA         [ 2] 2823 	jp	00103$
                                   2824 ; genLabel
      0005C5                       2825 00102$:
                           0005C5  2826 	Sstm8s_tim2$TI3_Config$638 ==.
                           0005C5  2827 	Sstm8s_tim2$TI3_Config$639 ==.
                                   2828 ;	../SPL/src/stm8s_tim2.c: 1279: TIM2->CCER2 &= (uint8_t)(~TIM2_CCER2_CC3P);
                                   2829 ; genAnd
      0005C5 A4 FD            [ 1] 2830 	and	a, #0xfd
                                   2831 ; genPointerSet
      0005C7 C7 53 09         [ 1] 2832 	ld	0x5309, a
                           0005CA  2833 	Sstm8s_tim2$TI3_Config$640 ==.
                                   2834 ; genLabel
      0005CA                       2835 00103$:
                           0005CA  2836 	Sstm8s_tim2$TI3_Config$641 ==.
                                   2837 ;	../SPL/src/stm8s_tim2.c: 1282: TIM2->CCER2 |= TIM2_CCER2_CC3E;
                                   2838 ; genPointerGet
      0005CA C6 53 09         [ 1] 2839 	ld	a, 0x5309
                                   2840 ; genOr
      0005CD AA 01            [ 1] 2841 	or	a, #0x01
                                   2842 ; genPointerSet
      0005CF C7 53 09         [ 1] 2843 	ld	0x5309, a
                                   2844 ; genLabel
      0005D2                       2845 00104$:
                           0005D2  2846 	Sstm8s_tim2$TI3_Config$642 ==.
                                   2847 ;	../SPL/src/stm8s_tim2.c: 1283: }
                                   2848 ; genEndFunction
      0005D2 84               [ 1] 2849 	pop	a
                           0005D3  2850 	Sstm8s_tim2$TI3_Config$643 ==.
                           0005D3  2851 	Sstm8s_tim2$TI3_Config$644 ==.
                           0005D3  2852 	XFstm8s_tim2$TI3_Config$0$0 ==.
      0005D3 81               [ 4] 2853 	ret
                           0005D4  2854 	Sstm8s_tim2$TI3_Config$645 ==.
                                   2855 	.area CODE
                                   2856 	.area CONST
                                   2857 	.area INITIALIZER
                                   2858 	.area CABS (ABS)
                                   2859 
                                   2860 	.area .debug_line (NOLOAD)
      000000 00 00 09 DF           2861 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                       2862 Ldebug_line_start:
      000004 00 02                 2863 	.dw	2
      000006 00 00 00 78           2864 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                    2865 	.db	1
      00000B 01                    2866 	.db	1
      00000C FB                    2867 	.db	-5
      00000D 0F                    2868 	.db	15
      00000E 0A                    2869 	.db	10
      00000F 00                    2870 	.db	0
      000010 01                    2871 	.db	1
      000011 01                    2872 	.db	1
      000012 01                    2873 	.db	1
      000013 01                    2874 	.db	1
      000014 00                    2875 	.db	0
      000015 00                    2876 	.db	0
      000016 00                    2877 	.db	0
      000017 01                    2878 	.db	1
      000018 43 3A 5C 50 72 6F 67  2879 	.ascii "C:\Program Files\SDCC\bin\..\include\stm8"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
             5C 73 74 6D 38
      000040 00                    2880 	.db	0
      000041 43 3A 5C 50 72 6F 67  2881 	.ascii "C:\Program Files\SDCC\bin\..\include"
             72 61 6D 20 46 69 6C
             65 73 5C 53 44 43 43
             08 69 6E 5C 2E 2E 5C
             69 6E 63 6C 75 64 65
      000064 00                    2882 	.db	0
      000065 00                    2883 	.db	0
      000066 2E 2E 2F 53 50 4C 2F  2884 	.ascii "../SPL/src/stm8s_tim2.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 32
             2E 63
      00007D 00                    2885 	.db	0
      00007E 00                    2886 	.uleb128	0
      00007F 00                    2887 	.uleb128	0
      000080 00                    2888 	.uleb128	0
      000081 00                    2889 	.db	0
      000082                       2890 Ldebug_line_stmt:
      000082 00                    2891 	.db	0
      000083 05                    2892 	.uleb128	5
      000084 02                    2893 	.db	2
      000085 00 00r00r00           2894 	.dw	0,(Sstm8s_tim2$TIM2_DeInit$0)
      000089 03                    2895 	.db	3
      00008A 33                    2896 	.sleb128	51
      00008B 01                    2897 	.db	1
      00008C 09                    2898 	.db	9
      00008D 00 00                 2899 	.dw	Sstm8s_tim2$TIM2_DeInit$2-Sstm8s_tim2$TIM2_DeInit$0
      00008F 03                    2900 	.db	3
      000090 02                    2901 	.sleb128	2
      000091 01                    2902 	.db	1
      000092 09                    2903 	.db	9
      000093 00 04                 2904 	.dw	Sstm8s_tim2$TIM2_DeInit$3-Sstm8s_tim2$TIM2_DeInit$2
      000095 03                    2905 	.db	3
      000096 01                    2906 	.sleb128	1
      000097 01                    2907 	.db	1
      000098 09                    2908 	.db	9
      000099 00 04                 2909 	.dw	Sstm8s_tim2$TIM2_DeInit$4-Sstm8s_tim2$TIM2_DeInit$3
      00009B 03                    2910 	.db	3
      00009C 01                    2911 	.sleb128	1
      00009D 01                    2912 	.db	1
      00009E 09                    2913 	.db	9
      00009F 00 04                 2914 	.dw	Sstm8s_tim2$TIM2_DeInit$5-Sstm8s_tim2$TIM2_DeInit$4
      0000A1 03                    2915 	.db	3
      0000A2 03                    2916 	.sleb128	3
      0000A3 01                    2917 	.db	1
      0000A4 09                    2918 	.db	9
      0000A5 00 04                 2919 	.dw	Sstm8s_tim2$TIM2_DeInit$6-Sstm8s_tim2$TIM2_DeInit$5
      0000A7 03                    2920 	.db	3
      0000A8 01                    2921 	.sleb128	1
      0000A9 01                    2922 	.db	1
      0000AA 09                    2923 	.db	9
      0000AB 00 04                 2924 	.dw	Sstm8s_tim2$TIM2_DeInit$7-Sstm8s_tim2$TIM2_DeInit$6
      0000AD 03                    2925 	.db	3
      0000AE 04                    2926 	.sleb128	4
      0000AF 01                    2927 	.db	1
      0000B0 09                    2928 	.db	9
      0000B1 00 04                 2929 	.dw	Sstm8s_tim2$TIM2_DeInit$8-Sstm8s_tim2$TIM2_DeInit$7
      0000B3 03                    2930 	.db	3
      0000B4 01                    2931 	.sleb128	1
      0000B5 01                    2932 	.db	1
      0000B6 09                    2933 	.db	9
      0000B7 00 04                 2934 	.dw	Sstm8s_tim2$TIM2_DeInit$9-Sstm8s_tim2$TIM2_DeInit$8
      0000B9 03                    2935 	.db	3
      0000BA 01                    2936 	.sleb128	1
      0000BB 01                    2937 	.db	1
      0000BC 09                    2938 	.db	9
      0000BD 00 04                 2939 	.dw	Sstm8s_tim2$TIM2_DeInit$10-Sstm8s_tim2$TIM2_DeInit$9
      0000BF 03                    2940 	.db	3
      0000C0 01                    2941 	.sleb128	1
      0000C1 01                    2942 	.db	1
      0000C2 09                    2943 	.db	9
      0000C3 00 04                 2944 	.dw	Sstm8s_tim2$TIM2_DeInit$11-Sstm8s_tim2$TIM2_DeInit$10
      0000C5 03                    2945 	.db	3
      0000C6 01                    2946 	.sleb128	1
      0000C7 01                    2947 	.db	1
      0000C8 09                    2948 	.db	9
      0000C9 00 04                 2949 	.dw	Sstm8s_tim2$TIM2_DeInit$12-Sstm8s_tim2$TIM2_DeInit$11
      0000CB 03                    2950 	.db	3
      0000CC 01                    2951 	.sleb128	1
      0000CD 01                    2952 	.db	1
      0000CE 09                    2953 	.db	9
      0000CF 00 04                 2954 	.dw	Sstm8s_tim2$TIM2_DeInit$13-Sstm8s_tim2$TIM2_DeInit$12
      0000D1 03                    2955 	.db	3
      0000D2 01                    2956 	.sleb128	1
      0000D3 01                    2957 	.db	1
      0000D4 09                    2958 	.db	9
      0000D5 00 04                 2959 	.dw	Sstm8s_tim2$TIM2_DeInit$14-Sstm8s_tim2$TIM2_DeInit$13
      0000D7 03                    2960 	.db	3
      0000D8 01                    2961 	.sleb128	1
      0000D9 01                    2962 	.db	1
      0000DA 09                    2963 	.db	9
      0000DB 00 04                 2964 	.dw	Sstm8s_tim2$TIM2_DeInit$15-Sstm8s_tim2$TIM2_DeInit$14
      0000DD 03                    2965 	.db	3
      0000DE 01                    2966 	.sleb128	1
      0000DF 01                    2967 	.db	1
      0000E0 09                    2968 	.db	9
      0000E1 00 04                 2969 	.dw	Sstm8s_tim2$TIM2_DeInit$16-Sstm8s_tim2$TIM2_DeInit$15
      0000E3 03                    2970 	.db	3
      0000E4 01                    2971 	.sleb128	1
      0000E5 01                    2972 	.db	1
      0000E6 09                    2973 	.db	9
      0000E7 00 04                 2974 	.dw	Sstm8s_tim2$TIM2_DeInit$17-Sstm8s_tim2$TIM2_DeInit$16
      0000E9 03                    2975 	.db	3
      0000EA 01                    2976 	.sleb128	1
      0000EB 01                    2977 	.db	1
      0000EC 09                    2978 	.db	9
      0000ED 00 04                 2979 	.dw	Sstm8s_tim2$TIM2_DeInit$18-Sstm8s_tim2$TIM2_DeInit$17
      0000EF 03                    2980 	.db	3
      0000F0 01                    2981 	.sleb128	1
      0000F1 01                    2982 	.db	1
      0000F2 09                    2983 	.db	9
      0000F3 00 04                 2984 	.dw	Sstm8s_tim2$TIM2_DeInit$19-Sstm8s_tim2$TIM2_DeInit$18
      0000F5 03                    2985 	.db	3
      0000F6 01                    2986 	.sleb128	1
      0000F7 01                    2987 	.db	1
      0000F8 09                    2988 	.db	9
      0000F9 00 04                 2989 	.dw	Sstm8s_tim2$TIM2_DeInit$20-Sstm8s_tim2$TIM2_DeInit$19
      0000FB 03                    2990 	.db	3
      0000FC 01                    2991 	.sleb128	1
      0000FD 01                    2992 	.db	1
      0000FE 09                    2993 	.db	9
      0000FF 00 04                 2994 	.dw	Sstm8s_tim2$TIM2_DeInit$21-Sstm8s_tim2$TIM2_DeInit$20
      000101 03                    2995 	.db	3
      000102 01                    2996 	.sleb128	1
      000103 01                    2997 	.db	1
      000104 09                    2998 	.db	9
      000105 00 04                 2999 	.dw	Sstm8s_tim2$TIM2_DeInit$22-Sstm8s_tim2$TIM2_DeInit$21
      000107 03                    3000 	.db	3
      000108 01                    3001 	.sleb128	1
      000109 01                    3002 	.db	1
      00010A 09                    3003 	.db	9
      00010B 00 04                 3004 	.dw	Sstm8s_tim2$TIM2_DeInit$23-Sstm8s_tim2$TIM2_DeInit$22
      00010D 03                    3005 	.db	3
      00010E 01                    3006 	.sleb128	1
      00010F 01                    3007 	.db	1
      000110 09                    3008 	.db	9
      000111 00 04                 3009 	.dw	Sstm8s_tim2$TIM2_DeInit$24-Sstm8s_tim2$TIM2_DeInit$23
      000113 03                    3010 	.db	3
      000114 01                    3011 	.sleb128	1
      000115 01                    3012 	.db	1
      000116 09                    3013 	.db	9
      000117 00 01                 3014 	.dw	1+Sstm8s_tim2$TIM2_DeInit$25-Sstm8s_tim2$TIM2_DeInit$24
      000119 00                    3015 	.db	0
      00011A 01                    3016 	.uleb128	1
      00011B 01                    3017 	.db	1
      00011C 00                    3018 	.db	0
      00011D 05                    3019 	.uleb128	5
      00011E 02                    3020 	.db	2
      00011F 00 00r00r59           3021 	.dw	0,(Sstm8s_tim2$TIM2_TimeBaseInit$27)
      000123 03                    3022 	.db	3
      000124 D8 00                 3023 	.sleb128	88
      000126 01                    3024 	.db	1
      000127 09                    3025 	.db	9
      000128 00 00                 3026 	.dw	Sstm8s_tim2$TIM2_TimeBaseInit$29-Sstm8s_tim2$TIM2_TimeBaseInit$27
      00012A 03                    3027 	.db	3
      00012B 04                    3028 	.sleb128	4
      00012C 01                    3029 	.db	1
      00012D 09                    3030 	.db	9
      00012E 00 06                 3031 	.dw	Sstm8s_tim2$TIM2_TimeBaseInit$30-Sstm8s_tim2$TIM2_TimeBaseInit$29
      000130 03                    3032 	.db	3
      000131 02                    3033 	.sleb128	2
      000132 01                    3034 	.db	1
      000133 09                    3035 	.db	9
      000134 00 06                 3036 	.dw	Sstm8s_tim2$TIM2_TimeBaseInit$31-Sstm8s_tim2$TIM2_TimeBaseInit$30
      000136 03                    3037 	.db	3
      000137 01                    3038 	.sleb128	1
      000138 01                    3039 	.db	1
      000139 09                    3040 	.db	9
      00013A 00 05                 3041 	.dw	Sstm8s_tim2$TIM2_TimeBaseInit$32-Sstm8s_tim2$TIM2_TimeBaseInit$31
      00013C 03                    3042 	.db	3
      00013D 01                    3043 	.sleb128	1
      00013E 01                    3044 	.db	1
      00013F 09                    3045 	.db	9
      000140 00 01                 3046 	.dw	1+Sstm8s_tim2$TIM2_TimeBaseInit$33-Sstm8s_tim2$TIM2_TimeBaseInit$32
      000142 00                    3047 	.db	0
      000143 01                    3048 	.uleb128	1
      000144 01                    3049 	.db	1
      000145 00                    3050 	.db	0
      000146 05                    3051 	.uleb128	5
      000147 02                    3052 	.db	2
      000148 00 00r00r6B           3053 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$35)
      00014C 03                    3054 	.db	3
      00014D EB 00                 3055 	.sleb128	107
      00014F 01                    3056 	.db	1
      000150 09                    3057 	.db	9
      000151 00 01                 3058 	.dw	Sstm8s_tim2$TIM2_OC1Init$38-Sstm8s_tim2$TIM2_OC1Init$35
      000153 03                    3059 	.db	3
      000154 0B                    3060 	.sleb128	11
      000155 01                    3061 	.db	1
      000156 09                    3062 	.db	9
      000157 00 08                 3063 	.dw	Sstm8s_tim2$TIM2_OC1Init$39-Sstm8s_tim2$TIM2_OC1Init$38
      000159 03                    3064 	.db	3
      00015A 02                    3065 	.sleb128	2
      00015B 01                    3066 	.db	1
      00015C 09                    3067 	.db	9
      00015D 00 0B                 3068 	.dw	Sstm8s_tim2$TIM2_OC1Init$40-Sstm8s_tim2$TIM2_OC1Init$39
      00015F 03                    3069 	.db	3
      000160 01                    3070 	.sleb128	1
      000161 01                    3071 	.db	1
      000162 09                    3072 	.db	9
      000163 00 0B                 3073 	.dw	Sstm8s_tim2$TIM2_OC1Init$41-Sstm8s_tim2$TIM2_OC1Init$40
      000165 03                    3074 	.db	3
      000166 03                    3075 	.sleb128	3
      000167 01                    3076 	.db	1
      000168 09                    3077 	.db	9
      000169 00 05                 3078 	.dw	Sstm8s_tim2$TIM2_OC1Init$42-Sstm8s_tim2$TIM2_OC1Init$41
      00016B 03                    3079 	.db	3
      00016C 01                    3080 	.sleb128	1
      00016D 01                    3081 	.db	1
      00016E 09                    3082 	.db	9
      00016F 00 05                 3083 	.dw	Sstm8s_tim2$TIM2_OC1Init$43-Sstm8s_tim2$TIM2_OC1Init$42
      000171 03                    3084 	.db	3
      000172 03                    3085 	.sleb128	3
      000173 01                    3086 	.db	1
      000174 09                    3087 	.db	9
      000175 00 06                 3088 	.dw	Sstm8s_tim2$TIM2_OC1Init$44-Sstm8s_tim2$TIM2_OC1Init$43
      000177 03                    3089 	.db	3
      000178 01                    3090 	.sleb128	1
      000179 01                    3091 	.db	1
      00017A 09                    3092 	.db	9
      00017B 00 05                 3093 	.dw	Sstm8s_tim2$TIM2_OC1Init$45-Sstm8s_tim2$TIM2_OC1Init$44
      00017D 03                    3094 	.db	3
      00017E 01                    3095 	.sleb128	1
      00017F 01                    3096 	.db	1
      000180 09                    3097 	.db	9
      000181 00 02                 3098 	.dw	1+Sstm8s_tim2$TIM2_OC1Init$47-Sstm8s_tim2$TIM2_OC1Init$45
      000183 00                    3099 	.db	0
      000184 01                    3100 	.uleb128	1
      000185 01                    3101 	.db	1
      000186 00                    3102 	.db	0
      000187 05                    3103 	.uleb128	5
      000188 02                    3104 	.db	2
      000189 00 00r00rA1           3105 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$49)
      00018D 03                    3106 	.db	3
      00018E 8D 01                 3107 	.sleb128	141
      000190 01                    3108 	.db	1
      000191 09                    3109 	.db	9
      000192 00 01                 3110 	.dw	Sstm8s_tim2$TIM2_OC2Init$52-Sstm8s_tim2$TIM2_OC2Init$49
      000194 03                    3111 	.db	3
      000195 0C                    3112 	.sleb128	12
      000196 01                    3113 	.db	1
      000197 09                    3114 	.db	9
      000198 00 08                 3115 	.dw	Sstm8s_tim2$TIM2_OC2Init$53-Sstm8s_tim2$TIM2_OC2Init$52
      00019A 03                    3116 	.db	3
      00019B 02                    3117 	.sleb128	2
      00019C 01                    3118 	.db	1
      00019D 09                    3119 	.db	9
      00019E 00 0B                 3120 	.dw	Sstm8s_tim2$TIM2_OC2Init$54-Sstm8s_tim2$TIM2_OC2Init$53
      0001A0 03                    3121 	.db	3
      0001A1 01                    3122 	.sleb128	1
      0001A2 01                    3123 	.db	1
      0001A3 09                    3124 	.db	9
      0001A4 00 0B                 3125 	.dw	Sstm8s_tim2$TIM2_OC2Init$55-Sstm8s_tim2$TIM2_OC2Init$54
      0001A6 03                    3126 	.db	3
      0001A7 04                    3127 	.sleb128	4
      0001A8 01                    3128 	.db	1
      0001A9 09                    3129 	.db	9
      0001AA 00 05                 3130 	.dw	Sstm8s_tim2$TIM2_OC2Init$56-Sstm8s_tim2$TIM2_OC2Init$55
      0001AC 03                    3131 	.db	3
      0001AD 01                    3132 	.sleb128	1
      0001AE 01                    3133 	.db	1
      0001AF 09                    3134 	.db	9
      0001B0 00 05                 3135 	.dw	Sstm8s_tim2$TIM2_OC2Init$57-Sstm8s_tim2$TIM2_OC2Init$56
      0001B2 03                    3136 	.db	3
      0001B3 04                    3137 	.sleb128	4
      0001B4 01                    3138 	.db	1
      0001B5 09                    3139 	.db	9
      0001B6 00 06                 3140 	.dw	Sstm8s_tim2$TIM2_OC2Init$58-Sstm8s_tim2$TIM2_OC2Init$57
      0001B8 03                    3141 	.db	3
      0001B9 01                    3142 	.sleb128	1
      0001BA 01                    3143 	.db	1
      0001BB 09                    3144 	.db	9
      0001BC 00 05                 3145 	.dw	Sstm8s_tim2$TIM2_OC2Init$59-Sstm8s_tim2$TIM2_OC2Init$58
      0001BE 03                    3146 	.db	3
      0001BF 01                    3147 	.sleb128	1
      0001C0 01                    3148 	.db	1
      0001C1 09                    3149 	.db	9
      0001C2 00 02                 3150 	.dw	1+Sstm8s_tim2$TIM2_OC2Init$61-Sstm8s_tim2$TIM2_OC2Init$59
      0001C4 00                    3151 	.db	0
      0001C5 01                    3152 	.uleb128	1
      0001C6 01                    3153 	.db	1
      0001C7 00                    3154 	.db	0
      0001C8 05                    3155 	.uleb128	5
      0001C9 02                    3156 	.db	2
      0001CA 00 00r00rD7           3157 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$63)
      0001CE 03                    3158 	.db	3
      0001CF B2 01                 3159 	.sleb128	178
      0001D1 01                    3160 	.db	1
      0001D2 09                    3161 	.db	9
      0001D3 00 01                 3162 	.dw	Sstm8s_tim2$TIM2_OC3Init$66-Sstm8s_tim2$TIM2_OC3Init$63
      0001D5 03                    3163 	.db	3
      0001D6 0A                    3164 	.sleb128	10
      0001D7 01                    3165 	.db	1
      0001D8 09                    3166 	.db	9
      0001D9 00 08                 3167 	.dw	Sstm8s_tim2$TIM2_OC3Init$67-Sstm8s_tim2$TIM2_OC3Init$66
      0001DB 03                    3168 	.db	3
      0001DC 02                    3169 	.sleb128	2
      0001DD 01                    3170 	.db	1
      0001DE 09                    3171 	.db	9
      0001DF 00 0B                 3172 	.dw	Sstm8s_tim2$TIM2_OC3Init$68-Sstm8s_tim2$TIM2_OC3Init$67
      0001E1 03                    3173 	.db	3
      0001E2 01                    3174 	.sleb128	1
      0001E3 01                    3175 	.db	1
      0001E4 09                    3176 	.db	9
      0001E5 00 0B                 3177 	.dw	Sstm8s_tim2$TIM2_OC3Init$69-Sstm8s_tim2$TIM2_OC3Init$68
      0001E7 03                    3178 	.db	3
      0001E8 03                    3179 	.sleb128	3
      0001E9 01                    3180 	.db	1
      0001EA 09                    3181 	.db	9
      0001EB 00 05                 3182 	.dw	Sstm8s_tim2$TIM2_OC3Init$70-Sstm8s_tim2$TIM2_OC3Init$69
      0001ED 03                    3183 	.db	3
      0001EE 01                    3184 	.sleb128	1
      0001EF 01                    3185 	.db	1
      0001F0 09                    3186 	.db	9
      0001F1 00 05                 3187 	.dw	Sstm8s_tim2$TIM2_OC3Init$71-Sstm8s_tim2$TIM2_OC3Init$70
      0001F3 03                    3188 	.db	3
      0001F4 03                    3189 	.sleb128	3
      0001F5 01                    3190 	.db	1
      0001F6 09                    3191 	.db	9
      0001F7 00 06                 3192 	.dw	Sstm8s_tim2$TIM2_OC3Init$72-Sstm8s_tim2$TIM2_OC3Init$71
      0001F9 03                    3193 	.db	3
      0001FA 01                    3194 	.sleb128	1
      0001FB 01                    3195 	.db	1
      0001FC 09                    3196 	.db	9
      0001FD 00 05                 3197 	.dw	Sstm8s_tim2$TIM2_OC3Init$73-Sstm8s_tim2$TIM2_OC3Init$72
      0001FF 03                    3198 	.db	3
      000200 01                    3199 	.sleb128	1
      000201 01                    3200 	.db	1
      000202 09                    3201 	.db	9
      000203 00 02                 3202 	.dw	1+Sstm8s_tim2$TIM2_OC3Init$75-Sstm8s_tim2$TIM2_OC3Init$73
      000205 00                    3203 	.db	0
      000206 01                    3204 	.uleb128	1
      000207 01                    3205 	.db	1
      000208 00                    3206 	.db	0
      000209 05                    3207 	.uleb128	5
      00020A 02                    3208 	.db	2
      00020B 00 00r01r0D           3209 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$77)
      00020F 03                    3210 	.db	3
      000210 D3 01                 3211 	.sleb128	211
      000212 01                    3212 	.db	1
      000213 09                    3213 	.db	9
      000214 00 00                 3214 	.dw	Sstm8s_tim2$TIM2_ICInit$79-Sstm8s_tim2$TIM2_ICInit$77
      000216 03                    3215 	.db	3
      000217 0D                    3216 	.sleb128	13
      000218 01                    3217 	.db	1
      000219 09                    3218 	.db	9
      00021A 00 07                 3219 	.dw	Sstm8s_tim2$TIM2_ICInit$81-Sstm8s_tim2$TIM2_ICInit$79
      00021C 03                    3220 	.db	3
      00021D 03                    3221 	.sleb128	3
      00021E 01                    3222 	.db	1
      00021F 09                    3223 	.db	9
      000220 00 0E                 3224 	.dw	Sstm8s_tim2$TIM2_ICInit$86-Sstm8s_tim2$TIM2_ICInit$81
      000222 03                    3225 	.db	3
      000223 05                    3226 	.sleb128	5
      000224 01                    3227 	.db	1
      000225 09                    3228 	.db	9
      000226 00 0A                 3229 	.dw	Sstm8s_tim2$TIM2_ICInit$90-Sstm8s_tim2$TIM2_ICInit$86
      000228 03                    3230 	.db	3
      000229 02                    3231 	.sleb128	2
      00022A 01                    3232 	.db	1
      00022B 09                    3233 	.db	9
      00022C 00 0B                 3234 	.dw	Sstm8s_tim2$TIM2_ICInit$93-Sstm8s_tim2$TIM2_ICInit$90
      00022E 03                    3235 	.db	3
      00022F 03                    3236 	.sleb128	3
      000230 01                    3237 	.db	1
      000231 09                    3238 	.db	9
      000232 00 0E                 3239 	.dw	Sstm8s_tim2$TIM2_ICInit$98-Sstm8s_tim2$TIM2_ICInit$93
      000234 03                    3240 	.db	3
      000235 05                    3241 	.sleb128	5
      000236 01                    3242 	.db	1
      000237 09                    3243 	.db	9
      000238 00 0A                 3244 	.dw	Sstm8s_tim2$TIM2_ICInit$103-Sstm8s_tim2$TIM2_ICInit$98
      00023A 03                    3245 	.db	3
      00023B 05                    3246 	.sleb128	5
      00023C 01                    3247 	.db	1
      00023D 09                    3248 	.db	9
      00023E 00 0E                 3249 	.dw	Sstm8s_tim2$TIM2_ICInit$108-Sstm8s_tim2$TIM2_ICInit$103
      000240 03                    3250 	.db	3
      000241 05                    3251 	.sleb128	5
      000242 01                    3252 	.db	1
      000243 09                    3253 	.db	9
      000244 00 07                 3254 	.dw	Sstm8s_tim2$TIM2_ICInit$112-Sstm8s_tim2$TIM2_ICInit$108
      000246 03                    3255 	.db	3
      000247 02                    3256 	.sleb128	2
      000248 01                    3257 	.db	1
      000249 09                    3258 	.db	9
      00024A 00 01                 3259 	.dw	1+Sstm8s_tim2$TIM2_ICInit$113-Sstm8s_tim2$TIM2_ICInit$112
      00024C 00                    3260 	.db	0
      00024D 01                    3261 	.uleb128	1
      00024E 01                    3262 	.db	1
      00024F 00                    3263 	.db	0
      000250 05                    3264 	.uleb128	5
      000251 02                    3265 	.db	2
      000252 00 00r01r65           3266 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$115)
      000256 03                    3267 	.db	3
      000257 89 02                 3268 	.sleb128	265
      000259 01                    3269 	.db	1
      00025A 09                    3270 	.db	9
      00025B 00 01                 3271 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$118-Sstm8s_tim2$TIM2_PWMIConfig$115
      00025D 03                    3272 	.db	3
      00025E 10                    3273 	.sleb128	16
      00025F 01                    3274 	.db	1
      000260 09                    3275 	.db	9
      000261 00 09                 3276 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$121-Sstm8s_tim2$TIM2_PWMIConfig$118
      000263 03                    3277 	.db	3
      000264 02                    3278 	.sleb128	2
      000265 01                    3279 	.db	1
      000266 09                    3280 	.db	9
      000267 00 07                 3281 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$124-Sstm8s_tim2$TIM2_PWMIConfig$121
      000269 03                    3282 	.db	3
      00026A 04                    3283 	.sleb128	4
      00026B 01                    3284 	.db	1
      00026C 09                    3285 	.db	9
      00026D 00 02                 3286 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$126-Sstm8s_tim2$TIM2_PWMIConfig$124
      00026F 03                    3287 	.db	3
      000270 04                    3288 	.sleb128	4
      000271 01                    3289 	.db	1
      000272 09                    3290 	.db	9
      000273 00 0B                 3291 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$129-Sstm8s_tim2$TIM2_PWMIConfig$126
      000275 03                    3292 	.db	3
      000276 02                    3293 	.sleb128	2
      000277 01                    3294 	.db	1
      000278 09                    3295 	.db	9
      000279 00 07                 3296 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$132-Sstm8s_tim2$TIM2_PWMIConfig$129
      00027B 03                    3297 	.db	3
      00027C 04                    3298 	.sleb128	4
      00027D 01                    3299 	.db	1
      00027E 09                    3300 	.db	9
      00027F 00 04                 3301 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$134-Sstm8s_tim2$TIM2_PWMIConfig$132
      000281 03                    3302 	.db	3
      000282 03                    3303 	.sleb128	3
      000283 01                    3304 	.db	1
      000284 09                    3305 	.db	9
      000285 00 07                 3306 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$136-Sstm8s_tim2$TIM2_PWMIConfig$134
      000287 03                    3307 	.db	3
      000288 03                    3308 	.sleb128	3
      000289 01                    3309 	.db	1
      00028A 09                    3310 	.db	9
      00028B 00 0E                 3311 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$141-Sstm8s_tim2$TIM2_PWMIConfig$136
      00028D 03                    3312 	.db	3
      00028E 04                    3313 	.sleb128	4
      00028F 01                    3314 	.db	1
      000290 09                    3315 	.db	9
      000291 00 07                 3316 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$144-Sstm8s_tim2$TIM2_PWMIConfig$141
      000293 03                    3317 	.db	3
      000294 03                    3318 	.sleb128	3
      000295 01                    3319 	.db	1
      000296 09                    3320 	.db	9
      000297 00 0E                 3321 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$149-Sstm8s_tim2$TIM2_PWMIConfig$144
      000299 03                    3322 	.db	3
      00029A 03                    3323 	.sleb128	3
      00029B 01                    3324 	.db	1
      00029C 09                    3325 	.db	9
      00029D 00 0A                 3326 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$154-Sstm8s_tim2$TIM2_PWMIConfig$149
      00029F 03                    3327 	.db	3
      0002A0 05                    3328 	.sleb128	5
      0002A1 01                    3329 	.db	1
      0002A2 09                    3330 	.db	9
      0002A3 00 0E                 3331 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$159-Sstm8s_tim2$TIM2_PWMIConfig$154
      0002A5 03                    3332 	.db	3
      0002A6 04                    3333 	.sleb128	4
      0002A7 01                    3334 	.db	1
      0002A8 09                    3335 	.db	9
      0002A9 00 07                 3336 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$162-Sstm8s_tim2$TIM2_PWMIConfig$159
      0002AB 03                    3337 	.db	3
      0002AC 03                    3338 	.sleb128	3
      0002AD 01                    3339 	.db	1
      0002AE 09                    3340 	.db	9
      0002AF 00 0E                 3341 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$167-Sstm8s_tim2$TIM2_PWMIConfig$162
      0002B1 03                    3342 	.db	3
      0002B2 03                    3343 	.sleb128	3
      0002B3 01                    3344 	.db	1
      0002B4 09                    3345 	.db	9
      0002B5 00 07                 3346 	.dw	Sstm8s_tim2$TIM2_PWMIConfig$171-Sstm8s_tim2$TIM2_PWMIConfig$167
      0002B7 03                    3347 	.db	3
      0002B8 02                    3348 	.sleb128	2
      0002B9 01                    3349 	.db	1
      0002BA 09                    3350 	.db	9
      0002BB 00 02                 3351 	.dw	1+Sstm8s_tim2$TIM2_PWMIConfig$173-Sstm8s_tim2$TIM2_PWMIConfig$171
      0002BD 00                    3352 	.db	0
      0002BE 01                    3353 	.uleb128	1
      0002BF 01                    3354 	.db	1
      0002C0 00                    3355 	.db	0
      0002C1 05                    3356 	.uleb128	5
      0002C2 02                    3357 	.db	2
      0002C3 00 00r01rEE           3358 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$175)
      0002C7 03                    3359 	.db	3
      0002C8 D2 02                 3360 	.sleb128	338
      0002CA 01                    3361 	.db	1
      0002CB 09                    3362 	.db	9
      0002CC 00 00                 3363 	.dw	Sstm8s_tim2$TIM2_Cmd$177-Sstm8s_tim2$TIM2_Cmd$175
      0002CE 03                    3364 	.db	3
      0002CF 08                    3365 	.sleb128	8
      0002D0 01                    3366 	.db	1
      0002D1 09                    3367 	.db	9
      0002D2 00 03                 3368 	.dw	Sstm8s_tim2$TIM2_Cmd$178-Sstm8s_tim2$TIM2_Cmd$177
      0002D4 03                    3369 	.db	3
      0002D5 7E                    3370 	.sleb128	-2
      0002D6 01                    3371 	.db	1
      0002D7 09                    3372 	.db	9
      0002D8 00 07                 3373 	.dw	Sstm8s_tim2$TIM2_Cmd$180-Sstm8s_tim2$TIM2_Cmd$178
      0002DA 03                    3374 	.db	3
      0002DB 02                    3375 	.sleb128	2
      0002DC 01                    3376 	.db	1
      0002DD 09                    3377 	.db	9
      0002DE 00 08                 3378 	.dw	Sstm8s_tim2$TIM2_Cmd$183-Sstm8s_tim2$TIM2_Cmd$180
      0002E0 03                    3379 	.db	3
      0002E1 04                    3380 	.sleb128	4
      0002E2 01                    3381 	.db	1
      0002E3 09                    3382 	.db	9
      0002E4 00 05                 3383 	.dw	Sstm8s_tim2$TIM2_Cmd$185-Sstm8s_tim2$TIM2_Cmd$183
      0002E6 03                    3384 	.db	3
      0002E7 02                    3385 	.sleb128	2
      0002E8 01                    3386 	.db	1
      0002E9 09                    3387 	.db	9
      0002EA 00 01                 3388 	.dw	1+Sstm8s_tim2$TIM2_Cmd$186-Sstm8s_tim2$TIM2_Cmd$185
      0002EC 00                    3389 	.db	0
      0002ED 01                    3390 	.uleb128	1
      0002EE 01                    3391 	.db	1
      0002EF 00                    3392 	.db	0
      0002F0 05                    3393 	.uleb128	5
      0002F1 02                    3394 	.db	2
      0002F2 00 00r02r06           3395 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$188)
      0002F6 03                    3396 	.db	3
      0002F7 EF 02                 3397 	.sleb128	367
      0002F9 01                    3398 	.db	1
      0002FA 09                    3399 	.db	9
      0002FB 00 01                 3400 	.dw	Sstm8s_tim2$TIM2_ITConfig$191-Sstm8s_tim2$TIM2_ITConfig$188
      0002FD 03                    3401 	.db	3
      0002FE 09                    3402 	.sleb128	9
      0002FF 01                    3403 	.db	1
      000300 09                    3404 	.db	9
      000301 00 03                 3405 	.dw	Sstm8s_tim2$TIM2_ITConfig$192-Sstm8s_tim2$TIM2_ITConfig$191
      000303 03                    3406 	.db	3
      000304 7D                    3407 	.sleb128	-3
      000305 01                    3408 	.db	1
      000306 09                    3409 	.db	9
      000307 00 07                 3410 	.dw	Sstm8s_tim2$TIM2_ITConfig$194-Sstm8s_tim2$TIM2_ITConfig$192
      000309 03                    3411 	.db	3
      00030A 03                    3412 	.sleb128	3
      00030B 01                    3413 	.db	1
      00030C 09                    3414 	.db	9
      00030D 00 08                 3415 	.dw	Sstm8s_tim2$TIM2_ITConfig$197-Sstm8s_tim2$TIM2_ITConfig$194
      00030F 03                    3416 	.db	3
      000310 05                    3417 	.sleb128	5
      000311 01                    3418 	.db	1
      000312 09                    3419 	.db	9
      000313 00 0C                 3420 	.dw	Sstm8s_tim2$TIM2_ITConfig$201-Sstm8s_tim2$TIM2_ITConfig$197
      000315 03                    3421 	.db	3
      000316 02                    3422 	.sleb128	2
      000317 01                    3423 	.db	1
      000318 09                    3424 	.db	9
      000319 00 02                 3425 	.dw	1+Sstm8s_tim2$TIM2_ITConfig$203-Sstm8s_tim2$TIM2_ITConfig$201
      00031B 00                    3426 	.db	0
      00031C 01                    3427 	.uleb128	1
      00031D 01                    3428 	.db	1
      00031E 00                    3429 	.db	0
      00031F 05                    3430 	.uleb128	5
      000320 02                    3431 	.db	2
      000321 00 00r02r27           3432 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$205)
      000325 03                    3433 	.db	3
      000326 87 03                 3434 	.sleb128	391
      000328 01                    3435 	.db	1
      000329 09                    3436 	.db	9
      00032A 00 00                 3437 	.dw	Sstm8s_tim2$TIM2_UpdateDisableConfig$207-Sstm8s_tim2$TIM2_UpdateDisableConfig$205
      00032C 03                    3438 	.db	3
      00032D 08                    3439 	.sleb128	8
      00032E 01                    3440 	.db	1
      00032F 09                    3441 	.db	9
      000330 00 03                 3442 	.dw	Sstm8s_tim2$TIM2_UpdateDisableConfig$208-Sstm8s_tim2$TIM2_UpdateDisableConfig$207
      000332 03                    3443 	.db	3
      000333 7E                    3444 	.sleb128	-2
      000334 01                    3445 	.db	1
      000335 09                    3446 	.db	9
      000336 00 07                 3447 	.dw	Sstm8s_tim2$TIM2_UpdateDisableConfig$210-Sstm8s_tim2$TIM2_UpdateDisableConfig$208
      000338 03                    3448 	.db	3
      000339 02                    3449 	.sleb128	2
      00033A 01                    3450 	.db	1
      00033B 09                    3451 	.db	9
      00033C 00 08                 3452 	.dw	Sstm8s_tim2$TIM2_UpdateDisableConfig$213-Sstm8s_tim2$TIM2_UpdateDisableConfig$210
      00033E 03                    3453 	.db	3
      00033F 04                    3454 	.sleb128	4
      000340 01                    3455 	.db	1
      000341 09                    3456 	.db	9
      000342 00 05                 3457 	.dw	Sstm8s_tim2$TIM2_UpdateDisableConfig$215-Sstm8s_tim2$TIM2_UpdateDisableConfig$213
      000344 03                    3458 	.db	3
      000345 02                    3459 	.sleb128	2
      000346 01                    3460 	.db	1
      000347 09                    3461 	.db	9
      000348 00 01                 3462 	.dw	1+Sstm8s_tim2$TIM2_UpdateDisableConfig$216-Sstm8s_tim2$TIM2_UpdateDisableConfig$215
      00034A 00                    3463 	.db	0
      00034B 01                    3464 	.uleb128	1
      00034C 01                    3465 	.db	1
      00034D 00                    3466 	.db	0
      00034E 05                    3467 	.uleb128	5
      00034F 02                    3468 	.db	2
      000350 00 00r02r3F           3469 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$218)
      000354 03                    3470 	.db	3
      000355 9F 03                 3471 	.sleb128	415
      000357 01                    3472 	.db	1
      000358 09                    3473 	.db	9
      000359 00 00                 3474 	.dw	Sstm8s_tim2$TIM2_UpdateRequestConfig$220-Sstm8s_tim2$TIM2_UpdateRequestConfig$218
      00035B 03                    3475 	.db	3
      00035C 08                    3476 	.sleb128	8
      00035D 01                    3477 	.db	1
      00035E 09                    3478 	.db	9
      00035F 00 03                 3479 	.dw	Sstm8s_tim2$TIM2_UpdateRequestConfig$221-Sstm8s_tim2$TIM2_UpdateRequestConfig$220
      000361 03                    3480 	.db	3
      000362 7E                    3481 	.sleb128	-2
      000363 01                    3482 	.db	1
      000364 09                    3483 	.db	9
      000365 00 07                 3484 	.dw	Sstm8s_tim2$TIM2_UpdateRequestConfig$223-Sstm8s_tim2$TIM2_UpdateRequestConfig$221
      000367 03                    3485 	.db	3
      000368 02                    3486 	.sleb128	2
      000369 01                    3487 	.db	1
      00036A 09                    3488 	.db	9
      00036B 00 08                 3489 	.dw	Sstm8s_tim2$TIM2_UpdateRequestConfig$226-Sstm8s_tim2$TIM2_UpdateRequestConfig$223
      00036D 03                    3490 	.db	3
      00036E 04                    3491 	.sleb128	4
      00036F 01                    3492 	.db	1
      000370 09                    3493 	.db	9
      000371 00 05                 3494 	.dw	Sstm8s_tim2$TIM2_UpdateRequestConfig$228-Sstm8s_tim2$TIM2_UpdateRequestConfig$226
      000373 03                    3495 	.db	3
      000374 02                    3496 	.sleb128	2
      000375 01                    3497 	.db	1
      000376 09                    3498 	.db	9
      000377 00 01                 3499 	.dw	1+Sstm8s_tim2$TIM2_UpdateRequestConfig$229-Sstm8s_tim2$TIM2_UpdateRequestConfig$228
      000379 00                    3500 	.db	0
      00037A 01                    3501 	.uleb128	1
      00037B 01                    3502 	.db	1
      00037C 00                    3503 	.db	0
      00037D 05                    3504 	.uleb128	5
      00037E 02                    3505 	.db	2
      00037F 00 00r02r57           3506 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$231)
      000383 03                    3507 	.db	3
      000384 B7 03                 3508 	.sleb128	439
      000386 01                    3509 	.db	1
      000387 09                    3510 	.db	9
      000388 00 00                 3511 	.dw	Sstm8s_tim2$TIM2_SelectOnePulseMode$233-Sstm8s_tim2$TIM2_SelectOnePulseMode$231
      00038A 03                    3512 	.db	3
      00038B 08                    3513 	.sleb128	8
      00038C 01                    3514 	.db	1
      00038D 09                    3515 	.db	9
      00038E 00 03                 3516 	.dw	Sstm8s_tim2$TIM2_SelectOnePulseMode$234-Sstm8s_tim2$TIM2_SelectOnePulseMode$233
      000390 03                    3517 	.db	3
      000391 7E                    3518 	.sleb128	-2
      000392 01                    3519 	.db	1
      000393 09                    3520 	.db	9
      000394 00 07                 3521 	.dw	Sstm8s_tim2$TIM2_SelectOnePulseMode$236-Sstm8s_tim2$TIM2_SelectOnePulseMode$234
      000396 03                    3522 	.db	3
      000397 02                    3523 	.sleb128	2
      000398 01                    3524 	.db	1
      000399 09                    3525 	.db	9
      00039A 00 08                 3526 	.dw	Sstm8s_tim2$TIM2_SelectOnePulseMode$239-Sstm8s_tim2$TIM2_SelectOnePulseMode$236
      00039C 03                    3527 	.db	3
      00039D 04                    3528 	.sleb128	4
      00039E 01                    3529 	.db	1
      00039F 09                    3530 	.db	9
      0003A0 00 05                 3531 	.dw	Sstm8s_tim2$TIM2_SelectOnePulseMode$241-Sstm8s_tim2$TIM2_SelectOnePulseMode$239
      0003A2 03                    3532 	.db	3
      0003A3 02                    3533 	.sleb128	2
      0003A4 01                    3534 	.db	1
      0003A5 09                    3535 	.db	9
      0003A6 00 01                 3536 	.dw	1+Sstm8s_tim2$TIM2_SelectOnePulseMode$242-Sstm8s_tim2$TIM2_SelectOnePulseMode$241
      0003A8 00                    3537 	.db	0
      0003A9 01                    3538 	.uleb128	1
      0003AA 01                    3539 	.db	1
      0003AB 00                    3540 	.db	0
      0003AC 05                    3541 	.uleb128	5
      0003AD 02                    3542 	.db	2
      0003AE 00 00r02r6F           3543 	.dw	0,(Sstm8s_tim2$TIM2_PrescalerConfig$244)
      0003B2 03                    3544 	.db	3
      0003B3 E3 03                 3545 	.sleb128	483
      0003B5 01                    3546 	.db	1
      0003B6 09                    3547 	.db	9
      0003B7 00 00                 3548 	.dw	Sstm8s_tim2$TIM2_PrescalerConfig$246-Sstm8s_tim2$TIM2_PrescalerConfig$244
      0003B9 03                    3549 	.db	3
      0003BA 08                    3550 	.sleb128	8
      0003BB 01                    3551 	.db	1
      0003BC 09                    3552 	.db	9
      0003BD 00 06                 3553 	.dw	Sstm8s_tim2$TIM2_PrescalerConfig$247-Sstm8s_tim2$TIM2_PrescalerConfig$246
      0003BF 03                    3554 	.db	3
      0003C0 03                    3555 	.sleb128	3
      0003C1 01                    3556 	.db	1
      0003C2 09                    3557 	.db	9
      0003C3 00 06                 3558 	.dw	Sstm8s_tim2$TIM2_PrescalerConfig$248-Sstm8s_tim2$TIM2_PrescalerConfig$247
      0003C5 03                    3559 	.db	3
      0003C6 01                    3560 	.sleb128	1
      0003C7 01                    3561 	.db	1
      0003C8 09                    3562 	.db	9
      0003C9 00 01                 3563 	.dw	1+Sstm8s_tim2$TIM2_PrescalerConfig$249-Sstm8s_tim2$TIM2_PrescalerConfig$248
      0003CB 00                    3564 	.db	0
      0003CC 01                    3565 	.uleb128	1
      0003CD 01                    3566 	.db	1
      0003CE 00                    3567 	.db	0
      0003CF 05                    3568 	.uleb128	5
      0003D0 02                    3569 	.db	2
      0003D1 00 00r02r7C           3570 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC1Config$251)
      0003D5 03                    3571 	.db	3
      0003D6 FA 03                 3572 	.sleb128	506
      0003D8 01                    3573 	.db	1
      0003D9 09                    3574 	.db	9
      0003DA 00 00                 3575 	.dw	Sstm8s_tim2$TIM2_ForcedOC1Config$253-Sstm8s_tim2$TIM2_ForcedOC1Config$251
      0003DC 03                    3576 	.db	3
      0003DD 06                    3577 	.sleb128	6
      0003DE 01                    3578 	.db	1
      0003DF 09                    3579 	.db	9
      0003E0 00 05                 3580 	.dw	Sstm8s_tim2$TIM2_ForcedOC1Config$254-Sstm8s_tim2$TIM2_ForcedOC1Config$253
      0003E2 03                    3581 	.db	3
      0003E3 01                    3582 	.sleb128	1
      0003E4 01                    3583 	.db	1
      0003E5 09                    3584 	.db	9
      0003E6 00 05                 3585 	.dw	Sstm8s_tim2$TIM2_ForcedOC1Config$255-Sstm8s_tim2$TIM2_ForcedOC1Config$254
      0003E8 03                    3586 	.db	3
      0003E9 01                    3587 	.sleb128	1
      0003EA 01                    3588 	.db	1
      0003EB 09                    3589 	.db	9
      0003EC 00 01                 3590 	.dw	1+Sstm8s_tim2$TIM2_ForcedOC1Config$256-Sstm8s_tim2$TIM2_ForcedOC1Config$255
      0003EE 00                    3591 	.db	0
      0003EF 01                    3592 	.uleb128	1
      0003F0 01                    3593 	.db	1
      0003F1 00                    3594 	.db	0
      0003F2 05                    3595 	.uleb128	5
      0003F3 02                    3596 	.db	2
      0003F4 00 00r02r87           3597 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC2Config$258)
      0003F8 03                    3598 	.db	3
      0003F9 8D 04                 3599 	.sleb128	525
      0003FB 01                    3600 	.db	1
      0003FC 09                    3601 	.db	9
      0003FD 00 00                 3602 	.dw	Sstm8s_tim2$TIM2_ForcedOC2Config$260-Sstm8s_tim2$TIM2_ForcedOC2Config$258
      0003FF 03                    3603 	.db	3
      000400 06                    3604 	.sleb128	6
      000401 01                    3605 	.db	1
      000402 09                    3606 	.db	9
      000403 00 05                 3607 	.dw	Sstm8s_tim2$TIM2_ForcedOC2Config$261-Sstm8s_tim2$TIM2_ForcedOC2Config$260
      000405 03                    3608 	.db	3
      000406 01                    3609 	.sleb128	1
      000407 01                    3610 	.db	1
      000408 09                    3611 	.db	9
      000409 00 05                 3612 	.dw	Sstm8s_tim2$TIM2_ForcedOC2Config$262-Sstm8s_tim2$TIM2_ForcedOC2Config$261
      00040B 03                    3613 	.db	3
      00040C 01                    3614 	.sleb128	1
      00040D 01                    3615 	.db	1
      00040E 09                    3616 	.db	9
      00040F 00 01                 3617 	.dw	1+Sstm8s_tim2$TIM2_ForcedOC2Config$263-Sstm8s_tim2$TIM2_ForcedOC2Config$262
      000411 00                    3618 	.db	0
      000412 01                    3619 	.uleb128	1
      000413 01                    3620 	.db	1
      000414 00                    3621 	.db	0
      000415 05                    3622 	.uleb128	5
      000416 02                    3623 	.db	2
      000417 00 00r02r92           3624 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC3Config$265)
      00041B 03                    3625 	.db	3
      00041C A0 04                 3626 	.sleb128	544
      00041E 01                    3627 	.db	1
      00041F 09                    3628 	.db	9
      000420 00 00                 3629 	.dw	Sstm8s_tim2$TIM2_ForcedOC3Config$267-Sstm8s_tim2$TIM2_ForcedOC3Config$265
      000422 03                    3630 	.db	3
      000423 06                    3631 	.sleb128	6
      000424 01                    3632 	.db	1
      000425 09                    3633 	.db	9
      000426 00 05                 3634 	.dw	Sstm8s_tim2$TIM2_ForcedOC3Config$268-Sstm8s_tim2$TIM2_ForcedOC3Config$267
      000428 03                    3635 	.db	3
      000429 01                    3636 	.sleb128	1
      00042A 01                    3637 	.db	1
      00042B 09                    3638 	.db	9
      00042C 00 05                 3639 	.dw	Sstm8s_tim2$TIM2_ForcedOC3Config$269-Sstm8s_tim2$TIM2_ForcedOC3Config$268
      00042E 03                    3640 	.db	3
      00042F 01                    3641 	.sleb128	1
      000430 01                    3642 	.db	1
      000431 09                    3643 	.db	9
      000432 00 01                 3644 	.dw	1+Sstm8s_tim2$TIM2_ForcedOC3Config$270-Sstm8s_tim2$TIM2_ForcedOC3Config$269
      000434 00                    3645 	.db	0
      000435 01                    3646 	.uleb128	1
      000436 01                    3647 	.db	1
      000437 00                    3648 	.db	0
      000438 05                    3649 	.uleb128	5
      000439 02                    3650 	.db	2
      00043A 00 00r02r9D           3651 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$272)
      00043E 03                    3652 	.db	3
      00043F B0 04                 3653 	.sleb128	560
      000441 01                    3654 	.db	1
      000442 09                    3655 	.db	9
      000443 00 00                 3656 	.dw	Sstm8s_tim2$TIM2_ARRPreloadConfig$274-Sstm8s_tim2$TIM2_ARRPreloadConfig$272
      000445 03                    3657 	.db	3
      000446 08                    3658 	.sleb128	8
      000447 01                    3659 	.db	1
      000448 09                    3660 	.db	9
      000449 00 03                 3661 	.dw	Sstm8s_tim2$TIM2_ARRPreloadConfig$275-Sstm8s_tim2$TIM2_ARRPreloadConfig$274
      00044B 03                    3662 	.db	3
      00044C 7E                    3663 	.sleb128	-2
      00044D 01                    3664 	.db	1
      00044E 09                    3665 	.db	9
      00044F 00 07                 3666 	.dw	Sstm8s_tim2$TIM2_ARRPreloadConfig$277-Sstm8s_tim2$TIM2_ARRPreloadConfig$275
      000451 03                    3667 	.db	3
      000452 02                    3668 	.sleb128	2
      000453 01                    3669 	.db	1
      000454 09                    3670 	.db	9
      000455 00 08                 3671 	.dw	Sstm8s_tim2$TIM2_ARRPreloadConfig$280-Sstm8s_tim2$TIM2_ARRPreloadConfig$277
      000457 03                    3672 	.db	3
      000458 04                    3673 	.sleb128	4
      000459 01                    3674 	.db	1
      00045A 09                    3675 	.db	9
      00045B 00 05                 3676 	.dw	Sstm8s_tim2$TIM2_ARRPreloadConfig$282-Sstm8s_tim2$TIM2_ARRPreloadConfig$280
      00045D 03                    3677 	.db	3
      00045E 02                    3678 	.sleb128	2
      00045F 01                    3679 	.db	1
      000460 09                    3680 	.db	9
      000461 00 01                 3681 	.dw	1+Sstm8s_tim2$TIM2_ARRPreloadConfig$283-Sstm8s_tim2$TIM2_ARRPreloadConfig$282
      000463 00                    3682 	.db	0
      000464 01                    3683 	.uleb128	1
      000465 01                    3684 	.db	1
      000466 00                    3685 	.db	0
      000467 05                    3686 	.uleb128	5
      000468 02                    3687 	.db	2
      000469 00 00r02rB5           3688 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$285)
      00046D 03                    3689 	.db	3
      00046E C6 04                 3690 	.sleb128	582
      000470 01                    3691 	.db	1
      000471 09                    3692 	.db	9
      000472 00 00                 3693 	.dw	Sstm8s_tim2$TIM2_OC1PreloadConfig$287-Sstm8s_tim2$TIM2_OC1PreloadConfig$285
      000474 03                    3694 	.db	3
      000475 08                    3695 	.sleb128	8
      000476 01                    3696 	.db	1
      000477 09                    3697 	.db	9
      000478 00 03                 3698 	.dw	Sstm8s_tim2$TIM2_OC1PreloadConfig$288-Sstm8s_tim2$TIM2_OC1PreloadConfig$287
      00047A 03                    3699 	.db	3
      00047B 7E                    3700 	.sleb128	-2
      00047C 01                    3701 	.db	1
      00047D 09                    3702 	.db	9
      00047E 00 07                 3703 	.dw	Sstm8s_tim2$TIM2_OC1PreloadConfig$290-Sstm8s_tim2$TIM2_OC1PreloadConfig$288
      000480 03                    3704 	.db	3
      000481 02                    3705 	.sleb128	2
      000482 01                    3706 	.db	1
      000483 09                    3707 	.db	9
      000484 00 08                 3708 	.dw	Sstm8s_tim2$TIM2_OC1PreloadConfig$293-Sstm8s_tim2$TIM2_OC1PreloadConfig$290
      000486 03                    3709 	.db	3
      000487 04                    3710 	.sleb128	4
      000488 01                    3711 	.db	1
      000489 09                    3712 	.db	9
      00048A 00 05                 3713 	.dw	Sstm8s_tim2$TIM2_OC1PreloadConfig$295-Sstm8s_tim2$TIM2_OC1PreloadConfig$293
      00048C 03                    3714 	.db	3
      00048D 02                    3715 	.sleb128	2
      00048E 01                    3716 	.db	1
      00048F 09                    3717 	.db	9
      000490 00 01                 3718 	.dw	1+Sstm8s_tim2$TIM2_OC1PreloadConfig$296-Sstm8s_tim2$TIM2_OC1PreloadConfig$295
      000492 00                    3719 	.db	0
      000493 01                    3720 	.uleb128	1
      000494 01                    3721 	.db	1
      000495 00                    3722 	.db	0
      000496 05                    3723 	.uleb128	5
      000497 02                    3724 	.db	2
      000498 00 00r02rCD           3725 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$298)
      00049C 03                    3726 	.db	3
      00049D DC 04                 3727 	.sleb128	604
      00049F 01                    3728 	.db	1
      0004A0 09                    3729 	.db	9
      0004A1 00 00                 3730 	.dw	Sstm8s_tim2$TIM2_OC2PreloadConfig$300-Sstm8s_tim2$TIM2_OC2PreloadConfig$298
      0004A3 03                    3731 	.db	3
      0004A4 08                    3732 	.sleb128	8
      0004A5 01                    3733 	.db	1
      0004A6 09                    3734 	.db	9
      0004A7 00 03                 3735 	.dw	Sstm8s_tim2$TIM2_OC2PreloadConfig$301-Sstm8s_tim2$TIM2_OC2PreloadConfig$300
      0004A9 03                    3736 	.db	3
      0004AA 7E                    3737 	.sleb128	-2
      0004AB 01                    3738 	.db	1
      0004AC 09                    3739 	.db	9
      0004AD 00 07                 3740 	.dw	Sstm8s_tim2$TIM2_OC2PreloadConfig$303-Sstm8s_tim2$TIM2_OC2PreloadConfig$301
      0004AF 03                    3741 	.db	3
      0004B0 02                    3742 	.sleb128	2
      0004B1 01                    3743 	.db	1
      0004B2 09                    3744 	.db	9
      0004B3 00 08                 3745 	.dw	Sstm8s_tim2$TIM2_OC2PreloadConfig$306-Sstm8s_tim2$TIM2_OC2PreloadConfig$303
      0004B5 03                    3746 	.db	3
      0004B6 04                    3747 	.sleb128	4
      0004B7 01                    3748 	.db	1
      0004B8 09                    3749 	.db	9
      0004B9 00 05                 3750 	.dw	Sstm8s_tim2$TIM2_OC2PreloadConfig$308-Sstm8s_tim2$TIM2_OC2PreloadConfig$306
      0004BB 03                    3751 	.db	3
      0004BC 02                    3752 	.sleb128	2
      0004BD 01                    3753 	.db	1
      0004BE 09                    3754 	.db	9
      0004BF 00 01                 3755 	.dw	1+Sstm8s_tim2$TIM2_OC2PreloadConfig$309-Sstm8s_tim2$TIM2_OC2PreloadConfig$308
      0004C1 00                    3756 	.db	0
      0004C2 01                    3757 	.uleb128	1
      0004C3 01                    3758 	.db	1
      0004C4 00                    3759 	.db	0
      0004C5 05                    3760 	.uleb128	5
      0004C6 02                    3761 	.db	2
      0004C7 00 00r02rE5           3762 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$311)
      0004CB 03                    3763 	.db	3
      0004CC F2 04                 3764 	.sleb128	626
      0004CE 01                    3765 	.db	1
      0004CF 09                    3766 	.db	9
      0004D0 00 00                 3767 	.dw	Sstm8s_tim2$TIM2_OC3PreloadConfig$313-Sstm8s_tim2$TIM2_OC3PreloadConfig$311
      0004D2 03                    3768 	.db	3
      0004D3 08                    3769 	.sleb128	8
      0004D4 01                    3770 	.db	1
      0004D5 09                    3771 	.db	9
      0004D6 00 03                 3772 	.dw	Sstm8s_tim2$TIM2_OC3PreloadConfig$314-Sstm8s_tim2$TIM2_OC3PreloadConfig$313
      0004D8 03                    3773 	.db	3
      0004D9 7E                    3774 	.sleb128	-2
      0004DA 01                    3775 	.db	1
      0004DB 09                    3776 	.db	9
      0004DC 00 07                 3777 	.dw	Sstm8s_tim2$TIM2_OC3PreloadConfig$316-Sstm8s_tim2$TIM2_OC3PreloadConfig$314
      0004DE 03                    3778 	.db	3
      0004DF 02                    3779 	.sleb128	2
      0004E0 01                    3780 	.db	1
      0004E1 09                    3781 	.db	9
      0004E2 00 08                 3782 	.dw	Sstm8s_tim2$TIM2_OC3PreloadConfig$319-Sstm8s_tim2$TIM2_OC3PreloadConfig$316
      0004E4 03                    3783 	.db	3
      0004E5 04                    3784 	.sleb128	4
      0004E6 01                    3785 	.db	1
      0004E7 09                    3786 	.db	9
      0004E8 00 05                 3787 	.dw	Sstm8s_tim2$TIM2_OC3PreloadConfig$321-Sstm8s_tim2$TIM2_OC3PreloadConfig$319
      0004EA 03                    3788 	.db	3
      0004EB 02                    3789 	.sleb128	2
      0004EC 01                    3790 	.db	1
      0004ED 09                    3791 	.db	9
      0004EE 00 01                 3792 	.dw	1+Sstm8s_tim2$TIM2_OC3PreloadConfig$322-Sstm8s_tim2$TIM2_OC3PreloadConfig$321
      0004F0 00                    3793 	.db	0
      0004F1 01                    3794 	.uleb128	1
      0004F2 01                    3795 	.db	1
      0004F3 00                    3796 	.db	0
      0004F4 05                    3797 	.uleb128	5
      0004F5 02                    3798 	.db	2
      0004F6 00 00r02rFD           3799 	.dw	0,(Sstm8s_tim2$TIM2_GenerateEvent$324)
      0004FA 03                    3800 	.db	3
      0004FB 8C 05                 3801 	.sleb128	652
      0004FD 01                    3802 	.db	1
      0004FE 09                    3803 	.db	9
      0004FF 00 00                 3804 	.dw	Sstm8s_tim2$TIM2_GenerateEvent$326-Sstm8s_tim2$TIM2_GenerateEvent$324
      000501 03                    3805 	.db	3
      000502 06                    3806 	.sleb128	6
      000503 01                    3807 	.db	1
      000504 09                    3808 	.db	9
      000505 00 06                 3809 	.dw	Sstm8s_tim2$TIM2_GenerateEvent$327-Sstm8s_tim2$TIM2_GenerateEvent$326
      000507 03                    3810 	.db	3
      000508 01                    3811 	.sleb128	1
      000509 01                    3812 	.db	1
      00050A 09                    3813 	.db	9
      00050B 00 01                 3814 	.dw	1+Sstm8s_tim2$TIM2_GenerateEvent$328-Sstm8s_tim2$TIM2_GenerateEvent$327
      00050D 00                    3815 	.db	0
      00050E 01                    3816 	.uleb128	1
      00050F 01                    3817 	.db	1
      000510 00                    3818 	.db	0
      000511 05                    3819 	.uleb128	5
      000512 02                    3820 	.db	2
      000513 00 00r03r04           3821 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$330)
      000517 03                    3822 	.db	3
      000518 9D 05                 3823 	.sleb128	669
      00051A 01                    3824 	.db	1
      00051B 09                    3825 	.db	9
      00051C 00 00                 3826 	.dw	Sstm8s_tim2$TIM2_OC1PolarityConfig$332-Sstm8s_tim2$TIM2_OC1PolarityConfig$330
      00051E 03                    3827 	.db	3
      00051F 08                    3828 	.sleb128	8
      000520 01                    3829 	.db	1
      000521 09                    3830 	.db	9
      000522 00 03                 3831 	.dw	Sstm8s_tim2$TIM2_OC1PolarityConfig$333-Sstm8s_tim2$TIM2_OC1PolarityConfig$332
      000524 03                    3832 	.db	3
      000525 7E                    3833 	.sleb128	-2
      000526 01                    3834 	.db	1
      000527 09                    3835 	.db	9
      000528 00 07                 3836 	.dw	Sstm8s_tim2$TIM2_OC1PolarityConfig$335-Sstm8s_tim2$TIM2_OC1PolarityConfig$333
      00052A 03                    3837 	.db	3
      00052B 02                    3838 	.sleb128	2
      00052C 01                    3839 	.db	1
      00052D 09                    3840 	.db	9
      00052E 00 08                 3841 	.dw	Sstm8s_tim2$TIM2_OC1PolarityConfig$338-Sstm8s_tim2$TIM2_OC1PolarityConfig$335
      000530 03                    3842 	.db	3
      000531 04                    3843 	.sleb128	4
      000532 01                    3844 	.db	1
      000533 09                    3845 	.db	9
      000534 00 05                 3846 	.dw	Sstm8s_tim2$TIM2_OC1PolarityConfig$340-Sstm8s_tim2$TIM2_OC1PolarityConfig$338
      000536 03                    3847 	.db	3
      000537 02                    3848 	.sleb128	2
      000538 01                    3849 	.db	1
      000539 09                    3850 	.db	9
      00053A 00 01                 3851 	.dw	1+Sstm8s_tim2$TIM2_OC1PolarityConfig$341-Sstm8s_tim2$TIM2_OC1PolarityConfig$340
      00053C 00                    3852 	.db	0
      00053D 01                    3853 	.uleb128	1
      00053E 01                    3854 	.db	1
      00053F 00                    3855 	.db	0
      000540 05                    3856 	.uleb128	5
      000541 02                    3857 	.db	2
      000542 00 00r03r1C           3858 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$343)
      000546 03                    3859 	.db	3
      000547 B5 05                 3860 	.sleb128	693
      000549 01                    3861 	.db	1
      00054A 09                    3862 	.db	9
      00054B 00 00                 3863 	.dw	Sstm8s_tim2$TIM2_OC2PolarityConfig$345-Sstm8s_tim2$TIM2_OC2PolarityConfig$343
      00054D 03                    3864 	.db	3
      00054E 08                    3865 	.sleb128	8
      00054F 01                    3866 	.db	1
      000550 09                    3867 	.db	9
      000551 00 03                 3868 	.dw	Sstm8s_tim2$TIM2_OC2PolarityConfig$346-Sstm8s_tim2$TIM2_OC2PolarityConfig$345
      000553 03                    3869 	.db	3
      000554 7E                    3870 	.sleb128	-2
      000555 01                    3871 	.db	1
      000556 09                    3872 	.db	9
      000557 00 07                 3873 	.dw	Sstm8s_tim2$TIM2_OC2PolarityConfig$348-Sstm8s_tim2$TIM2_OC2PolarityConfig$346
      000559 03                    3874 	.db	3
      00055A 02                    3875 	.sleb128	2
      00055B 01                    3876 	.db	1
      00055C 09                    3877 	.db	9
      00055D 00 08                 3878 	.dw	Sstm8s_tim2$TIM2_OC2PolarityConfig$351-Sstm8s_tim2$TIM2_OC2PolarityConfig$348
      00055F 03                    3879 	.db	3
      000560 04                    3880 	.sleb128	4
      000561 01                    3881 	.db	1
      000562 09                    3882 	.db	9
      000563 00 05                 3883 	.dw	Sstm8s_tim2$TIM2_OC2PolarityConfig$353-Sstm8s_tim2$TIM2_OC2PolarityConfig$351
      000565 03                    3884 	.db	3
      000566 02                    3885 	.sleb128	2
      000567 01                    3886 	.db	1
      000568 09                    3887 	.db	9
      000569 00 01                 3888 	.dw	1+Sstm8s_tim2$TIM2_OC2PolarityConfig$354-Sstm8s_tim2$TIM2_OC2PolarityConfig$353
      00056B 00                    3889 	.db	0
      00056C 01                    3890 	.uleb128	1
      00056D 01                    3891 	.db	1
      00056E 00                    3892 	.db	0
      00056F 05                    3893 	.uleb128	5
      000570 02                    3894 	.db	2
      000571 00 00r03r34           3895 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$356)
      000575 03                    3896 	.db	3
      000576 CD 05                 3897 	.sleb128	717
      000578 01                    3898 	.db	1
      000579 09                    3899 	.db	9
      00057A 00 00                 3900 	.dw	Sstm8s_tim2$TIM2_OC3PolarityConfig$358-Sstm8s_tim2$TIM2_OC3PolarityConfig$356
      00057C 03                    3901 	.db	3
      00057D 08                    3902 	.sleb128	8
      00057E 01                    3903 	.db	1
      00057F 09                    3904 	.db	9
      000580 00 03                 3905 	.dw	Sstm8s_tim2$TIM2_OC3PolarityConfig$359-Sstm8s_tim2$TIM2_OC3PolarityConfig$358
      000582 03                    3906 	.db	3
      000583 7E                    3907 	.sleb128	-2
      000584 01                    3908 	.db	1
      000585 09                    3909 	.db	9
      000586 00 07                 3910 	.dw	Sstm8s_tim2$TIM2_OC3PolarityConfig$361-Sstm8s_tim2$TIM2_OC3PolarityConfig$359
      000588 03                    3911 	.db	3
      000589 02                    3912 	.sleb128	2
      00058A 01                    3913 	.db	1
      00058B 09                    3914 	.db	9
      00058C 00 08                 3915 	.dw	Sstm8s_tim2$TIM2_OC3PolarityConfig$364-Sstm8s_tim2$TIM2_OC3PolarityConfig$361
      00058E 03                    3916 	.db	3
      00058F 04                    3917 	.sleb128	4
      000590 01                    3918 	.db	1
      000591 09                    3919 	.db	9
      000592 00 05                 3920 	.dw	Sstm8s_tim2$TIM2_OC3PolarityConfig$366-Sstm8s_tim2$TIM2_OC3PolarityConfig$364
      000594 03                    3921 	.db	3
      000595 02                    3922 	.sleb128	2
      000596 01                    3923 	.db	1
      000597 09                    3924 	.db	9
      000598 00 01                 3925 	.dw	1+Sstm8s_tim2$TIM2_OC3PolarityConfig$367-Sstm8s_tim2$TIM2_OC3PolarityConfig$366
      00059A 00                    3926 	.db	0
      00059B 01                    3927 	.uleb128	1
      00059C 01                    3928 	.db	1
      00059D 00                    3929 	.db	0
      00059E 05                    3930 	.uleb128	5
      00059F 02                    3931 	.db	2
      0005A0 00 00r03r4C           3932 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$369)
      0005A4 03                    3933 	.db	3
      0005A5 E8 05                 3934 	.sleb128	744
      0005A7 01                    3935 	.db	1
      0005A8 09                    3936 	.db	9
      0005A9 00 00                 3937 	.dw	Sstm8s_tim2$TIM2_CCxCmd$371-Sstm8s_tim2$TIM2_CCxCmd$369
      0005AB 03                    3938 	.db	3
      0005AC 06                    3939 	.sleb128	6
      0005AD 01                    3940 	.db	1
      0005AE 09                    3941 	.db	9
      0005AF 00 07                 3942 	.dw	Sstm8s_tim2$TIM2_CCxCmd$372-Sstm8s_tim2$TIM2_CCxCmd$371
      0005B1 03                    3943 	.db	3
      0005B2 05                    3944 	.sleb128	5
      0005B3 01                    3945 	.db	1
      0005B4 09                    3946 	.db	9
      0005B5 00 03                 3947 	.dw	Sstm8s_tim2$TIM2_CCxCmd$374-Sstm8s_tim2$TIM2_CCxCmd$372
      0005B7 03                    3948 	.db	3
      0005B8 7E                    3949 	.sleb128	-2
      0005B9 01                    3950 	.db	1
      0005BA 09                    3951 	.db	9
      0005BB 00 07                 3952 	.dw	Sstm8s_tim2$TIM2_CCxCmd$376-Sstm8s_tim2$TIM2_CCxCmd$374
      0005BD 03                    3953 	.db	3
      0005BE 02                    3954 	.sleb128	2
      0005BF 01                    3955 	.db	1
      0005C0 09                    3956 	.db	9
      0005C1 00 08                 3957 	.dw	Sstm8s_tim2$TIM2_CCxCmd$379-Sstm8s_tim2$TIM2_CCxCmd$376
      0005C3 03                    3958 	.db	3
      0005C4 04                    3959 	.sleb128	4
      0005C5 01                    3960 	.db	1
      0005C6 09                    3961 	.db	9
      0005C7 00 08                 3962 	.dw	Sstm8s_tim2$TIM2_CCxCmd$381-Sstm8s_tim2$TIM2_CCxCmd$379
      0005C9 03                    3963 	.db	3
      0005CA 04                    3964 	.sleb128	4
      0005CB 01                    3965 	.db	1
      0005CC 09                    3966 	.db	9
      0005CD 00 0B                 3967 	.dw	Sstm8s_tim2$TIM2_CCxCmd$383-Sstm8s_tim2$TIM2_CCxCmd$381
      0005CF 03                    3968 	.db	3
      0005D0 78                    3969 	.sleb128	-8
      0005D1 01                    3970 	.db	1
      0005D2 09                    3971 	.db	9
      0005D3 00 03                 3972 	.dw	Sstm8s_tim2$TIM2_CCxCmd$385-Sstm8s_tim2$TIM2_CCxCmd$383
      0005D5 03                    3973 	.db	3
      0005D6 0B                    3974 	.sleb128	11
      0005D7 01                    3975 	.db	1
      0005D8 09                    3976 	.db	9
      0005D9 00 07                 3977 	.dw	Sstm8s_tim2$TIM2_CCxCmd$387-Sstm8s_tim2$TIM2_CCxCmd$385
      0005DB 03                    3978 	.db	3
      0005DC 02                    3979 	.sleb128	2
      0005DD 01                    3980 	.db	1
      0005DE 09                    3981 	.db	9
      0005DF 00 08                 3982 	.dw	Sstm8s_tim2$TIM2_CCxCmd$390-Sstm8s_tim2$TIM2_CCxCmd$387
      0005E1 03                    3983 	.db	3
      0005E2 04                    3984 	.sleb128	4
      0005E3 01                    3985 	.db	1
      0005E4 09                    3986 	.db	9
      0005E5 00 08                 3987 	.dw	Sstm8s_tim2$TIM2_CCxCmd$392-Sstm8s_tim2$TIM2_CCxCmd$390
      0005E7 03                    3988 	.db	3
      0005E8 08                    3989 	.sleb128	8
      0005E9 01                    3990 	.db	1
      0005EA 09                    3991 	.db	9
      0005EB 00 03                 3992 	.dw	Sstm8s_tim2$TIM2_CCxCmd$394-Sstm8s_tim2$TIM2_CCxCmd$392
      0005ED 03                    3993 	.db	3
      0005EE 7E                    3994 	.sleb128	-2
      0005EF 01                    3995 	.db	1
      0005F0 09                    3996 	.db	9
      0005F1 00 07                 3997 	.dw	Sstm8s_tim2$TIM2_CCxCmd$396-Sstm8s_tim2$TIM2_CCxCmd$394
      0005F3 03                    3998 	.db	3
      0005F4 02                    3999 	.sleb128	2
      0005F5 01                    4000 	.db	1
      0005F6 09                    4001 	.db	9
      0005F7 00 08                 4002 	.dw	Sstm8s_tim2$TIM2_CCxCmd$399-Sstm8s_tim2$TIM2_CCxCmd$396
      0005F9 03                    4003 	.db	3
      0005FA 04                    4004 	.sleb128	4
      0005FB 01                    4005 	.db	1
      0005FC 09                    4006 	.db	9
      0005FD 00 05                 4007 	.dw	Sstm8s_tim2$TIM2_CCxCmd$401-Sstm8s_tim2$TIM2_CCxCmd$399
      0005FF 03                    4008 	.db	3
      000600 03                    4009 	.sleb128	3
      000601 01                    4010 	.db	1
      000602 09                    4011 	.db	9
      000603 00 01                 4012 	.dw	1+Sstm8s_tim2$TIM2_CCxCmd$402-Sstm8s_tim2$TIM2_CCxCmd$401
      000605 00                    4013 	.db	0
      000606 01                    4014 	.uleb128	1
      000607 01                    4015 	.db	1
      000608 00                    4016 	.db	0
      000609 05                    4017 	.uleb128	5
      00060A 02                    4018 	.db	2
      00060B 00 00r03rAA           4019 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$404)
      00060F 03                    4020 	.db	3
      000610 A9 06                 4021 	.sleb128	809
      000612 01                    4022 	.db	1
      000613 09                    4023 	.db	9
      000614 00 00                 4024 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$406-Sstm8s_tim2$TIM2_SelectOCxM$404
      000616 03                    4025 	.db	3
      000617 06                    4026 	.sleb128	6
      000618 01                    4027 	.db	1
      000619 09                    4028 	.db	9
      00061A 00 07                 4029 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$408-Sstm8s_tim2$TIM2_SelectOCxM$406
      00061C 03                    4030 	.db	3
      00061D 03                    4031 	.sleb128	3
      00061E 01                    4032 	.db	1
      00061F 09                    4033 	.db	9
      000620 00 08                 4034 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$409-Sstm8s_tim2$TIM2_SelectOCxM$408
      000622 03                    4035 	.db	3
      000623 03                    4036 	.sleb128	3
      000624 01                    4037 	.db	1
      000625 09                    4038 	.db	9
      000626 00 05                 4039 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$410-Sstm8s_tim2$TIM2_SelectOCxM$409
      000628 03                    4040 	.db	3
      000629 01                    4041 	.sleb128	1
      00062A 01                    4042 	.db	1
      00062B 09                    4043 	.db	9
      00062C 00 08                 4044 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$412-Sstm8s_tim2$TIM2_SelectOCxM$410
      00062E 03                    4045 	.db	3
      00062F 02                    4046 	.sleb128	2
      000630 01                    4047 	.db	1
      000631 09                    4048 	.db	9
      000632 00 0B                 4049 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$415-Sstm8s_tim2$TIM2_SelectOCxM$412
      000634 03                    4050 	.db	3
      000635 03                    4051 	.sleb128	3
      000636 01                    4052 	.db	1
      000637 09                    4053 	.db	9
      000638 00 08                 4054 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$416-Sstm8s_tim2$TIM2_SelectOCxM$415
      00063A 03                    4055 	.db	3
      00063B 03                    4056 	.sleb128	3
      00063C 01                    4057 	.db	1
      00063D 09                    4058 	.db	9
      00063E 00 05                 4059 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$417-Sstm8s_tim2$TIM2_SelectOCxM$416
      000640 03                    4060 	.db	3
      000641 01                    4061 	.sleb128	1
      000642 01                    4062 	.db	1
      000643 09                    4063 	.db	9
      000644 00 08                 4064 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$420-Sstm8s_tim2$TIM2_SelectOCxM$417
      000646 03                    4065 	.db	3
      000647 05                    4066 	.sleb128	5
      000648 01                    4067 	.db	1
      000649 09                    4068 	.db	9
      00064A 00 08                 4069 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$421-Sstm8s_tim2$TIM2_SelectOCxM$420
      00064C 03                    4070 	.db	3
      00064D 03                    4071 	.sleb128	3
      00064E 01                    4072 	.db	1
      00064F 09                    4073 	.db	9
      000650 00 05                 4074 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$422-Sstm8s_tim2$TIM2_SelectOCxM$421
      000652 03                    4075 	.db	3
      000653 01                    4076 	.sleb128	1
      000654 01                    4077 	.db	1
      000655 09                    4078 	.db	9
      000656 00 05                 4079 	.dw	Sstm8s_tim2$TIM2_SelectOCxM$424-Sstm8s_tim2$TIM2_SelectOCxM$422
      000658 03                    4080 	.db	3
      000659 02                    4081 	.sleb128	2
      00065A 01                    4082 	.db	1
      00065B 09                    4083 	.db	9
      00065C 00 01                 4084 	.dw	1+Sstm8s_tim2$TIM2_SelectOCxM$425-Sstm8s_tim2$TIM2_SelectOCxM$424
      00065E 00                    4085 	.db	0
      00065F 01                    4086 	.uleb128	1
      000660 01                    4087 	.db	1
      000661 00                    4088 	.db	0
      000662 05                    4089 	.uleb128	5
      000663 02                    4090 	.db	2
      000664 00 00r03rF9           4091 	.dw	0,(Sstm8s_tim2$TIM2_SetCounter$427)
      000668 03                    4092 	.db	3
      000669 D2 06                 4093 	.sleb128	850
      00066B 01                    4094 	.db	1
      00066C 09                    4095 	.db	9
      00066D 00 00                 4096 	.dw	Sstm8s_tim2$TIM2_SetCounter$429-Sstm8s_tim2$TIM2_SetCounter$427
      00066F 03                    4097 	.db	3
      000670 03                    4098 	.sleb128	3
      000671 01                    4099 	.db	1
      000672 09                    4100 	.db	9
      000673 00 06                 4101 	.dw	Sstm8s_tim2$TIM2_SetCounter$430-Sstm8s_tim2$TIM2_SetCounter$429
      000675 03                    4102 	.db	3
      000676 01                    4103 	.sleb128	1
      000677 01                    4104 	.db	1
      000678 09                    4105 	.db	9
      000679 00 05                 4106 	.dw	Sstm8s_tim2$TIM2_SetCounter$431-Sstm8s_tim2$TIM2_SetCounter$430
      00067B 03                    4107 	.db	3
      00067C 01                    4108 	.sleb128	1
      00067D 01                    4109 	.db	1
      00067E 09                    4110 	.db	9
      00067F 00 01                 4111 	.dw	1+Sstm8s_tim2$TIM2_SetCounter$432-Sstm8s_tim2$TIM2_SetCounter$431
      000681 00                    4112 	.db	0
      000682 01                    4113 	.uleb128	1
      000683 01                    4114 	.db	1
      000684 00                    4115 	.db	0
      000685 05                    4116 	.uleb128	5
      000686 02                    4117 	.db	2
      000687 00 00r04r05           4118 	.dw	0,(Sstm8s_tim2$TIM2_SetAutoreload$434)
      00068B 03                    4119 	.db	3
      00068C DF 06                 4120 	.sleb128	863
      00068E 01                    4121 	.db	1
      00068F 09                    4122 	.db	9
      000690 00 00                 4123 	.dw	Sstm8s_tim2$TIM2_SetAutoreload$436-Sstm8s_tim2$TIM2_SetAutoreload$434
      000692 03                    4124 	.db	3
      000693 03                    4125 	.sleb128	3
      000694 01                    4126 	.db	1
      000695 09                    4127 	.db	9
      000696 00 06                 4128 	.dw	Sstm8s_tim2$TIM2_SetAutoreload$437-Sstm8s_tim2$TIM2_SetAutoreload$436
      000698 03                    4129 	.db	3
      000699 01                    4130 	.sleb128	1
      00069A 01                    4131 	.db	1
      00069B 09                    4132 	.db	9
      00069C 00 05                 4133 	.dw	Sstm8s_tim2$TIM2_SetAutoreload$438-Sstm8s_tim2$TIM2_SetAutoreload$437
      00069E 03                    4134 	.db	3
      00069F 01                    4135 	.sleb128	1
      0006A0 01                    4136 	.db	1
      0006A1 09                    4137 	.db	9
      0006A2 00 01                 4138 	.dw	1+Sstm8s_tim2$TIM2_SetAutoreload$439-Sstm8s_tim2$TIM2_SetAutoreload$438
      0006A4 00                    4139 	.db	0
      0006A5 01                    4140 	.uleb128	1
      0006A6 01                    4141 	.db	1
      0006A7 00                    4142 	.db	0
      0006A8 05                    4143 	.uleb128	5
      0006A9 02                    4144 	.db	2
      0006AA 00 00r04r11           4145 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare1$441)
      0006AE 03                    4146 	.db	3
      0006AF EC 06                 4147 	.sleb128	876
      0006B1 01                    4148 	.db	1
      0006B2 09                    4149 	.db	9
      0006B3 00 00                 4150 	.dw	Sstm8s_tim2$TIM2_SetCompare1$443-Sstm8s_tim2$TIM2_SetCompare1$441
      0006B5 03                    4151 	.db	3
      0006B6 03                    4152 	.sleb128	3
      0006B7 01                    4153 	.db	1
      0006B8 09                    4154 	.db	9
      0006B9 00 06                 4155 	.dw	Sstm8s_tim2$TIM2_SetCompare1$444-Sstm8s_tim2$TIM2_SetCompare1$443
      0006BB 03                    4156 	.db	3
      0006BC 01                    4157 	.sleb128	1
      0006BD 01                    4158 	.db	1
      0006BE 09                    4159 	.db	9
      0006BF 00 05                 4160 	.dw	Sstm8s_tim2$TIM2_SetCompare1$445-Sstm8s_tim2$TIM2_SetCompare1$444
      0006C1 03                    4161 	.db	3
      0006C2 01                    4162 	.sleb128	1
      0006C3 01                    4163 	.db	1
      0006C4 09                    4164 	.db	9
      0006C5 00 01                 4165 	.dw	1+Sstm8s_tim2$TIM2_SetCompare1$446-Sstm8s_tim2$TIM2_SetCompare1$445
      0006C7 00                    4166 	.db	0
      0006C8 01                    4167 	.uleb128	1
      0006C9 01                    4168 	.db	1
      0006CA 00                    4169 	.db	0
      0006CB 05                    4170 	.uleb128	5
      0006CC 02                    4171 	.db	2
      0006CD 00 00r04r1D           4172 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare2$448)
      0006D1 03                    4173 	.db	3
      0006D2 F9 06                 4174 	.sleb128	889
      0006D4 01                    4175 	.db	1
      0006D5 09                    4176 	.db	9
      0006D6 00 00                 4177 	.dw	Sstm8s_tim2$TIM2_SetCompare2$450-Sstm8s_tim2$TIM2_SetCompare2$448
      0006D8 03                    4178 	.db	3
      0006D9 03                    4179 	.sleb128	3
      0006DA 01                    4180 	.db	1
      0006DB 09                    4181 	.db	9
      0006DC 00 06                 4182 	.dw	Sstm8s_tim2$TIM2_SetCompare2$451-Sstm8s_tim2$TIM2_SetCompare2$450
      0006DE 03                    4183 	.db	3
      0006DF 01                    4184 	.sleb128	1
      0006E0 01                    4185 	.db	1
      0006E1 09                    4186 	.db	9
      0006E2 00 05                 4187 	.dw	Sstm8s_tim2$TIM2_SetCompare2$452-Sstm8s_tim2$TIM2_SetCompare2$451
      0006E4 03                    4188 	.db	3
      0006E5 01                    4189 	.sleb128	1
      0006E6 01                    4190 	.db	1
      0006E7 09                    4191 	.db	9
      0006E8 00 01                 4192 	.dw	1+Sstm8s_tim2$TIM2_SetCompare2$453-Sstm8s_tim2$TIM2_SetCompare2$452
      0006EA 00                    4193 	.db	0
      0006EB 01                    4194 	.uleb128	1
      0006EC 01                    4195 	.db	1
      0006ED 00                    4196 	.db	0
      0006EE 05                    4197 	.uleb128	5
      0006EF 02                    4198 	.db	2
      0006F0 00 00r04r29           4199 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare3$455)
      0006F4 03                    4200 	.db	3
      0006F5 86 07                 4201 	.sleb128	902
      0006F7 01                    4202 	.db	1
      0006F8 09                    4203 	.db	9
      0006F9 00 00                 4204 	.dw	Sstm8s_tim2$TIM2_SetCompare3$457-Sstm8s_tim2$TIM2_SetCompare3$455
      0006FB 03                    4205 	.db	3
      0006FC 03                    4206 	.sleb128	3
      0006FD 01                    4207 	.db	1
      0006FE 09                    4208 	.db	9
      0006FF 00 06                 4209 	.dw	Sstm8s_tim2$TIM2_SetCompare3$458-Sstm8s_tim2$TIM2_SetCompare3$457
      000701 03                    4210 	.db	3
      000702 01                    4211 	.sleb128	1
      000703 01                    4212 	.db	1
      000704 09                    4213 	.db	9
      000705 00 05                 4214 	.dw	Sstm8s_tim2$TIM2_SetCompare3$459-Sstm8s_tim2$TIM2_SetCompare3$458
      000707 03                    4215 	.db	3
      000708 01                    4216 	.sleb128	1
      000709 01                    4217 	.db	1
      00070A 09                    4218 	.db	9
      00070B 00 01                 4219 	.dw	1+Sstm8s_tim2$TIM2_SetCompare3$460-Sstm8s_tim2$TIM2_SetCompare3$459
      00070D 00                    4220 	.db	0
      00070E 01                    4221 	.uleb128	1
      00070F 01                    4222 	.db	1
      000710 00                    4223 	.db	0
      000711 05                    4224 	.uleb128	5
      000712 02                    4225 	.db	2
      000713 00 00r04r35           4226 	.dw	0,(Sstm8s_tim2$TIM2_SetIC1Prescaler$462)
      000717 03                    4227 	.db	3
      000718 97 07                 4228 	.sleb128	919
      00071A 01                    4229 	.db	1
      00071B 09                    4230 	.db	9
      00071C 00 00                 4231 	.dw	Sstm8s_tim2$TIM2_SetIC1Prescaler$464-Sstm8s_tim2$TIM2_SetIC1Prescaler$462
      00071E 03                    4232 	.db	3
      00071F 06                    4233 	.sleb128	6
      000720 01                    4234 	.db	1
      000721 09                    4235 	.db	9
      000722 00 05                 4236 	.dw	Sstm8s_tim2$TIM2_SetIC1Prescaler$465-Sstm8s_tim2$TIM2_SetIC1Prescaler$464
      000724 03                    4237 	.db	3
      000725 01                    4238 	.sleb128	1
      000726 01                    4239 	.db	1
      000727 09                    4240 	.db	9
      000728 00 05                 4241 	.dw	Sstm8s_tim2$TIM2_SetIC1Prescaler$466-Sstm8s_tim2$TIM2_SetIC1Prescaler$465
      00072A 03                    4242 	.db	3
      00072B 01                    4243 	.sleb128	1
      00072C 01                    4244 	.db	1
      00072D 09                    4245 	.db	9
      00072E 00 01                 4246 	.dw	1+Sstm8s_tim2$TIM2_SetIC1Prescaler$467-Sstm8s_tim2$TIM2_SetIC1Prescaler$466
      000730 00                    4247 	.db	0
      000731 01                    4248 	.uleb128	1
      000732 01                    4249 	.db	1
      000733 00                    4250 	.db	0
      000734 05                    4251 	.uleb128	5
      000735 02                    4252 	.db	2
      000736 00 00r04r40           4253 	.dw	0,(Sstm8s_tim2$TIM2_SetIC2Prescaler$469)
      00073A 03                    4254 	.db	3
      00073B AB 07                 4255 	.sleb128	939
      00073D 01                    4256 	.db	1
      00073E 09                    4257 	.db	9
      00073F 00 00                 4258 	.dw	Sstm8s_tim2$TIM2_SetIC2Prescaler$471-Sstm8s_tim2$TIM2_SetIC2Prescaler$469
      000741 03                    4259 	.db	3
      000742 06                    4260 	.sleb128	6
      000743 01                    4261 	.db	1
      000744 09                    4262 	.db	9
      000745 00 05                 4263 	.dw	Sstm8s_tim2$TIM2_SetIC2Prescaler$472-Sstm8s_tim2$TIM2_SetIC2Prescaler$471
      000747 03                    4264 	.db	3
      000748 01                    4265 	.sleb128	1
      000749 01                    4266 	.db	1
      00074A 09                    4267 	.db	9
      00074B 00 05                 4268 	.dw	Sstm8s_tim2$TIM2_SetIC2Prescaler$473-Sstm8s_tim2$TIM2_SetIC2Prescaler$472
      00074D 03                    4269 	.db	3
      00074E 01                    4270 	.sleb128	1
      00074F 01                    4271 	.db	1
      000750 09                    4272 	.db	9
      000751 00 01                 4273 	.dw	1+Sstm8s_tim2$TIM2_SetIC2Prescaler$474-Sstm8s_tim2$TIM2_SetIC2Prescaler$473
      000753 00                    4274 	.db	0
      000754 01                    4275 	.uleb128	1
      000755 01                    4276 	.db	1
      000756 00                    4277 	.db	0
      000757 05                    4278 	.uleb128	5
      000758 02                    4279 	.db	2
      000759 00 00r04r4B           4280 	.dw	0,(Sstm8s_tim2$TIM2_SetIC3Prescaler$476)
      00075D 03                    4281 	.db	3
      00075E BF 07                 4282 	.sleb128	959
      000760 01                    4283 	.db	1
      000761 09                    4284 	.db	9
      000762 00 00                 4285 	.dw	Sstm8s_tim2$TIM2_SetIC3Prescaler$478-Sstm8s_tim2$TIM2_SetIC3Prescaler$476
      000764 03                    4286 	.db	3
      000765 06                    4287 	.sleb128	6
      000766 01                    4288 	.db	1
      000767 09                    4289 	.db	9
      000768 00 05                 4290 	.dw	Sstm8s_tim2$TIM2_SetIC3Prescaler$479-Sstm8s_tim2$TIM2_SetIC3Prescaler$478
      00076A 03                    4291 	.db	3
      00076B 01                    4292 	.sleb128	1
      00076C 01                    4293 	.db	1
      00076D 09                    4294 	.db	9
      00076E 00 05                 4295 	.dw	Sstm8s_tim2$TIM2_SetIC3Prescaler$480-Sstm8s_tim2$TIM2_SetIC3Prescaler$479
      000770 03                    4296 	.db	3
      000771 01                    4297 	.sleb128	1
      000772 01                    4298 	.db	1
      000773 09                    4299 	.db	9
      000774 00 01                 4300 	.dw	1+Sstm8s_tim2$TIM2_SetIC3Prescaler$481-Sstm8s_tim2$TIM2_SetIC3Prescaler$480
      000776 00                    4301 	.db	0
      000777 01                    4302 	.uleb128	1
      000778 01                    4303 	.db	1
      000779 00                    4304 	.db	0
      00077A 05                    4305 	.uleb128	5
      00077B 02                    4306 	.db	2
      00077C 00 00r04r56           4307 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$483)
      000780 03                    4308 	.db	3
      000781 CE 07                 4309 	.sleb128	974
      000783 01                    4310 	.db	1
      000784 09                    4311 	.db	9
      000785 00 01                 4312 	.dw	Sstm8s_tim2$TIM2_GetCapture1$486-Sstm8s_tim2$TIM2_GetCapture1$483
      000787 03                    4313 	.db	3
      000788 06                    4314 	.sleb128	6
      000789 01                    4315 	.db	1
      00078A 09                    4316 	.db	9
      00078B 00 04                 4317 	.dw	Sstm8s_tim2$TIM2_GetCapture1$487-Sstm8s_tim2$TIM2_GetCapture1$486
      00078D 03                    4318 	.db	3
      00078E 01                    4319 	.sleb128	1
      00078F 01                    4320 	.db	1
      000790 09                    4321 	.db	9
      000791 00 03                 4322 	.dw	Sstm8s_tim2$TIM2_GetCapture1$488-Sstm8s_tim2$TIM2_GetCapture1$487
      000793 03                    4323 	.db	3
      000794 02                    4324 	.sleb128	2
      000795 01                    4325 	.db	1
      000796 09                    4326 	.db	9
      000797 00 02                 4327 	.dw	Sstm8s_tim2$TIM2_GetCapture1$489-Sstm8s_tim2$TIM2_GetCapture1$488
      000799 03                    4328 	.db	3
      00079A 01                    4329 	.sleb128	1
      00079B 01                    4330 	.db	1
      00079C 09                    4331 	.db	9
      00079D 00 0D                 4332 	.dw	Sstm8s_tim2$TIM2_GetCapture1$492-Sstm8s_tim2$TIM2_GetCapture1$489
      00079F 03                    4333 	.db	3
      0007A0 02                    4334 	.sleb128	2
      0007A1 01                    4335 	.db	1
      0007A2 09                    4336 	.db	9
      0007A3 00 00                 4337 	.dw	Sstm8s_tim2$TIM2_GetCapture1$493-Sstm8s_tim2$TIM2_GetCapture1$492
      0007A5 03                    4338 	.db	3
      0007A6 01                    4339 	.sleb128	1
      0007A7 01                    4340 	.db	1
      0007A8 09                    4341 	.db	9
      0007A9 00 03                 4342 	.dw	1+Sstm8s_tim2$TIM2_GetCapture1$495-Sstm8s_tim2$TIM2_GetCapture1$493
      0007AB 00                    4343 	.db	0
      0007AC 01                    4344 	.uleb128	1
      0007AD 01                    4345 	.db	1
      0007AE 00                    4346 	.db	0
      0007AF 05                    4347 	.uleb128	5
      0007B0 02                    4348 	.db	2
      0007B1 00 00r04r70           4349 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$497)
      0007B5 03                    4350 	.db	3
      0007B6 E2 07                 4351 	.sleb128	994
      0007B8 01                    4352 	.db	1
      0007B9 09                    4353 	.db	9
      0007BA 00 01                 4354 	.dw	Sstm8s_tim2$TIM2_GetCapture2$500-Sstm8s_tim2$TIM2_GetCapture2$497
      0007BC 03                    4355 	.db	3
      0007BD 06                    4356 	.sleb128	6
      0007BE 01                    4357 	.db	1
      0007BF 09                    4358 	.db	9
      0007C0 00 04                 4359 	.dw	Sstm8s_tim2$TIM2_GetCapture2$501-Sstm8s_tim2$TIM2_GetCapture2$500
      0007C2 03                    4360 	.db	3
      0007C3 01                    4361 	.sleb128	1
      0007C4 01                    4362 	.db	1
      0007C5 09                    4363 	.db	9
      0007C6 00 03                 4364 	.dw	Sstm8s_tim2$TIM2_GetCapture2$502-Sstm8s_tim2$TIM2_GetCapture2$501
      0007C8 03                    4365 	.db	3
      0007C9 02                    4366 	.sleb128	2
      0007CA 01                    4367 	.db	1
      0007CB 09                    4368 	.db	9
      0007CC 00 02                 4369 	.dw	Sstm8s_tim2$TIM2_GetCapture2$503-Sstm8s_tim2$TIM2_GetCapture2$502
      0007CE 03                    4370 	.db	3
      0007CF 01                    4371 	.sleb128	1
      0007D0 01                    4372 	.db	1
      0007D1 09                    4373 	.db	9
      0007D2 00 0D                 4374 	.dw	Sstm8s_tim2$TIM2_GetCapture2$506-Sstm8s_tim2$TIM2_GetCapture2$503
      0007D4 03                    4375 	.db	3
      0007D5 02                    4376 	.sleb128	2
      0007D6 01                    4377 	.db	1
      0007D7 09                    4378 	.db	9
      0007D8 00 00                 4379 	.dw	Sstm8s_tim2$TIM2_GetCapture2$507-Sstm8s_tim2$TIM2_GetCapture2$506
      0007DA 03                    4380 	.db	3
      0007DB 01                    4381 	.sleb128	1
      0007DC 01                    4382 	.db	1
      0007DD 09                    4383 	.db	9
      0007DE 00 03                 4384 	.dw	1+Sstm8s_tim2$TIM2_GetCapture2$509-Sstm8s_tim2$TIM2_GetCapture2$507
      0007E0 00                    4385 	.db	0
      0007E1 01                    4386 	.uleb128	1
      0007E2 01                    4387 	.db	1
      0007E3 00                    4388 	.db	0
      0007E4 05                    4389 	.uleb128	5
      0007E5 02                    4390 	.db	2
      0007E6 00 00r04r8A           4391 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$511)
      0007EA 03                    4392 	.db	3
      0007EB F6 07                 4393 	.sleb128	1014
      0007ED 01                    4394 	.db	1
      0007EE 09                    4395 	.db	9
      0007EF 00 01                 4396 	.dw	Sstm8s_tim2$TIM2_GetCapture3$514-Sstm8s_tim2$TIM2_GetCapture3$511
      0007F1 03                    4397 	.db	3
      0007F2 06                    4398 	.sleb128	6
      0007F3 01                    4399 	.db	1
      0007F4 09                    4400 	.db	9
      0007F5 00 04                 4401 	.dw	Sstm8s_tim2$TIM2_GetCapture3$515-Sstm8s_tim2$TIM2_GetCapture3$514
      0007F7 03                    4402 	.db	3
      0007F8 01                    4403 	.sleb128	1
      0007F9 01                    4404 	.db	1
      0007FA 09                    4405 	.db	9
      0007FB 00 03                 4406 	.dw	Sstm8s_tim2$TIM2_GetCapture3$516-Sstm8s_tim2$TIM2_GetCapture3$515
      0007FD 03                    4407 	.db	3
      0007FE 02                    4408 	.sleb128	2
      0007FF 01                    4409 	.db	1
      000800 09                    4410 	.db	9
      000801 00 02                 4411 	.dw	Sstm8s_tim2$TIM2_GetCapture3$517-Sstm8s_tim2$TIM2_GetCapture3$516
      000803 03                    4412 	.db	3
      000804 01                    4413 	.sleb128	1
      000805 01                    4414 	.db	1
      000806 09                    4415 	.db	9
      000807 00 0D                 4416 	.dw	Sstm8s_tim2$TIM2_GetCapture3$520-Sstm8s_tim2$TIM2_GetCapture3$517
      000809 03                    4417 	.db	3
      00080A 02                    4418 	.sleb128	2
      00080B 01                    4419 	.db	1
      00080C 09                    4420 	.db	9
      00080D 00 00                 4421 	.dw	Sstm8s_tim2$TIM2_GetCapture3$521-Sstm8s_tim2$TIM2_GetCapture3$520
      00080F 03                    4422 	.db	3
      000810 01                    4423 	.sleb128	1
      000811 01                    4424 	.db	1
      000812 09                    4425 	.db	9
      000813 00 03                 4426 	.dw	1+Sstm8s_tim2$TIM2_GetCapture3$523-Sstm8s_tim2$TIM2_GetCapture3$521
      000815 00                    4427 	.db	0
      000816 01                    4428 	.uleb128	1
      000817 01                    4429 	.db	1
      000818 00                    4430 	.db	0
      000819 05                    4431 	.uleb128	5
      00081A 02                    4432 	.db	2
      00081B 00 00r04rA4           4433 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$525)
      00081F 03                    4434 	.db	3
      000820 8A 08                 4435 	.sleb128	1034
      000822 01                    4436 	.db	1
      000823 09                    4437 	.db	9
      000824 00 02                 4438 	.dw	Sstm8s_tim2$TIM2_GetCounter$528-Sstm8s_tim2$TIM2_GetCounter$525
      000826 03                    4439 	.db	3
      000827 04                    4440 	.sleb128	4
      000828 01                    4441 	.db	1
      000829 09                    4442 	.db	9
      00082A 00 08                 4443 	.dw	Sstm8s_tim2$TIM2_GetCounter$529-Sstm8s_tim2$TIM2_GetCounter$528
      00082C 03                    4444 	.db	3
      00082D 02                    4445 	.sleb128	2
      00082E 01                    4446 	.db	1
      00082F 09                    4447 	.db	9
      000830 00 0C                 4448 	.dw	Sstm8s_tim2$TIM2_GetCounter$530-Sstm8s_tim2$TIM2_GetCounter$529
      000832 03                    4449 	.db	3
      000833 01                    4450 	.sleb128	1
      000834 01                    4451 	.db	1
      000835 09                    4452 	.db	9
      000836 00 03                 4453 	.dw	1+Sstm8s_tim2$TIM2_GetCounter$532-Sstm8s_tim2$TIM2_GetCounter$530
      000838 00                    4454 	.db	0
      000839 01                    4455 	.uleb128	1
      00083A 01                    4456 	.db	1
      00083B 00                    4457 	.db	0
      00083C 05                    4458 	.uleb128	5
      00083D 02                    4459 	.db	2
      00083E 00 00r04rBD           4460 	.dw	0,(Sstm8s_tim2$TIM2_GetPrescaler$534)
      000842 03                    4461 	.db	3
      000843 98 08                 4462 	.sleb128	1048
      000845 01                    4463 	.db	1
      000846 09                    4464 	.db	9
      000847 00 00                 4465 	.dw	Sstm8s_tim2$TIM2_GetPrescaler$536-Sstm8s_tim2$TIM2_GetPrescaler$534
      000849 03                    4466 	.db	3
      00084A 03                    4467 	.sleb128	3
      00084B 01                    4468 	.db	1
      00084C 09                    4469 	.db	9
      00084D 00 03                 4470 	.dw	Sstm8s_tim2$TIM2_GetPrescaler$537-Sstm8s_tim2$TIM2_GetPrescaler$536
      00084F 03                    4471 	.db	3
      000850 01                    4472 	.sleb128	1
      000851 01                    4473 	.db	1
      000852 09                    4474 	.db	9
      000853 00 01                 4475 	.dw	1+Sstm8s_tim2$TIM2_GetPrescaler$538-Sstm8s_tim2$TIM2_GetPrescaler$537
      000855 00                    4476 	.db	0
      000856 01                    4477 	.uleb128	1
      000857 01                    4478 	.db	1
      000858 00                    4479 	.db	0
      000859 05                    4480 	.uleb128	5
      00085A 02                    4481 	.db	2
      00085B 00 00r04rC1           4482 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$540)
      00085F 03                    4483 	.db	3
      000860 AB 08                 4484 	.sleb128	1067
      000862 01                    4485 	.db	1
      000863 09                    4486 	.db	9
      000864 00 01                 4487 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$543-Sstm8s_tim2$TIM2_GetFlagStatus$540
      000866 03                    4488 	.db	3
      000867 08                    4489 	.sleb128	8
      000868 01                    4490 	.db	1
      000869 09                    4491 	.db	9
      00086A 00 0B                 4492 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$544-Sstm8s_tim2$TIM2_GetFlagStatus$543
      00086C 03                    4493 	.db	3
      00086D 01                    4494 	.sleb128	1
      00086E 01                    4495 	.db	1
      00086F 09                    4496 	.db	9
      000870 00 03                 4497 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$545-Sstm8s_tim2$TIM2_GetFlagStatus$544
      000872 03                    4498 	.db	3
      000873 02                    4499 	.sleb128	2
      000874 01                    4500 	.db	1
      000875 09                    4501 	.db	9
      000876 00 0F                 4502 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$549-Sstm8s_tim2$TIM2_GetFlagStatus$545
      000878 03                    4503 	.db	3
      000879 02                    4504 	.sleb128	2
      00087A 01                    4505 	.db	1
      00087B 09                    4506 	.db	9
      00087C 00 05                 4507 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$552-Sstm8s_tim2$TIM2_GetFlagStatus$549
      00087E 03                    4508 	.db	3
      00087F 04                    4509 	.sleb128	4
      000880 01                    4510 	.db	1
      000881 09                    4511 	.db	9
      000882 00 01                 4512 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$554-Sstm8s_tim2$TIM2_GetFlagStatus$552
      000884 03                    4513 	.db	3
      000885 02                    4514 	.sleb128	2
      000886 01                    4515 	.db	1
      000887 09                    4516 	.db	9
      000888 00 00                 4517 	.dw	Sstm8s_tim2$TIM2_GetFlagStatus$555-Sstm8s_tim2$TIM2_GetFlagStatus$554
      00088A 03                    4518 	.db	3
      00088B 01                    4519 	.sleb128	1
      00088C 01                    4520 	.db	1
      00088D 09                    4521 	.db	9
      00088E 00 03                 4522 	.dw	1+Sstm8s_tim2$TIM2_GetFlagStatus$557-Sstm8s_tim2$TIM2_GetFlagStatus$555
      000890 00                    4523 	.db	0
      000891 01                    4524 	.uleb128	1
      000892 01                    4525 	.db	1
      000893 00                    4526 	.db	0
      000894 05                    4527 	.uleb128	5
      000895 02                    4528 	.db	2
      000896 00 00r04rE8           4529 	.dw	0,(Sstm8s_tim2$TIM2_ClearFlag$559)
      00089A 03                    4530 	.db	3
      00089B CE 08                 4531 	.sleb128	1102
      00089D 01                    4532 	.db	1
      00089E 09                    4533 	.db	9
      00089F 00 00                 4534 	.dw	Sstm8s_tim2$TIM2_ClearFlag$561-Sstm8s_tim2$TIM2_ClearFlag$559
      0008A1 03                    4535 	.db	3
      0008A2 06                    4536 	.sleb128	6
      0008A3 01                    4537 	.db	1
      0008A4 09                    4538 	.db	9
      0008A5 00 06                 4539 	.dw	Sstm8s_tim2$TIM2_ClearFlag$562-Sstm8s_tim2$TIM2_ClearFlag$561
      0008A7 03                    4540 	.db	3
      0008A8 01                    4541 	.sleb128	1
      0008A9 01                    4542 	.db	1
      0008AA 09                    4543 	.db	9
      0008AB 00 04                 4544 	.dw	Sstm8s_tim2$TIM2_ClearFlag$563-Sstm8s_tim2$TIM2_ClearFlag$562
      0008AD 03                    4545 	.db	3
      0008AE 01                    4546 	.sleb128	1
      0008AF 01                    4547 	.db	1
      0008B0 09                    4548 	.db	9
      0008B1 00 01                 4549 	.dw	1+Sstm8s_tim2$TIM2_ClearFlag$564-Sstm8s_tim2$TIM2_ClearFlag$563
      0008B3 00                    4550 	.db	0
      0008B4 01                    4551 	.uleb128	1
      0008B5 01                    4552 	.db	1
      0008B6 00                    4553 	.db	0
      0008B7 05                    4554 	.uleb128	5
      0008B8 02                    4555 	.db	2
      0008B9 00 00r04rF3           4556 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$566)
      0008BD 03                    4557 	.db	3
      0008BE E2 08                 4558 	.sleb128	1122
      0008C0 01                    4559 	.db	1
      0008C1 09                    4560 	.db	9
      0008C2 00 01                 4561 	.dw	Sstm8s_tim2$TIM2_GetITStatus$569-Sstm8s_tim2$TIM2_GetITStatus$566
      0008C4 03                    4562 	.db	3
      0008C5 08                    4563 	.sleb128	8
      0008C6 01                    4564 	.db	1
      0008C7 09                    4565 	.db	9
      0008C8 00 07                 4566 	.dw	Sstm8s_tim2$TIM2_GetITStatus$570-Sstm8s_tim2$TIM2_GetITStatus$569
      0008CA 03                    4567 	.db	3
      0008CB 02                    4568 	.sleb128	2
      0008CC 01                    4569 	.db	1
      0008CD 09                    4570 	.db	9
      0008CE 00 05                 4571 	.dw	Sstm8s_tim2$TIM2_GetITStatus$571-Sstm8s_tim2$TIM2_GetITStatus$570
      0008D0 03                    4572 	.db	3
      0008D1 02                    4573 	.sleb128	2
      0008D2 01                    4574 	.db	1
      0008D3 09                    4575 	.db	9
      0008D4 00 0D                 4576 	.dw	Sstm8s_tim2$TIM2_GetITStatus$573-Sstm8s_tim2$TIM2_GetITStatus$571
      0008D6 03                    4577 	.db	3
      0008D7 02                    4578 	.sleb128	2
      0008D8 01                    4579 	.db	1
      0008D9 09                    4580 	.db	9
      0008DA 00 05                 4581 	.dw	Sstm8s_tim2$TIM2_GetITStatus$576-Sstm8s_tim2$TIM2_GetITStatus$573
      0008DC 03                    4582 	.db	3
      0008DD 04                    4583 	.sleb128	4
      0008DE 01                    4584 	.db	1
      0008DF 09                    4585 	.db	9
      0008E0 00 01                 4586 	.dw	Sstm8s_tim2$TIM2_GetITStatus$578-Sstm8s_tim2$TIM2_GetITStatus$576
      0008E2 03                    4587 	.db	3
      0008E3 02                    4588 	.sleb128	2
      0008E4 01                    4589 	.db	1
      0008E5 09                    4590 	.db	9
      0008E6 00 00                 4591 	.dw	Sstm8s_tim2$TIM2_GetITStatus$579-Sstm8s_tim2$TIM2_GetITStatus$578
      0008E8 03                    4592 	.db	3
      0008E9 01                    4593 	.sleb128	1
      0008EA 01                    4594 	.db	1
      0008EB 09                    4595 	.db	9
      0008EC 00 03                 4596 	.dw	1+Sstm8s_tim2$TIM2_GetITStatus$581-Sstm8s_tim2$TIM2_GetITStatus$579
      0008EE 00                    4597 	.db	0
      0008EF 01                    4598 	.uleb128	1
      0008F0 01                    4599 	.db	1
      0008F1 00                    4600 	.db	0
      0008F2 05                    4601 	.uleb128	5
      0008F3 02                    4602 	.db	2
      0008F4 00 00r05r16           4603 	.dw	0,(Sstm8s_tim2$TIM2_ClearITPendingBit$583)
      0008F8 03                    4604 	.db	3
      0008F9 83 09                 4605 	.sleb128	1155
      0008FB 01                    4606 	.db	1
      0008FC 09                    4607 	.db	9
      0008FD 00 00                 4608 	.dw	Sstm8s_tim2$TIM2_ClearITPendingBit$585-Sstm8s_tim2$TIM2_ClearITPendingBit$583
      0008FF 03                    4609 	.db	3
      000900 06                    4610 	.sleb128	6
      000901 01                    4611 	.db	1
      000902 09                    4612 	.db	9
      000903 00 06                 4613 	.dw	Sstm8s_tim2$TIM2_ClearITPendingBit$586-Sstm8s_tim2$TIM2_ClearITPendingBit$585
      000905 03                    4614 	.db	3
      000906 01                    4615 	.sleb128	1
      000907 01                    4616 	.db	1
      000908 09                    4617 	.db	9
      000909 00 01                 4618 	.dw	1+Sstm8s_tim2$TIM2_ClearITPendingBit$587-Sstm8s_tim2$TIM2_ClearITPendingBit$586
      00090B 00                    4619 	.db	0
      00090C 01                    4620 	.uleb128	1
      00090D 01                    4621 	.db	1
      00090E 00                    4622 	.db	0
      00090F 05                    4623 	.uleb128	5
      000910 02                    4624 	.db	2
      000911 00 00r05r1D           4625 	.dw	0,(Sstm8s_tim2$TI1_Config$589)
      000915 03                    4626 	.db	3
      000916 9C 09                 4627 	.sleb128	1180
      000918 01                    4628 	.db	1
      000919 09                    4629 	.db	9
      00091A 00 01                 4630 	.dw	Sstm8s_tim2$TI1_Config$592-Sstm8s_tim2$TI1_Config$589
      00091C 03                    4631 	.db	3
      00091D 05                    4632 	.sleb128	5
      00091E 01                    4633 	.db	1
      00091F 09                    4634 	.db	9
      000920 00 08                 4635 	.dw	Sstm8s_tim2$TI1_Config$593-Sstm8s_tim2$TI1_Config$592
      000922 03                    4636 	.db	3
      000923 03                    4637 	.sleb128	3
      000924 01                    4638 	.db	1
      000925 09                    4639 	.db	9
      000926 00 07                 4640 	.dw	Sstm8s_tim2$TI1_Config$594-Sstm8s_tim2$TI1_Config$593
      000928 03                    4641 	.db	3
      000929 01                    4642 	.sleb128	1
      00092A 01                    4643 	.db	1
      00092B 09                    4644 	.db	9
      00092C 00 0C                 4645 	.dw	Sstm8s_tim2$TI1_Config$595-Sstm8s_tim2$TI1_Config$594
      00092E 03                    4646 	.db	3
      00092F 7C                    4647 	.sleb128	-4
      000930 01                    4648 	.db	1
      000931 09                    4649 	.db	9
      000932 00 03                 4650 	.dw	Sstm8s_tim2$TI1_Config$596-Sstm8s_tim2$TI1_Config$595
      000934 03                    4651 	.db	3
      000935 07                    4652 	.sleb128	7
      000936 01                    4653 	.db	1
      000937 09                    4654 	.db	9
      000938 00 07                 4655 	.dw	Sstm8s_tim2$TI1_Config$598-Sstm8s_tim2$TI1_Config$596
      00093A 03                    4656 	.db	3
      00093B 02                    4657 	.sleb128	2
      00093C 01                    4658 	.db	1
      00093D 09                    4659 	.db	9
      00093E 00 08                 4660 	.dw	Sstm8s_tim2$TI1_Config$601-Sstm8s_tim2$TI1_Config$598
      000940 03                    4661 	.db	3
      000941 04                    4662 	.sleb128	4
      000942 01                    4663 	.db	1
      000943 09                    4664 	.db	9
      000944 00 05                 4665 	.dw	Sstm8s_tim2$TI1_Config$603-Sstm8s_tim2$TI1_Config$601
      000946 03                    4666 	.db	3
      000947 03                    4667 	.sleb128	3
      000948 01                    4668 	.db	1
      000949 09                    4669 	.db	9
      00094A 00 08                 4670 	.dw	Sstm8s_tim2$TI1_Config$604-Sstm8s_tim2$TI1_Config$603
      00094C 03                    4671 	.db	3
      00094D 01                    4672 	.sleb128	1
      00094E 01                    4673 	.db	1
      00094F 09                    4674 	.db	9
      000950 00 02                 4675 	.dw	1+Sstm8s_tim2$TI1_Config$606-Sstm8s_tim2$TI1_Config$604
      000952 00                    4676 	.db	0
      000953 01                    4677 	.uleb128	1
      000954 01                    4678 	.db	1
      000955 00                    4679 	.db	0
      000956 05                    4680 	.uleb128	5
      000957 02                    4681 	.db	2
      000958 00 00r05r5A           4682 	.dw	0,(Sstm8s_tim2$TI2_Config$608)
      00095C 03                    4683 	.db	3
      00095D C4 09                 4684 	.sleb128	1220
      00095F 01                    4685 	.db	1
      000960 09                    4686 	.db	9
      000961 00 01                 4687 	.dw	Sstm8s_tim2$TI2_Config$611-Sstm8s_tim2$TI2_Config$608
      000963 03                    4688 	.db	3
      000964 05                    4689 	.sleb128	5
      000965 01                    4690 	.db	1
      000966 09                    4691 	.db	9
      000967 00 08                 4692 	.dw	Sstm8s_tim2$TI2_Config$612-Sstm8s_tim2$TI2_Config$611
      000969 03                    4693 	.db	3
      00096A 03                    4694 	.sleb128	3
      00096B 01                    4695 	.db	1
      00096C 09                    4696 	.db	9
      00096D 00 07                 4697 	.dw	Sstm8s_tim2$TI2_Config$613-Sstm8s_tim2$TI2_Config$612
      00096F 03                    4698 	.db	3
      000970 01                    4699 	.sleb128	1
      000971 01                    4700 	.db	1
      000972 09                    4701 	.db	9
      000973 00 0C                 4702 	.dw	Sstm8s_tim2$TI2_Config$614-Sstm8s_tim2$TI2_Config$613
      000975 03                    4703 	.db	3
      000976 7C                    4704 	.sleb128	-4
      000977 01                    4705 	.db	1
      000978 09                    4706 	.db	9
      000979 00 03                 4707 	.dw	Sstm8s_tim2$TI2_Config$615-Sstm8s_tim2$TI2_Config$614
      00097B 03                    4708 	.db	3
      00097C 08                    4709 	.sleb128	8
      00097D 01                    4710 	.db	1
      00097E 09                    4711 	.db	9
      00097F 00 07                 4712 	.dw	Sstm8s_tim2$TI2_Config$617-Sstm8s_tim2$TI2_Config$615
      000981 03                    4713 	.db	3
      000982 02                    4714 	.sleb128	2
      000983 01                    4715 	.db	1
      000984 09                    4716 	.db	9
      000985 00 08                 4717 	.dw	Sstm8s_tim2$TI2_Config$620-Sstm8s_tim2$TI2_Config$617
      000987 03                    4718 	.db	3
      000988 04                    4719 	.sleb128	4
      000989 01                    4720 	.db	1
      00098A 09                    4721 	.db	9
      00098B 00 05                 4722 	.dw	Sstm8s_tim2$TI2_Config$622-Sstm8s_tim2$TI2_Config$620
      00098D 03                    4723 	.db	3
      00098E 04                    4724 	.sleb128	4
      00098F 01                    4725 	.db	1
      000990 09                    4726 	.db	9
      000991 00 08                 4727 	.dw	Sstm8s_tim2$TI2_Config$623-Sstm8s_tim2$TI2_Config$622
      000993 03                    4728 	.db	3
      000994 01                    4729 	.sleb128	1
      000995 01                    4730 	.db	1
      000996 09                    4731 	.db	9
      000997 00 02                 4732 	.dw	1+Sstm8s_tim2$TI2_Config$625-Sstm8s_tim2$TI2_Config$623
      000999 00                    4733 	.db	0
      00099A 01                    4734 	.uleb128	1
      00099B 01                    4735 	.db	1
      00099C 00                    4736 	.db	0
      00099D 05                    4737 	.uleb128	5
      00099E 02                    4738 	.db	2
      00099F 00 00r05r97           4739 	.dw	0,(Sstm8s_tim2$TI3_Config$627)
      0009A3 03                    4740 	.db	3
      0009A4 EC 09                 4741 	.sleb128	1260
      0009A6 01                    4742 	.db	1
      0009A7 09                    4743 	.db	9
      0009A8 00 01                 4744 	.dw	Sstm8s_tim2$TI3_Config$630-Sstm8s_tim2$TI3_Config$627
      0009AA 03                    4745 	.db	3
      0009AB 04                    4746 	.sleb128	4
      0009AC 01                    4747 	.db	1
      0009AD 09                    4748 	.db	9
      0009AE 00 08                 4749 	.dw	Sstm8s_tim2$TI3_Config$631-Sstm8s_tim2$TI3_Config$630
      0009B0 03                    4750 	.db	3
      0009B1 03                    4751 	.sleb128	3
      0009B2 01                    4752 	.db	1
      0009B3 09                    4753 	.db	9
      0009B4 00 07                 4754 	.dw	Sstm8s_tim2$TI3_Config$632-Sstm8s_tim2$TI3_Config$631
      0009B6 03                    4755 	.db	3
      0009B7 01                    4756 	.sleb128	1
      0009B8 01                    4757 	.db	1
      0009B9 09                    4758 	.db	9
      0009BA 00 0C                 4759 	.dw	Sstm8s_tim2$TI3_Config$633-Sstm8s_tim2$TI3_Config$632
      0009BC 03                    4760 	.db	3
      0009BD 7C                    4761 	.sleb128	-4
      0009BE 01                    4762 	.db	1
      0009BF 09                    4763 	.db	9
      0009C0 00 03                 4764 	.dw	Sstm8s_tim2$TI3_Config$634-Sstm8s_tim2$TI3_Config$633
      0009C2 03                    4765 	.db	3
      0009C3 08                    4766 	.sleb128	8
      0009C4 01                    4767 	.db	1
      0009C5 09                    4768 	.db	9
      0009C6 00 07                 4769 	.dw	Sstm8s_tim2$TI3_Config$636-Sstm8s_tim2$TI3_Config$634
      0009C8 03                    4770 	.db	3
      0009C9 02                    4771 	.sleb128	2
      0009CA 01                    4772 	.db	1
      0009CB 09                    4773 	.db	9
      0009CC 00 08                 4774 	.dw	Sstm8s_tim2$TI3_Config$639-Sstm8s_tim2$TI3_Config$636
      0009CE 03                    4775 	.db	3
      0009CF 04                    4776 	.sleb128	4
      0009D0 01                    4777 	.db	1
      0009D1 09                    4778 	.db	9
      0009D2 00 05                 4779 	.dw	Sstm8s_tim2$TI3_Config$641-Sstm8s_tim2$TI3_Config$639
      0009D4 03                    4780 	.db	3
      0009D5 03                    4781 	.sleb128	3
      0009D6 01                    4782 	.db	1
      0009D7 09                    4783 	.db	9
      0009D8 00 08                 4784 	.dw	Sstm8s_tim2$TI3_Config$642-Sstm8s_tim2$TI3_Config$641
      0009DA 03                    4785 	.db	3
      0009DB 01                    4786 	.sleb128	1
      0009DC 01                    4787 	.db	1
      0009DD 09                    4788 	.db	9
      0009DE 00 02                 4789 	.dw	1+Sstm8s_tim2$TI3_Config$644-Sstm8s_tim2$TI3_Config$642
      0009E0 00                    4790 	.db	0
      0009E1 01                    4791 	.uleb128	1
      0009E2 01                    4792 	.db	1
      0009E3                       4793 Ldebug_line_end:
                                   4794 
                                   4795 	.area .debug_loc (NOLOAD)
      000000                       4796 Ldebug_loc_start:
      000000 00 00r05rD3           4797 	.dw	0,(Sstm8s_tim2$TI3_Config$643)
      000004 00 00r05rD4           4798 	.dw	0,(Sstm8s_tim2$TI3_Config$645)
      000008 00 02                 4799 	.dw	2
      00000A 78                    4800 	.db	120
      00000B 01                    4801 	.sleb128	1
      00000C 00 00r05r98           4802 	.dw	0,(Sstm8s_tim2$TI3_Config$629)
      000010 00 00r05rD3           4803 	.dw	0,(Sstm8s_tim2$TI3_Config$643)
      000014 00 02                 4804 	.dw	2
      000016 78                    4805 	.db	120
      000017 02                    4806 	.sleb128	2
      000018 00 00r05r97           4807 	.dw	0,(Sstm8s_tim2$TI3_Config$628)
      00001C 00 00r05r98           4808 	.dw	0,(Sstm8s_tim2$TI3_Config$629)
      000020 00 02                 4809 	.dw	2
      000022 78                    4810 	.db	120
      000023 01                    4811 	.sleb128	1
      000024 00 00 00 00           4812 	.dw	0,0
      000028 00 00 00 00           4813 	.dw	0,0
      00002C 00 00r05r96           4814 	.dw	0,(Sstm8s_tim2$TI2_Config$624)
      000030 00 00r05r97           4815 	.dw	0,(Sstm8s_tim2$TI2_Config$626)
      000034 00 02                 4816 	.dw	2
      000036 78                    4817 	.db	120
      000037 01                    4818 	.sleb128	1
      000038 00 00r05r5B           4819 	.dw	0,(Sstm8s_tim2$TI2_Config$610)
      00003C 00 00r05r96           4820 	.dw	0,(Sstm8s_tim2$TI2_Config$624)
      000040 00 02                 4821 	.dw	2
      000042 78                    4822 	.db	120
      000043 02                    4823 	.sleb128	2
      000044 00 00r05r5A           4824 	.dw	0,(Sstm8s_tim2$TI2_Config$609)
      000048 00 00r05r5B           4825 	.dw	0,(Sstm8s_tim2$TI2_Config$610)
      00004C 00 02                 4826 	.dw	2
      00004E 78                    4827 	.db	120
      00004F 01                    4828 	.sleb128	1
      000050 00 00 00 00           4829 	.dw	0,0
      000054 00 00 00 00           4830 	.dw	0,0
      000058 00 00r05r59           4831 	.dw	0,(Sstm8s_tim2$TI1_Config$605)
      00005C 00 00r05r5A           4832 	.dw	0,(Sstm8s_tim2$TI1_Config$607)
      000060 00 02                 4833 	.dw	2
      000062 78                    4834 	.db	120
      000063 01                    4835 	.sleb128	1
      000064 00 00r05r1E           4836 	.dw	0,(Sstm8s_tim2$TI1_Config$591)
      000068 00 00r05r59           4837 	.dw	0,(Sstm8s_tim2$TI1_Config$605)
      00006C 00 02                 4838 	.dw	2
      00006E 78                    4839 	.db	120
      00006F 02                    4840 	.sleb128	2
      000070 00 00r05r1D           4841 	.dw	0,(Sstm8s_tim2$TI1_Config$590)
      000074 00 00r05r1E           4842 	.dw	0,(Sstm8s_tim2$TI1_Config$591)
      000078 00 02                 4843 	.dw	2
      00007A 78                    4844 	.db	120
      00007B 01                    4845 	.sleb128	1
      00007C 00 00 00 00           4846 	.dw	0,0
      000080 00 00 00 00           4847 	.dw	0,0
      000084 00 00r05r16           4848 	.dw	0,(Sstm8s_tim2$TIM2_ClearITPendingBit$584)
      000088 00 00r05r1D           4849 	.dw	0,(Sstm8s_tim2$TIM2_ClearITPendingBit$588)
      00008C 00 02                 4850 	.dw	2
      00008E 78                    4851 	.db	120
      00008F 01                    4852 	.sleb128	1
      000090 00 00 00 00           4853 	.dw	0,0
      000094 00 00 00 00           4854 	.dw	0,0
      000098 00 00r05r15           4855 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$580)
      00009C 00 00r05r16           4856 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$582)
      0000A0 00 02                 4857 	.dw	2
      0000A2 78                    4858 	.db	120
      0000A3 01                    4859 	.sleb128	1
      0000A4 00 00r04rF4           4860 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$568)
      0000A8 00 00r05r15           4861 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$580)
      0000AC 00 02                 4862 	.dw	2
      0000AE 78                    4863 	.db	120
      0000AF 02                    4864 	.sleb128	2
      0000B0 00 00r04rF3           4865 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$567)
      0000B4 00 00r04rF4           4866 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$568)
      0000B8 00 02                 4867 	.dw	2
      0000BA 78                    4868 	.db	120
      0000BB 01                    4869 	.sleb128	1
      0000BC 00 00 00 00           4870 	.dw	0,0
      0000C0 00 00 00 00           4871 	.dw	0,0
      0000C4 00 00r04rE8           4872 	.dw	0,(Sstm8s_tim2$TIM2_ClearFlag$560)
      0000C8 00 00r04rF3           4873 	.dw	0,(Sstm8s_tim2$TIM2_ClearFlag$565)
      0000CC 00 02                 4874 	.dw	2
      0000CE 78                    4875 	.db	120
      0000CF 01                    4876 	.sleb128	1
      0000D0 00 00 00 00           4877 	.dw	0,0
      0000D4 00 00 00 00           4878 	.dw	0,0
      0000D8 00 00r04rE7           4879 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$556)
      0000DC 00 00r04rE8           4880 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$558)
      0000E0 00 02                 4881 	.dw	2
      0000E2 78                    4882 	.db	120
      0000E3 01                    4883 	.sleb128	1
      0000E4 00 00r04rD7           4884 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$547)
      0000E8 00 00r04rE7           4885 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$556)
      0000EC 00 02                 4886 	.dw	2
      0000EE 78                    4887 	.db	120
      0000EF 02                    4888 	.sleb128	2
      0000F0 00 00r04rD4           4889 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$546)
      0000F4 00 00r04rD7           4890 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$547)
      0000F8 00 02                 4891 	.dw	2
      0000FA 78                    4892 	.db	120
      0000FB 04                    4893 	.sleb128	4
      0000FC 00 00r04rC2           4894 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$542)
      000100 00 00r04rD4           4895 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$546)
      000104 00 02                 4896 	.dw	2
      000106 78                    4897 	.db	120
      000107 02                    4898 	.sleb128	2
      000108 00 00r04rC1           4899 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$541)
      00010C 00 00r04rC2           4900 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$542)
      000110 00 02                 4901 	.dw	2
      000112 78                    4902 	.db	120
      000113 01                    4903 	.sleb128	1
      000114 00 00 00 00           4904 	.dw	0,0
      000118 00 00 00 00           4905 	.dw	0,0
      00011C 00 00r04rBD           4906 	.dw	0,(Sstm8s_tim2$TIM2_GetPrescaler$535)
      000120 00 00r04rC1           4907 	.dw	0,(Sstm8s_tim2$TIM2_GetPrescaler$539)
      000124 00 02                 4908 	.dw	2
      000126 78                    4909 	.db	120
      000127 01                    4910 	.sleb128	1
      000128 00 00 00 00           4911 	.dw	0,0
      00012C 00 00 00 00           4912 	.dw	0,0
      000130 00 00r04rBC           4913 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$531)
      000134 00 00r04rBD           4914 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$533)
      000138 00 02                 4915 	.dw	2
      00013A 78                    4916 	.db	120
      00013B 01                    4917 	.sleb128	1
      00013C 00 00r04rA6           4918 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$527)
      000140 00 00r04rBC           4919 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$531)
      000144 00 02                 4920 	.dw	2
      000146 78                    4921 	.db	120
      000147 05                    4922 	.sleb128	5
      000148 00 00r04rA4           4923 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$526)
      00014C 00 00r04rA6           4924 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$527)
      000150 00 02                 4925 	.dw	2
      000152 78                    4926 	.db	120
      000153 01                    4927 	.sleb128	1
      000154 00 00 00 00           4928 	.dw	0,0
      000158 00 00 00 00           4929 	.dw	0,0
      00015C 00 00r04rA3           4930 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$522)
      000160 00 00r04rA4           4931 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$524)
      000164 00 02                 4932 	.dw	2
      000166 78                    4933 	.db	120
      000167 01                    4934 	.sleb128	1
      000168 00 00r04r9C           4935 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$519)
      00016C 00 00r04rA3           4936 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$522)
      000170 00 02                 4937 	.dw	2
      000172 78                    4938 	.db	120
      000173 03                    4939 	.sleb128	3
      000174 00 00r04r99           4940 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$518)
      000178 00 00r04r9C           4941 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$519)
      00017C 00 02                 4942 	.dw	2
      00017E 78                    4943 	.db	120
      00017F 05                    4944 	.sleb128	5
      000180 00 00r04r8B           4945 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$513)
      000184 00 00r04r99           4946 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$518)
      000188 00 02                 4947 	.dw	2
      00018A 78                    4948 	.db	120
      00018B 03                    4949 	.sleb128	3
      00018C 00 00r04r8A           4950 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$512)
      000190 00 00r04r8B           4951 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$513)
      000194 00 02                 4952 	.dw	2
      000196 78                    4953 	.db	120
      000197 01                    4954 	.sleb128	1
      000198 00 00 00 00           4955 	.dw	0,0
      00019C 00 00 00 00           4956 	.dw	0,0
      0001A0 00 00r04r89           4957 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$508)
      0001A4 00 00r04r8A           4958 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$510)
      0001A8 00 02                 4959 	.dw	2
      0001AA 78                    4960 	.db	120
      0001AB 01                    4961 	.sleb128	1
      0001AC 00 00r04r82           4962 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$505)
      0001B0 00 00r04r89           4963 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$508)
      0001B4 00 02                 4964 	.dw	2
      0001B6 78                    4965 	.db	120
      0001B7 03                    4966 	.sleb128	3
      0001B8 00 00r04r7F           4967 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$504)
      0001BC 00 00r04r82           4968 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$505)
      0001C0 00 02                 4969 	.dw	2
      0001C2 78                    4970 	.db	120
      0001C3 05                    4971 	.sleb128	5
      0001C4 00 00r04r71           4972 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$499)
      0001C8 00 00r04r7F           4973 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$504)
      0001CC 00 02                 4974 	.dw	2
      0001CE 78                    4975 	.db	120
      0001CF 03                    4976 	.sleb128	3
      0001D0 00 00r04r70           4977 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$498)
      0001D4 00 00r04r71           4978 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$499)
      0001D8 00 02                 4979 	.dw	2
      0001DA 78                    4980 	.db	120
      0001DB 01                    4981 	.sleb128	1
      0001DC 00 00 00 00           4982 	.dw	0,0
      0001E0 00 00 00 00           4983 	.dw	0,0
      0001E4 00 00r04r6F           4984 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$494)
      0001E8 00 00r04r70           4985 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$496)
      0001EC 00 02                 4986 	.dw	2
      0001EE 78                    4987 	.db	120
      0001EF 01                    4988 	.sleb128	1
      0001F0 00 00r04r68           4989 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$491)
      0001F4 00 00r04r6F           4990 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$494)
      0001F8 00 02                 4991 	.dw	2
      0001FA 78                    4992 	.db	120
      0001FB 03                    4993 	.sleb128	3
      0001FC 00 00r04r65           4994 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$490)
      000200 00 00r04r68           4995 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$491)
      000204 00 02                 4996 	.dw	2
      000206 78                    4997 	.db	120
      000207 05                    4998 	.sleb128	5
      000208 00 00r04r57           4999 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$485)
      00020C 00 00r04r65           5000 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$490)
      000210 00 02                 5001 	.dw	2
      000212 78                    5002 	.db	120
      000213 03                    5003 	.sleb128	3
      000214 00 00r04r56           5004 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$484)
      000218 00 00r04r57           5005 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$485)
      00021C 00 02                 5006 	.dw	2
      00021E 78                    5007 	.db	120
      00021F 01                    5008 	.sleb128	1
      000220 00 00 00 00           5009 	.dw	0,0
      000224 00 00 00 00           5010 	.dw	0,0
      000228 00 00r04r4B           5011 	.dw	0,(Sstm8s_tim2$TIM2_SetIC3Prescaler$477)
      00022C 00 00r04r56           5012 	.dw	0,(Sstm8s_tim2$TIM2_SetIC3Prescaler$482)
      000230 00 02                 5013 	.dw	2
      000232 78                    5014 	.db	120
      000233 01                    5015 	.sleb128	1
      000234 00 00 00 00           5016 	.dw	0,0
      000238 00 00 00 00           5017 	.dw	0,0
      00023C 00 00r04r40           5018 	.dw	0,(Sstm8s_tim2$TIM2_SetIC2Prescaler$470)
      000240 00 00r04r4B           5019 	.dw	0,(Sstm8s_tim2$TIM2_SetIC2Prescaler$475)
      000244 00 02                 5020 	.dw	2
      000246 78                    5021 	.db	120
      000247 01                    5022 	.sleb128	1
      000248 00 00 00 00           5023 	.dw	0,0
      00024C 00 00 00 00           5024 	.dw	0,0
      000250 00 00r04r35           5025 	.dw	0,(Sstm8s_tim2$TIM2_SetIC1Prescaler$463)
      000254 00 00r04r40           5026 	.dw	0,(Sstm8s_tim2$TIM2_SetIC1Prescaler$468)
      000258 00 02                 5027 	.dw	2
      00025A 78                    5028 	.db	120
      00025B 01                    5029 	.sleb128	1
      00025C 00 00 00 00           5030 	.dw	0,0
      000260 00 00 00 00           5031 	.dw	0,0
      000264 00 00r04r29           5032 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare3$456)
      000268 00 00r04r35           5033 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare3$461)
      00026C 00 02                 5034 	.dw	2
      00026E 78                    5035 	.db	120
      00026F 01                    5036 	.sleb128	1
      000270 00 00 00 00           5037 	.dw	0,0
      000274 00 00 00 00           5038 	.dw	0,0
      000278 00 00r04r1D           5039 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare2$449)
      00027C 00 00r04r29           5040 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare2$454)
      000280 00 02                 5041 	.dw	2
      000282 78                    5042 	.db	120
      000283 01                    5043 	.sleb128	1
      000284 00 00 00 00           5044 	.dw	0,0
      000288 00 00 00 00           5045 	.dw	0,0
      00028C 00 00r04r11           5046 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare1$442)
      000290 00 00r04r1D           5047 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare1$447)
      000294 00 02                 5048 	.dw	2
      000296 78                    5049 	.db	120
      000297 01                    5050 	.sleb128	1
      000298 00 00 00 00           5051 	.dw	0,0
      00029C 00 00 00 00           5052 	.dw	0,0
      0002A0 00 00r04r05           5053 	.dw	0,(Sstm8s_tim2$TIM2_SetAutoreload$435)
      0002A4 00 00r04r11           5054 	.dw	0,(Sstm8s_tim2$TIM2_SetAutoreload$440)
      0002A8 00 02                 5055 	.dw	2
      0002AA 78                    5056 	.db	120
      0002AB 01                    5057 	.sleb128	1
      0002AC 00 00 00 00           5058 	.dw	0,0
      0002B0 00 00 00 00           5059 	.dw	0,0
      0002B4 00 00r03rF9           5060 	.dw	0,(Sstm8s_tim2$TIM2_SetCounter$428)
      0002B8 00 00r04r05           5061 	.dw	0,(Sstm8s_tim2$TIM2_SetCounter$433)
      0002BC 00 02                 5062 	.dw	2
      0002BE 78                    5063 	.db	120
      0002BF 01                    5064 	.sleb128	1
      0002C0 00 00 00 00           5065 	.dw	0,0
      0002C4 00 00 00 00           5066 	.dw	0,0
      0002C8 00 00r03rD1           5067 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$413)
      0002CC 00 00r03rF9           5068 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$426)
      0002D0 00 02                 5069 	.dw	2
      0002D2 78                    5070 	.db	120
      0002D3 01                    5071 	.sleb128	1
      0002D4 00 00r03rAA           5072 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$405)
      0002D8 00 00r03rD1           5073 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$413)
      0002DC 00 02                 5074 	.dw	2
      0002DE 78                    5075 	.db	120
      0002DF 01                    5076 	.sleb128	1
      0002E0 00 00 00 00           5077 	.dw	0,0
      0002E4 00 00 00 00           5078 	.dw	0,0
      0002E8 00 00r03r78           5079 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$382)
      0002EC 00 00r03rAA           5080 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$403)
      0002F0 00 02                 5081 	.dw	2
      0002F2 78                    5082 	.db	120
      0002F3 01                    5083 	.sleb128	1
      0002F4 00 00r03r4C           5084 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$370)
      0002F8 00 00r03r78           5085 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$382)
      0002FC 00 02                 5086 	.dw	2
      0002FE 78                    5087 	.db	120
      0002FF 01                    5088 	.sleb128	1
      000300 00 00 00 00           5089 	.dw	0,0
      000304 00 00 00 00           5090 	.dw	0,0
      000308 00 00r03r34           5091 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$357)
      00030C 00 00r03r4C           5092 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$368)
      000310 00 02                 5093 	.dw	2
      000312 78                    5094 	.db	120
      000313 01                    5095 	.sleb128	1
      000314 00 00 00 00           5096 	.dw	0,0
      000318 00 00 00 00           5097 	.dw	0,0
      00031C 00 00r03r1C           5098 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$344)
      000320 00 00r03r34           5099 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$355)
      000324 00 02                 5100 	.dw	2
      000326 78                    5101 	.db	120
      000327 01                    5102 	.sleb128	1
      000328 00 00 00 00           5103 	.dw	0,0
      00032C 00 00 00 00           5104 	.dw	0,0
      000330 00 00r03r04           5105 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$331)
      000334 00 00r03r1C           5106 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$342)
      000338 00 02                 5107 	.dw	2
      00033A 78                    5108 	.db	120
      00033B 01                    5109 	.sleb128	1
      00033C 00 00 00 00           5110 	.dw	0,0
      000340 00 00 00 00           5111 	.dw	0,0
      000344 00 00r02rFD           5112 	.dw	0,(Sstm8s_tim2$TIM2_GenerateEvent$325)
      000348 00 00r03r04           5113 	.dw	0,(Sstm8s_tim2$TIM2_GenerateEvent$329)
      00034C 00 02                 5114 	.dw	2
      00034E 78                    5115 	.db	120
      00034F 01                    5116 	.sleb128	1
      000350 00 00 00 00           5117 	.dw	0,0
      000354 00 00 00 00           5118 	.dw	0,0
      000358 00 00r02rE5           5119 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$312)
      00035C 00 00r02rFD           5120 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$323)
      000360 00 02                 5121 	.dw	2
      000362 78                    5122 	.db	120
      000363 01                    5123 	.sleb128	1
      000364 00 00 00 00           5124 	.dw	0,0
      000368 00 00 00 00           5125 	.dw	0,0
      00036C 00 00r02rCD           5126 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$299)
      000370 00 00r02rE5           5127 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$310)
      000374 00 02                 5128 	.dw	2
      000376 78                    5129 	.db	120
      000377 01                    5130 	.sleb128	1
      000378 00 00 00 00           5131 	.dw	0,0
      00037C 00 00 00 00           5132 	.dw	0,0
      000380 00 00r02rB5           5133 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$286)
      000384 00 00r02rCD           5134 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$297)
      000388 00 02                 5135 	.dw	2
      00038A 78                    5136 	.db	120
      00038B 01                    5137 	.sleb128	1
      00038C 00 00 00 00           5138 	.dw	0,0
      000390 00 00 00 00           5139 	.dw	0,0
      000394 00 00r02r9D           5140 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$273)
      000398 00 00r02rB5           5141 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$284)
      00039C 00 02                 5142 	.dw	2
      00039E 78                    5143 	.db	120
      00039F 01                    5144 	.sleb128	1
      0003A0 00 00 00 00           5145 	.dw	0,0
      0003A4 00 00 00 00           5146 	.dw	0,0
      0003A8 00 00r02r92           5147 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC3Config$266)
      0003AC 00 00r02r9D           5148 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC3Config$271)
      0003B0 00 02                 5149 	.dw	2
      0003B2 78                    5150 	.db	120
      0003B3 01                    5151 	.sleb128	1
      0003B4 00 00 00 00           5152 	.dw	0,0
      0003B8 00 00 00 00           5153 	.dw	0,0
      0003BC 00 00r02r87           5154 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC2Config$259)
      0003C0 00 00r02r92           5155 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC2Config$264)
      0003C4 00 02                 5156 	.dw	2
      0003C6 78                    5157 	.db	120
      0003C7 01                    5158 	.sleb128	1
      0003C8 00 00 00 00           5159 	.dw	0,0
      0003CC 00 00 00 00           5160 	.dw	0,0
      0003D0 00 00r02r7C           5161 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC1Config$252)
      0003D4 00 00r02r87           5162 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC1Config$257)
      0003D8 00 02                 5163 	.dw	2
      0003DA 78                    5164 	.db	120
      0003DB 01                    5165 	.sleb128	1
      0003DC 00 00 00 00           5166 	.dw	0,0
      0003E0 00 00 00 00           5167 	.dw	0,0
      0003E4 00 00r02r6F           5168 	.dw	0,(Sstm8s_tim2$TIM2_PrescalerConfig$245)
      0003E8 00 00r02r7C           5169 	.dw	0,(Sstm8s_tim2$TIM2_PrescalerConfig$250)
      0003EC 00 02                 5170 	.dw	2
      0003EE 78                    5171 	.db	120
      0003EF 01                    5172 	.sleb128	1
      0003F0 00 00 00 00           5173 	.dw	0,0
      0003F4 00 00 00 00           5174 	.dw	0,0
      0003F8 00 00r02r57           5175 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$232)
      0003FC 00 00r02r6F           5176 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$243)
      000400 00 02                 5177 	.dw	2
      000402 78                    5178 	.db	120
      000403 01                    5179 	.sleb128	1
      000404 00 00 00 00           5180 	.dw	0,0
      000408 00 00 00 00           5181 	.dw	0,0
      00040C 00 00r02r3F           5182 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$219)
      000410 00 00r02r57           5183 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$230)
      000414 00 02                 5184 	.dw	2
      000416 78                    5185 	.db	120
      000417 01                    5186 	.sleb128	1
      000418 00 00 00 00           5187 	.dw	0,0
      00041C 00 00 00 00           5188 	.dw	0,0
      000420 00 00r02r27           5189 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$206)
      000424 00 00r02r3F           5190 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$217)
      000428 00 02                 5191 	.dw	2
      00042A 78                    5192 	.db	120
      00042B 01                    5193 	.sleb128	1
      00042C 00 00 00 00           5194 	.dw	0,0
      000430 00 00 00 00           5195 	.dw	0,0
      000434 00 00r02r26           5196 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$202)
      000438 00 00r02r27           5197 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$204)
      00043C 00 02                 5198 	.dw	2
      00043E 78                    5199 	.db	120
      00043F 01                    5200 	.sleb128	1
      000440 00 00r02r20           5201 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$199)
      000444 00 00r02r26           5202 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$202)
      000448 00 02                 5203 	.dw	2
      00044A 78                    5204 	.db	120
      00044B 02                    5205 	.sleb128	2
      00044C 00 00r02r1A           5206 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$198)
      000450 00 00r02r20           5207 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$199)
      000454 00 02                 5208 	.dw	2
      000456 78                    5209 	.db	120
      000457 03                    5210 	.sleb128	3
      000458 00 00r02r07           5211 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$190)
      00045C 00 00r02r1A           5212 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$198)
      000460 00 02                 5213 	.dw	2
      000462 78                    5214 	.db	120
      000463 02                    5215 	.sleb128	2
      000464 00 00r02r06           5216 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$189)
      000468 00 00r02r07           5217 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$190)
      00046C 00 02                 5218 	.dw	2
      00046E 78                    5219 	.db	120
      00046F 01                    5220 	.sleb128	1
      000470 00 00 00 00           5221 	.dw	0,0
      000474 00 00 00 00           5222 	.dw	0,0
      000478 00 00r01rEE           5223 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$176)
      00047C 00 00r02r06           5224 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$187)
      000480 00 02                 5225 	.dw	2
      000482 78                    5226 	.db	120
      000483 01                    5227 	.sleb128	1
      000484 00 00 00 00           5228 	.dw	0,0
      000488 00 00 00 00           5229 	.dw	0,0
      00048C 00 00r01rED           5230 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$172)
      000490 00 00r01rEE           5231 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$174)
      000494 00 02                 5232 	.dw	2
      000496 78                    5233 	.db	120
      000497 01                    5234 	.sleb128	1
      000498 00 00r01rEC           5235 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$169)
      00049C 00 00r01rED           5236 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$172)
      0004A0 00 02                 5237 	.dw	2
      0004A2 78                    5238 	.db	120
      0004A3 03                    5239 	.sleb128	3
      0004A4 00 00r01rE8           5240 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$168)
      0004A8 00 00r01rEC           5241 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$169)
      0004AC 00 02                 5242 	.dw	2
      0004AE 78                    5243 	.db	120
      0004AF 04                    5244 	.sleb128	4
      0004B0 00 00r01rE5           5245 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$166)
      0004B4 00 00r01rE8           5246 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$168)
      0004B8 00 02                 5247 	.dw	2
      0004BA 78                    5248 	.db	120
      0004BB 03                    5249 	.sleb128	3
      0004BC 00 00r01rE0           5250 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$165)
      0004C0 00 00r01rE5           5251 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$166)
      0004C4 00 02                 5252 	.dw	2
      0004C6 78                    5253 	.db	120
      0004C7 06                    5254 	.sleb128	6
      0004C8 00 00r01rDD           5255 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$164)
      0004CC 00 00r01rE0           5256 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$165)
      0004D0 00 02                 5257 	.dw	2
      0004D2 78                    5258 	.db	120
      0004D3 05                    5259 	.sleb128	5
      0004D4 00 00r01rDA           5260 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$163)
      0004D8 00 00r01rDD           5261 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$164)
      0004DC 00 02                 5262 	.dw	2
      0004DE 78                    5263 	.db	120
      0004DF 04                    5264 	.sleb128	4
      0004E0 00 00r01rD7           5265 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$161)
      0004E4 00 00r01rDA           5266 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$163)
      0004E8 00 02                 5267 	.dw	2
      0004EA 78                    5268 	.db	120
      0004EB 03                    5269 	.sleb128	3
      0004EC 00 00r01rD3           5270 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$160)
      0004F0 00 00r01rD7           5271 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$161)
      0004F4 00 02                 5272 	.dw	2
      0004F6 78                    5273 	.db	120
      0004F7 04                    5274 	.sleb128	4
      0004F8 00 00r01rD0           5275 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$158)
      0004FC 00 00r01rD3           5276 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$160)
      000500 00 02                 5277 	.dw	2
      000502 78                    5278 	.db	120
      000503 03                    5279 	.sleb128	3
      000504 00 00r01rCB           5280 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$157)
      000508 00 00r01rD0           5281 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$158)
      00050C 00 02                 5282 	.dw	2
      00050E 78                    5283 	.db	120
      00050F 06                    5284 	.sleb128	6
      000510 00 00r01rC8           5285 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$156)
      000514 00 00r01rCB           5286 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$157)
      000518 00 02                 5287 	.dw	2
      00051A 78                    5288 	.db	120
      00051B 05                    5289 	.sleb128	5
      00051C 00 00r01rC5           5290 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$155)
      000520 00 00r01rC8           5291 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$156)
      000524 00 02                 5292 	.dw	2
      000526 78                    5293 	.db	120
      000527 04                    5294 	.sleb128	4
      000528 00 00r01rBF           5295 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$151)
      00052C 00 00r01rC5           5296 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$155)
      000530 00 02                 5297 	.dw	2
      000532 78                    5298 	.db	120
      000533 03                    5299 	.sleb128	3
      000534 00 00r01rBB           5300 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$150)
      000538 00 00r01rBF           5301 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$151)
      00053C 00 02                 5302 	.dw	2
      00053E 78                    5303 	.db	120
      00053F 04                    5304 	.sleb128	4
      000540 00 00r01rB8           5305 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$148)
      000544 00 00r01rBB           5306 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$150)
      000548 00 02                 5307 	.dw	2
      00054A 78                    5308 	.db	120
      00054B 03                    5309 	.sleb128	3
      00054C 00 00r01rB3           5310 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$147)
      000550 00 00r01rB8           5311 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$148)
      000554 00 02                 5312 	.dw	2
      000556 78                    5313 	.db	120
      000557 06                    5314 	.sleb128	6
      000558 00 00r01rB0           5315 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$146)
      00055C 00 00r01rB3           5316 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$147)
      000560 00 02                 5317 	.dw	2
      000562 78                    5318 	.db	120
      000563 05                    5319 	.sleb128	5
      000564 00 00r01rAD           5320 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$145)
      000568 00 00r01rB0           5321 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$146)
      00056C 00 02                 5322 	.dw	2
      00056E 78                    5323 	.db	120
      00056F 04                    5324 	.sleb128	4
      000570 00 00r01rAA           5325 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$143)
      000574 00 00r01rAD           5326 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$145)
      000578 00 02                 5327 	.dw	2
      00057A 78                    5328 	.db	120
      00057B 03                    5329 	.sleb128	3
      00057C 00 00r01rA6           5330 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$142)
      000580 00 00r01rAA           5331 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$143)
      000584 00 02                 5332 	.dw	2
      000586 78                    5333 	.db	120
      000587 04                    5334 	.sleb128	4
      000588 00 00r01rA3           5335 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$140)
      00058C 00 00r01rA6           5336 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$142)
      000590 00 02                 5337 	.dw	2
      000592 78                    5338 	.db	120
      000593 03                    5339 	.sleb128	3
      000594 00 00r01r9E           5340 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$139)
      000598 00 00r01rA3           5341 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$140)
      00059C 00 02                 5342 	.dw	2
      00059E 78                    5343 	.db	120
      00059F 06                    5344 	.sleb128	6
      0005A0 00 00r01r9B           5345 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$138)
      0005A4 00 00r01r9E           5346 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$139)
      0005A8 00 02                 5347 	.dw	2
      0005AA 78                    5348 	.db	120
      0005AB 05                    5349 	.sleb128	5
      0005AC 00 00r01r98           5350 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$137)
      0005B0 00 00r01r9B           5351 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$138)
      0005B4 00 02                 5352 	.dw	2
      0005B6 78                    5353 	.db	120
      0005B7 04                    5354 	.sleb128	4
      0005B8 00 00r01r83           5355 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$127)
      0005BC 00 00r01r98           5356 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$137)
      0005C0 00 02                 5357 	.dw	2
      0005C2 78                    5358 	.db	120
      0005C3 03                    5359 	.sleb128	3
      0005C4 00 00r01r6F           5360 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$119)
      0005C8 00 00r01r83           5361 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$127)
      0005CC 00 02                 5362 	.dw	2
      0005CE 78                    5363 	.db	120
      0005CF 03                    5364 	.sleb128	3
      0005D0 00 00r01r66           5365 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$117)
      0005D4 00 00r01r6F           5366 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$119)
      0005D8 00 02                 5367 	.dw	2
      0005DA 78                    5368 	.db	120
      0005DB 03                    5369 	.sleb128	3
      0005DC 00 00r01r65           5370 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$116)
      0005E0 00 00r01r66           5371 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$117)
      0005E4 00 02                 5372 	.dw	2
      0005E6 78                    5373 	.db	120
      0005E7 01                    5374 	.sleb128	1
      0005E8 00 00 00 00           5375 	.dw	0,0
      0005EC 00 00 00 00           5376 	.dw	0,0
      0005F0 00 00r01r64           5377 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$110)
      0005F4 00 00r01r65           5378 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$114)
      0005F8 00 02                 5379 	.dw	2
      0005FA 78                    5380 	.db	120
      0005FB 01                    5381 	.sleb128	1
      0005FC 00 00r01r60           5382 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$109)
      000600 00 00r01r64           5383 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$110)
      000604 00 02                 5384 	.dw	2
      000606 78                    5385 	.db	120
      000607 02                    5386 	.sleb128	2
      000608 00 00r01r5D           5387 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$107)
      00060C 00 00r01r60           5388 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$109)
      000610 00 02                 5389 	.dw	2
      000612 78                    5390 	.db	120
      000613 01                    5391 	.sleb128	1
      000614 00 00r01r58           5392 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$106)
      000618 00 00r01r5D           5393 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$107)
      00061C 00 02                 5394 	.dw	2
      00061E 78                    5395 	.db	120
      00061F 04                    5396 	.sleb128	4
      000620 00 00r01r55           5397 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$105)
      000624 00 00r01r58           5398 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$106)
      000628 00 02                 5399 	.dw	2
      00062A 78                    5400 	.db	120
      00062B 03                    5401 	.sleb128	3
      00062C 00 00r01r52           5402 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$104)
      000630 00 00r01r55           5403 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$105)
      000634 00 02                 5404 	.dw	2
      000636 78                    5405 	.db	120
      000637 02                    5406 	.sleb128	2
      000638 00 00r01r4C           5407 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$100)
      00063C 00 00r01r52           5408 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$104)
      000640 00 02                 5409 	.dw	2
      000642 78                    5410 	.db	120
      000643 01                    5411 	.sleb128	1
      000644 00 00r01r48           5412 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$99)
      000648 00 00r01r4C           5413 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$100)
      00064C 00 02                 5414 	.dw	2
      00064E 78                    5415 	.db	120
      00064F 02                    5416 	.sleb128	2
      000650 00 00r01r45           5417 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$97)
      000654 00 00r01r48           5418 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$99)
      000658 00 02                 5419 	.dw	2
      00065A 78                    5420 	.db	120
      00065B 01                    5421 	.sleb128	1
      00065C 00 00r01r40           5422 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$96)
      000660 00 00r01r45           5423 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$97)
      000664 00 02                 5424 	.dw	2
      000666 78                    5425 	.db	120
      000667 04                    5426 	.sleb128	4
      000668 00 00r01r3D           5427 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$95)
      00066C 00 00r01r40           5428 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$96)
      000670 00 02                 5429 	.dw	2
      000672 78                    5430 	.db	120
      000673 03                    5431 	.sleb128	3
      000674 00 00r01r3A           5432 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$94)
      000678 00 00r01r3D           5433 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$95)
      00067C 00 02                 5434 	.dw	2
      00067E 78                    5435 	.db	120
      00067F 02                    5436 	.sleb128	2
      000680 00 00r01r37           5437 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$91)
      000684 00 00r01r3A           5438 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$94)
      000688 00 02                 5439 	.dw	2
      00068A 78                    5440 	.db	120
      00068B 01                    5441 	.sleb128	1
      00068C 00 00r01r29           5442 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$88)
      000690 00 00r01r37           5443 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$91)
      000694 00 02                 5444 	.dw	2
      000696 78                    5445 	.db	120
      000697 01                    5446 	.sleb128	1
      000698 00 00r01r25           5447 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$87)
      00069C 00 00r01r29           5448 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$88)
      0006A0 00 02                 5449 	.dw	2
      0006A2 78                    5450 	.db	120
      0006A3 02                    5451 	.sleb128	2
      0006A4 00 00r01r22           5452 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$85)
      0006A8 00 00r01r25           5453 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$87)
      0006AC 00 02                 5454 	.dw	2
      0006AE 78                    5455 	.db	120
      0006AF 01                    5456 	.sleb128	1
      0006B0 00 00r01r1D           5457 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$84)
      0006B4 00 00r01r22           5458 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$85)
      0006B8 00 02                 5459 	.dw	2
      0006BA 78                    5460 	.db	120
      0006BB 04                    5461 	.sleb128	4
      0006BC 00 00r01r1A           5462 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$83)
      0006C0 00 00r01r1D           5463 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$84)
      0006C4 00 02                 5464 	.dw	2
      0006C6 78                    5465 	.db	120
      0006C7 03                    5466 	.sleb128	3
      0006C8 00 00r01r17           5467 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$82)
      0006CC 00 00r01r1A           5468 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$83)
      0006D0 00 02                 5469 	.dw	2
      0006D2 78                    5470 	.db	120
      0006D3 02                    5471 	.sleb128	2
      0006D4 00 00r01r0D           5472 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$78)
      0006D8 00 00r01r17           5473 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$82)
      0006DC 00 02                 5474 	.dw	2
      0006DE 78                    5475 	.db	120
      0006DF 01                    5476 	.sleb128	1
      0006E0 00 00 00 00           5477 	.dw	0,0
      0006E4 00 00 00 00           5478 	.dw	0,0
      0006E8 00 00r01r0C           5479 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$74)
      0006EC 00 00r01r0D           5480 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$76)
      0006F0 00 02                 5481 	.dw	2
      0006F2 78                    5482 	.db	120
      0006F3 01                    5483 	.sleb128	1
      0006F4 00 00r00rD8           5484 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$65)
      0006F8 00 00r01r0C           5485 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$74)
      0006FC 00 02                 5486 	.dw	2
      0006FE 78                    5487 	.db	120
      0006FF 03                    5488 	.sleb128	3
      000700 00 00r00rD7           5489 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$64)
      000704 00 00r00rD8           5490 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$65)
      000708 00 02                 5491 	.dw	2
      00070A 78                    5492 	.db	120
      00070B 01                    5493 	.sleb128	1
      00070C 00 00 00 00           5494 	.dw	0,0
      000710 00 00 00 00           5495 	.dw	0,0
      000714 00 00r00rD6           5496 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$60)
      000718 00 00r00rD7           5497 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$62)
      00071C 00 02                 5498 	.dw	2
      00071E 78                    5499 	.db	120
      00071F 01                    5500 	.sleb128	1
      000720 00 00r00rA2           5501 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$51)
      000724 00 00r00rD6           5502 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$60)
      000728 00 02                 5503 	.dw	2
      00072A 78                    5504 	.db	120
      00072B 03                    5505 	.sleb128	3
      00072C 00 00r00rA1           5506 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$50)
      000730 00 00r00rA2           5507 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$51)
      000734 00 02                 5508 	.dw	2
      000736 78                    5509 	.db	120
      000737 01                    5510 	.sleb128	1
      000738 00 00 00 00           5511 	.dw	0,0
      00073C 00 00 00 00           5512 	.dw	0,0
      000740 00 00r00rA0           5513 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$46)
      000744 00 00r00rA1           5514 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$48)
      000748 00 02                 5515 	.dw	2
      00074A 78                    5516 	.db	120
      00074B 01                    5517 	.sleb128	1
      00074C 00 00r00r6C           5518 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$37)
      000750 00 00r00rA0           5519 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$46)
      000754 00 02                 5520 	.dw	2
      000756 78                    5521 	.db	120
      000757 03                    5522 	.sleb128	3
      000758 00 00r00r6B           5523 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$36)
      00075C 00 00r00r6C           5524 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$37)
      000760 00 02                 5525 	.dw	2
      000762 78                    5526 	.db	120
      000763 01                    5527 	.sleb128	1
      000764 00 00 00 00           5528 	.dw	0,0
      000768 00 00 00 00           5529 	.dw	0,0
      00076C 00 00r00r59           5530 	.dw	0,(Sstm8s_tim2$TIM2_TimeBaseInit$28)
      000770 00 00r00r6B           5531 	.dw	0,(Sstm8s_tim2$TIM2_TimeBaseInit$34)
      000774 00 02                 5532 	.dw	2
      000776 78                    5533 	.db	120
      000777 01                    5534 	.sleb128	1
      000778 00 00 00 00           5535 	.dw	0,0
      00077C 00 00 00 00           5536 	.dw	0,0
      000780 00 00r00r00           5537 	.dw	0,(Sstm8s_tim2$TIM2_DeInit$1)
      000784 00 00r00r59           5538 	.dw	0,(Sstm8s_tim2$TIM2_DeInit$26)
      000788 00 02                 5539 	.dw	2
      00078A 78                    5540 	.db	120
      00078B 01                    5541 	.sleb128	1
      00078C 00 00 00 00           5542 	.dw	0,0
      000790 00 00 00 00           5543 	.dw	0,0
                                   5544 
                                   5545 	.area .debug_abbrev (NOLOAD)
      000000                       5546 Ldebug_abbrev:
      000000 0B                    5547 	.uleb128	11
      000001 2E                    5548 	.uleb128	46
      000002 00                    5549 	.db	0
      000003 03                    5550 	.uleb128	3
      000004 08                    5551 	.uleb128	8
      000005 11                    5552 	.uleb128	17
      000006 01                    5553 	.uleb128	1
      000007 12                    5554 	.uleb128	18
      000008 01                    5555 	.uleb128	1
      000009 3F                    5556 	.uleb128	63
      00000A 0C                    5557 	.uleb128	12
      00000B 40                    5558 	.uleb128	64
      00000C 06                    5559 	.uleb128	6
      00000D 49                    5560 	.uleb128	73
      00000E 13                    5561 	.uleb128	19
      00000F 00                    5562 	.uleb128	0
      000010 00                    5563 	.uleb128	0
      000011 04                    5564 	.uleb128	4
      000012 05                    5565 	.uleb128	5
      000013 00                    5566 	.db	0
      000014 02                    5567 	.uleb128	2
      000015 0A                    5568 	.uleb128	10
      000016 03                    5569 	.uleb128	3
      000017 08                    5570 	.uleb128	8
      000018 49                    5571 	.uleb128	73
      000019 13                    5572 	.uleb128	19
      00001A 00                    5573 	.uleb128	0
      00001B 00                    5574 	.uleb128	0
      00001C 03                    5575 	.uleb128	3
      00001D 2E                    5576 	.uleb128	46
      00001E 01                    5577 	.db	1
      00001F 01                    5578 	.uleb128	1
      000020 13                    5579 	.uleb128	19
      000021 03                    5580 	.uleb128	3
      000022 08                    5581 	.uleb128	8
      000023 11                    5582 	.uleb128	17
      000024 01                    5583 	.uleb128	1
      000025 12                    5584 	.uleb128	18
      000026 01                    5585 	.uleb128	1
      000027 3F                    5586 	.uleb128	63
      000028 0C                    5587 	.uleb128	12
      000029 40                    5588 	.uleb128	64
      00002A 06                    5589 	.uleb128	6
      00002B 00                    5590 	.uleb128	0
      00002C 00                    5591 	.uleb128	0
      00002D 07                    5592 	.uleb128	7
      00002E 34                    5593 	.uleb128	52
      00002F 00                    5594 	.db	0
      000030 02                    5595 	.uleb128	2
      000031 0A                    5596 	.uleb128	10
      000032 03                    5597 	.uleb128	3
      000033 08                    5598 	.uleb128	8
      000034 49                    5599 	.uleb128	73
      000035 13                    5600 	.uleb128	19
      000036 00                    5601 	.uleb128	0
      000037 00                    5602 	.uleb128	0
      000038 0A                    5603 	.uleb128	10
      000039 2E                    5604 	.uleb128	46
      00003A 01                    5605 	.db	1
      00003B 01                    5606 	.uleb128	1
      00003C 13                    5607 	.uleb128	19
      00003D 03                    5608 	.uleb128	3
      00003E 08                    5609 	.uleb128	8
      00003F 11                    5610 	.uleb128	17
      000040 01                    5611 	.uleb128	1
      000041 12                    5612 	.uleb128	18
      000042 01                    5613 	.uleb128	1
      000043 3F                    5614 	.uleb128	63
      000044 0C                    5615 	.uleb128	12
      000045 40                    5616 	.uleb128	64
      000046 06                    5617 	.uleb128	6
      000047 49                    5618 	.uleb128	73
      000048 13                    5619 	.uleb128	19
      000049 00                    5620 	.uleb128	0
      00004A 00                    5621 	.uleb128	0
      00004B 09                    5622 	.uleb128	9
      00004C 0B                    5623 	.uleb128	11
      00004D 01                    5624 	.db	1
      00004E 11                    5625 	.uleb128	17
      00004F 01                    5626 	.uleb128	1
      000050 00                    5627 	.uleb128	0
      000051 00                    5628 	.uleb128	0
      000052 01                    5629 	.uleb128	1
      000053 11                    5630 	.uleb128	17
      000054 01                    5631 	.db	1
      000055 03                    5632 	.uleb128	3
      000056 08                    5633 	.uleb128	8
      000057 10                    5634 	.uleb128	16
      000058 06                    5635 	.uleb128	6
      000059 13                    5636 	.uleb128	19
      00005A 0B                    5637 	.uleb128	11
      00005B 25                    5638 	.uleb128	37
      00005C 08                    5639 	.uleb128	8
      00005D 00                    5640 	.uleb128	0
      00005E 00                    5641 	.uleb128	0
      00005F 06                    5642 	.uleb128	6
      000060 0B                    5643 	.uleb128	11
      000061 00                    5644 	.db	0
      000062 11                    5645 	.uleb128	17
      000063 01                    5646 	.uleb128	1
      000064 12                    5647 	.uleb128	18
      000065 01                    5648 	.uleb128	1
      000066 00                    5649 	.uleb128	0
      000067 00                    5650 	.uleb128	0
      000068 08                    5651 	.uleb128	8
      000069 0B                    5652 	.uleb128	11
      00006A 01                    5653 	.db	1
      00006B 01                    5654 	.uleb128	1
      00006C 13                    5655 	.uleb128	19
      00006D 11                    5656 	.uleb128	17
      00006E 01                    5657 	.uleb128	1
      00006F 00                    5658 	.uleb128	0
      000070 00                    5659 	.uleb128	0
      000071 02                    5660 	.uleb128	2
      000072 2E                    5661 	.uleb128	46
      000073 00                    5662 	.db	0
      000074 03                    5663 	.uleb128	3
      000075 08                    5664 	.uleb128	8
      000076 11                    5665 	.uleb128	17
      000077 01                    5666 	.uleb128	1
      000078 12                    5667 	.uleb128	18
      000079 01                    5668 	.uleb128	1
      00007A 3F                    5669 	.uleb128	63
      00007B 0C                    5670 	.uleb128	12
      00007C 40                    5671 	.uleb128	64
      00007D 06                    5672 	.uleb128	6
      00007E 00                    5673 	.uleb128	0
      00007F 00                    5674 	.uleb128	0
      000080 0C                    5675 	.uleb128	12
      000081 2E                    5676 	.uleb128	46
      000082 01                    5677 	.db	1
      000083 03                    5678 	.uleb128	3
      000084 08                    5679 	.uleb128	8
      000085 11                    5680 	.uleb128	17
      000086 01                    5681 	.uleb128	1
      000087 12                    5682 	.uleb128	18
      000088 01                    5683 	.uleb128	1
      000089 3F                    5684 	.uleb128	63
      00008A 0C                    5685 	.uleb128	12
      00008B 40                    5686 	.uleb128	64
      00008C 06                    5687 	.uleb128	6
      00008D 00                    5688 	.uleb128	0
      00008E 00                    5689 	.uleb128	0
      00008F 05                    5690 	.uleb128	5
      000090 24                    5691 	.uleb128	36
      000091 00                    5692 	.db	0
      000092 03                    5693 	.uleb128	3
      000093 08                    5694 	.uleb128	8
      000094 0B                    5695 	.uleb128	11
      000095 0B                    5696 	.uleb128	11
      000096 3E                    5697 	.uleb128	62
      000097 0B                    5698 	.uleb128	11
      000098 00                    5699 	.uleb128	0
      000099 00                    5700 	.uleb128	0
      00009A 00                    5701 	.uleb128	0
                                   5702 
                                   5703 	.area .debug_info (NOLOAD)
      000000 00 00 10 16           5704 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                       5705 Ldebug_info_start:
      000004 00 02                 5706 	.dw	2
      000006 00 00r00r00           5707 	.dw	0,(Ldebug_abbrev)
      00000A 04                    5708 	.db	4
      00000B 01                    5709 	.uleb128	1
      00000C 2E 2E 2F 53 50 4C 2F  5710 	.ascii "../SPL/src/stm8s_tim2.c"
             73 72 63 2F 73 74 6D
             38 73 5F 74 69 6D 32
             2E 63
      000023 00                    5711 	.db	0
      000024 00 00r00r00           5712 	.dw	0,(Ldebug_line_start+-4)
      000028 01                    5713 	.db	1
      000029 53 44 43 43 20 76 65  5714 	.ascii "SDCC version 4.1.0 #12072"
             72 73 69 6F 6E 20 34
             2E 31 2E 30 20 23 31
             32 30 37 32
      000042 00                    5715 	.db	0
      000043 02                    5716 	.uleb128	2
      000044 54 49 4D 32 5F 44 65  5717 	.ascii "TIM2_DeInit"
             49 6E 69 74
      00004F 00                    5718 	.db	0
      000050 00 00r00r00           5719 	.dw	0,(_TIM2_DeInit)
      000054 00 00r00r59           5720 	.dw	0,(XG$TIM2_DeInit$0$0+1)
      000058 01                    5721 	.db	1
      000059 00 00r07r80           5722 	.dw	0,(Ldebug_loc_start+1920)
      00005D 03                    5723 	.uleb128	3
      00005E 00 00 00 AD           5724 	.dw	0,173
      000062 54 49 4D 32 5F 54 69  5725 	.ascii "TIM2_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000073 00                    5726 	.db	0
      000074 00 00r00r59           5727 	.dw	0,(_TIM2_TimeBaseInit)
      000078 00 00r00r6B           5728 	.dw	0,(XG$TIM2_TimeBaseInit$0$0+1)
      00007C 01                    5729 	.db	1
      00007D 00 00r07r6C           5730 	.dw	0,(Ldebug_loc_start+1900)
      000081 04                    5731 	.uleb128	4
      000082 02                    5732 	.db	2
      000083 91                    5733 	.db	145
      000084 02                    5734 	.sleb128	2
      000085 54 49 4D 32 5F 50 72  5735 	.ascii "TIM2_Prescaler"
             65 73 63 61 6C 65 72
      000093 00                    5736 	.db	0
      000094 00 00 00 AD           5737 	.dw	0,173
      000098 04                    5738 	.uleb128	4
      000099 02                    5739 	.db	2
      00009A 91                    5740 	.db	145
      00009B 03                    5741 	.sleb128	3
      00009C 54 49 4D 32 5F 50 65  5742 	.ascii "TIM2_Period"
             72 69 6F 64
      0000A7 00                    5743 	.db	0
      0000A8 00 00 00 BE           5744 	.dw	0,190
      0000AC 00                    5745 	.uleb128	0
      0000AD 05                    5746 	.uleb128	5
      0000AE 75 6E 73 69 67 6E 65  5747 	.ascii "unsigned char"
             64 20 63 68 61 72
      0000BB 00                    5748 	.db	0
      0000BC 01                    5749 	.db	1
      0000BD 08                    5750 	.db	8
      0000BE 05                    5751 	.uleb128	5
      0000BF 75 6E 73 69 67 6E 65  5752 	.ascii "unsigned int"
             64 20 69 6E 74
      0000CB 00                    5753 	.db	0
      0000CC 02                    5754 	.db	2
      0000CD 07                    5755 	.db	7
      0000CE 03                    5756 	.uleb128	3
      0000CF 00 00 01 46           5757 	.dw	0,326
      0000D3 54 49 4D 32 5F 4F 43  5758 	.ascii "TIM2_OC1Init"
             31 49 6E 69 74
      0000DF 00                    5759 	.db	0
      0000E0 00 00r00r6B           5760 	.dw	0,(_TIM2_OC1Init)
      0000E4 00 00r00rA1           5761 	.dw	0,(XG$TIM2_OC1Init$0$0+1)
      0000E8 01                    5762 	.db	1
      0000E9 00 00r07r40           5763 	.dw	0,(Ldebug_loc_start+1856)
      0000ED 04                    5764 	.uleb128	4
      0000EE 02                    5765 	.db	2
      0000EF 91                    5766 	.db	145
      0000F0 02                    5767 	.sleb128	2
      0000F1 54 49 4D 32 5F 4F 43  5768 	.ascii "TIM2_OCMode"
             4D 6F 64 65
      0000FC 00                    5769 	.db	0
      0000FD 00 00 00 AD           5770 	.dw	0,173
      000101 04                    5771 	.uleb128	4
      000102 02                    5772 	.db	2
      000103 91                    5773 	.db	145
      000104 03                    5774 	.sleb128	3
      000105 54 49 4D 32 5F 4F 75  5775 	.ascii "TIM2_OutputState"
             74 70 75 74 53 74 61
             74 65
      000115 00                    5776 	.db	0
      000116 00 00 00 AD           5777 	.dw	0,173
      00011A 04                    5778 	.uleb128	4
      00011B 02                    5779 	.db	2
      00011C 91                    5780 	.db	145
      00011D 04                    5781 	.sleb128	4
      00011E 54 49 4D 32 5F 50 75  5782 	.ascii "TIM2_Pulse"
             6C 73 65
      000128 00                    5783 	.db	0
      000129 00 00 00 BE           5784 	.dw	0,190
      00012D 04                    5785 	.uleb128	4
      00012E 02                    5786 	.db	2
      00012F 91                    5787 	.db	145
      000130 06                    5788 	.sleb128	6
      000131 54 49 4D 32 5F 4F 43  5789 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000140 00                    5790 	.db	0
      000141 00 00 00 AD           5791 	.dw	0,173
      000145 00                    5792 	.uleb128	0
      000146 03                    5793 	.uleb128	3
      000147 00 00 01 BE           5794 	.dw	0,446
      00014B 54 49 4D 32 5F 4F 43  5795 	.ascii "TIM2_OC2Init"
             32 49 6E 69 74
      000157 00                    5796 	.db	0
      000158 00 00r00rA1           5797 	.dw	0,(_TIM2_OC2Init)
      00015C 00 00r00rD7           5798 	.dw	0,(XG$TIM2_OC2Init$0$0+1)
      000160 01                    5799 	.db	1
      000161 00 00r07r14           5800 	.dw	0,(Ldebug_loc_start+1812)
      000165 04                    5801 	.uleb128	4
      000166 02                    5802 	.db	2
      000167 91                    5803 	.db	145
      000168 02                    5804 	.sleb128	2
      000169 54 49 4D 32 5F 4F 43  5805 	.ascii "TIM2_OCMode"
             4D 6F 64 65
      000174 00                    5806 	.db	0
      000175 00 00 00 AD           5807 	.dw	0,173
      000179 04                    5808 	.uleb128	4
      00017A 02                    5809 	.db	2
      00017B 91                    5810 	.db	145
      00017C 03                    5811 	.sleb128	3
      00017D 54 49 4D 32 5F 4F 75  5812 	.ascii "TIM2_OutputState"
             74 70 75 74 53 74 61
             74 65
      00018D 00                    5813 	.db	0
      00018E 00 00 00 AD           5814 	.dw	0,173
      000192 04                    5815 	.uleb128	4
      000193 02                    5816 	.db	2
      000194 91                    5817 	.db	145
      000195 04                    5818 	.sleb128	4
      000196 54 49 4D 32 5F 50 75  5819 	.ascii "TIM2_Pulse"
             6C 73 65
      0001A0 00                    5820 	.db	0
      0001A1 00 00 00 BE           5821 	.dw	0,190
      0001A5 04                    5822 	.uleb128	4
      0001A6 02                    5823 	.db	2
      0001A7 91                    5824 	.db	145
      0001A8 06                    5825 	.sleb128	6
      0001A9 54 49 4D 32 5F 4F 43  5826 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0001B8 00                    5827 	.db	0
      0001B9 00 00 00 AD           5828 	.dw	0,173
      0001BD 00                    5829 	.uleb128	0
      0001BE 03                    5830 	.uleb128	3
      0001BF 00 00 02 36           5831 	.dw	0,566
      0001C3 54 49 4D 32 5F 4F 43  5832 	.ascii "TIM2_OC3Init"
             33 49 6E 69 74
      0001CF 00                    5833 	.db	0
      0001D0 00 00r00rD7           5834 	.dw	0,(_TIM2_OC3Init)
      0001D4 00 00r01r0D           5835 	.dw	0,(XG$TIM2_OC3Init$0$0+1)
      0001D8 01                    5836 	.db	1
      0001D9 00 00r06rE8           5837 	.dw	0,(Ldebug_loc_start+1768)
      0001DD 04                    5838 	.uleb128	4
      0001DE 02                    5839 	.db	2
      0001DF 91                    5840 	.db	145
      0001E0 02                    5841 	.sleb128	2
      0001E1 54 49 4D 32 5F 4F 43  5842 	.ascii "TIM2_OCMode"
             4D 6F 64 65
      0001EC 00                    5843 	.db	0
      0001ED 00 00 00 AD           5844 	.dw	0,173
      0001F1 04                    5845 	.uleb128	4
      0001F2 02                    5846 	.db	2
      0001F3 91                    5847 	.db	145
      0001F4 03                    5848 	.sleb128	3
      0001F5 54 49 4D 32 5F 4F 75  5849 	.ascii "TIM2_OutputState"
             74 70 75 74 53 74 61
             74 65
      000205 00                    5850 	.db	0
      000206 00 00 00 AD           5851 	.dw	0,173
      00020A 04                    5852 	.uleb128	4
      00020B 02                    5853 	.db	2
      00020C 91                    5854 	.db	145
      00020D 04                    5855 	.sleb128	4
      00020E 54 49 4D 32 5F 50 75  5856 	.ascii "TIM2_Pulse"
             6C 73 65
      000218 00                    5857 	.db	0
      000219 00 00 00 BE           5858 	.dw	0,190
      00021D 04                    5859 	.uleb128	4
      00021E 02                    5860 	.db	2
      00021F 91                    5861 	.db	145
      000220 06                    5862 	.sleb128	6
      000221 54 49 4D 32 5F 4F 43  5863 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      000230 00                    5864 	.db	0
      000231 00 00 00 AD           5865 	.dw	0,173
      000235 00                    5866 	.uleb128	0
      000236 03                    5867 	.uleb128	3
      000237 00 00 02 E5           5868 	.dw	0,741
      00023B 54 49 4D 32 5F 49 43  5869 	.ascii "TIM2_ICInit"
             49 6E 69 74
      000246 00                    5870 	.db	0
      000247 00 00r01r0D           5871 	.dw	0,(_TIM2_ICInit)
      00024B 00 00r01r65           5872 	.dw	0,(XG$TIM2_ICInit$0$0+1)
      00024F 01                    5873 	.db	1
      000250 00 00r05rF0           5874 	.dw	0,(Ldebug_loc_start+1520)
      000254 04                    5875 	.uleb128	4
      000255 02                    5876 	.db	2
      000256 91                    5877 	.db	145
      000257 02                    5878 	.sleb128	2
      000258 54 49 4D 32 5F 43 68  5879 	.ascii "TIM2_Channel"
             61 6E 6E 65 6C
      000264 00                    5880 	.db	0
      000265 00 00 00 AD           5881 	.dw	0,173
      000269 04                    5882 	.uleb128	4
      00026A 02                    5883 	.db	2
      00026B 91                    5884 	.db	145
      00026C 03                    5885 	.sleb128	3
      00026D 54 49 4D 32 5F 49 43  5886 	.ascii "TIM2_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      00027C 00                    5887 	.db	0
      00027D 00 00 00 AD           5888 	.dw	0,173
      000281 04                    5889 	.uleb128	4
      000282 02                    5890 	.db	2
      000283 91                    5891 	.db	145
      000284 04                    5892 	.sleb128	4
      000285 54 49 4D 32 5F 49 43  5893 	.ascii "TIM2_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000295 00                    5894 	.db	0
      000296 00 00 00 AD           5895 	.dw	0,173
      00029A 04                    5896 	.uleb128	4
      00029B 02                    5897 	.db	2
      00029C 91                    5898 	.db	145
      00029D 05                    5899 	.sleb128	5
      00029E 54 49 4D 32 5F 49 43  5900 	.ascii "TIM2_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      0002AE 00                    5901 	.db	0
      0002AF 00 00 00 AD           5902 	.dw	0,173
      0002B3 04                    5903 	.uleb128	4
      0002B4 02                    5904 	.db	2
      0002B5 91                    5905 	.db	145
      0002B6 06                    5906 	.sleb128	6
      0002B7 54 49 4D 32 5F 49 43  5907 	.ascii "TIM2_ICFilter"
             46 69 6C 74 65 72
      0002C4 00                    5908 	.db	0
      0002C5 00 00 00 AD           5909 	.dw	0,173
      0002C9 06                    5910 	.uleb128	6
      0002CA 00 00r01r14           5911 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$80)
      0002CE 00 00r01r29           5912 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$89)
      0002D2 06                    5913 	.uleb128	6
      0002D3 00 00r01r37           5914 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$92)
      0002D7 00 00r01r4C           5915 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$101)
      0002DB 06                    5916 	.uleb128	6
      0002DC 00 00r01r4F           5917 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$102)
      0002E0 00 00r01r64           5918 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$111)
      0002E4 00                    5919 	.uleb128	0
      0002E5 03                    5920 	.uleb128	3
      0002E6 00 00 03 DA           5921 	.dw	0,986
      0002EA 54 49 4D 32 5F 50 57  5922 	.ascii "TIM2_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      0002F9 00                    5923 	.db	0
      0002FA 00 00r01r65           5924 	.dw	0,(_TIM2_PWMIConfig)
      0002FE 00 00r01rEE           5925 	.dw	0,(XG$TIM2_PWMIConfig$0$0+1)
      000302 01                    5926 	.db	1
      000303 00 00r04r8C           5927 	.dw	0,(Ldebug_loc_start+1164)
      000307 04                    5928 	.uleb128	4
      000308 02                    5929 	.db	2
      000309 91                    5930 	.db	145
      00030A 02                    5931 	.sleb128	2
      00030B 54 49 4D 32 5F 43 68  5932 	.ascii "TIM2_Channel"
             61 6E 6E 65 6C
      000317 00                    5933 	.db	0
      000318 00 00 00 AD           5934 	.dw	0,173
      00031C 04                    5935 	.uleb128	4
      00031D 02                    5936 	.db	2
      00031E 91                    5937 	.db	145
      00031F 03                    5938 	.sleb128	3
      000320 54 49 4D 32 5F 49 43  5939 	.ascii "TIM2_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      00032F 00                    5940 	.db	0
      000330 00 00 00 AD           5941 	.dw	0,173
      000334 04                    5942 	.uleb128	4
      000335 02                    5943 	.db	2
      000336 91                    5944 	.db	145
      000337 04                    5945 	.sleb128	4
      000338 54 49 4D 32 5F 49 43  5946 	.ascii "TIM2_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000348 00                    5947 	.db	0
      000349 00 00 00 AD           5948 	.dw	0,173
      00034D 04                    5949 	.uleb128	4
      00034E 02                    5950 	.db	2
      00034F 91                    5951 	.db	145
      000350 05                    5952 	.sleb128	5
      000351 54 49 4D 32 5F 49 43  5953 	.ascii "TIM2_ICPrescaler"
             50 72 65 73 63 61 6C
             65 72
      000361 00                    5954 	.db	0
      000362 00 00 00 AD           5955 	.dw	0,173
      000366 04                    5956 	.uleb128	4
      000367 02                    5957 	.db	2
      000368 91                    5958 	.db	145
      000369 06                    5959 	.sleb128	6
      00036A 54 49 4D 32 5F 49 43  5960 	.ascii "TIM2_ICFilter"
             46 69 6C 74 65 72
      000377 00                    5961 	.db	0
      000378 00 00 00 AD           5962 	.dw	0,173
      00037C 06                    5963 	.uleb128	6
      00037D 00 00r01r6F           5964 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$120)
      000381 00 00r01r73           5965 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$122)
      000385 06                    5966 	.uleb128	6
      000386 00 00r01r76           5967 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$123)
      00038A 00 00r01r78           5968 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$125)
      00038E 06                    5969 	.uleb128	6
      00038F 00 00r01r83           5970 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$128)
      000393 00 00r01r87           5971 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$130)
      000397 06                    5972 	.uleb128	6
      000398 00 00r01r8A           5973 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$131)
      00039C 00 00r01r8E           5974 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$133)
      0003A0 06                    5975 	.uleb128	6
      0003A1 00 00r01r95           5976 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$135)
      0003A5 00 00r01rBF           5977 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$152)
      0003A9 06                    5978 	.uleb128	6
      0003AA 00 00r01rC2           5979 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$153)
      0003AE 00 00r01rEC           5980 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$170)
      0003B2 07                    5981 	.uleb128	7
      0003B3 02                    5982 	.db	2
      0003B4 91                    5983 	.db	145
      0003B5 7E                    5984 	.sleb128	-2
      0003B6 69 63 70 6F 6C 61 72  5985 	.ascii "icpolarity"
             69 74 79
      0003C0 00                    5986 	.db	0
      0003C1 00 00 00 AD           5987 	.dw	0,173
      0003C5 07                    5988 	.uleb128	7
      0003C6 02                    5989 	.db	2
      0003C7 91                    5990 	.db	145
      0003C8 7F                    5991 	.sleb128	-1
      0003C9 69 63 73 65 6C 65 63  5992 	.ascii "icselection"
             74 69 6F 6E
      0003D4 00                    5993 	.db	0
      0003D5 00 00 00 AD           5994 	.dw	0,173
      0003D9 00                    5995 	.uleb128	0
      0003DA 03                    5996 	.uleb128	3
      0003DB 00 00 04 19           5997 	.dw	0,1049
      0003DF 54 49 4D 32 5F 43 6D  5998 	.ascii "TIM2_Cmd"
             64
      0003E7 00                    5999 	.db	0
      0003E8 00 00r01rEE           6000 	.dw	0,(_TIM2_Cmd)
      0003EC 00 00r02r06           6001 	.dw	0,(XG$TIM2_Cmd$0$0+1)
      0003F0 01                    6002 	.db	1
      0003F1 00 00r04r78           6003 	.dw	0,(Ldebug_loc_start+1144)
      0003F5 04                    6004 	.uleb128	4
      0003F6 02                    6005 	.db	2
      0003F7 91                    6006 	.db	145
      0003F8 02                    6007 	.sleb128	2
      0003F9 4E 65 77 53 74 61 74  6008 	.ascii "NewState"
             65
      000401 00                    6009 	.db	0
      000402 00 00 00 AD           6010 	.dw	0,173
      000406 06                    6011 	.uleb128	6
      000407 00 00r01rF8           6012 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$179)
      00040B 00 00r01rFD           6013 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$181)
      00040F 06                    6014 	.uleb128	6
      000410 00 00r02r00           6015 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$182)
      000414 00 00r02r05           6016 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$184)
      000418 00                    6017 	.uleb128	0
      000419 03                    6018 	.uleb128	3
      00041A 00 00 04 6D           6019 	.dw	0,1133
      00041E 54 49 4D 32 5F 49 54  6020 	.ascii "TIM2_ITConfig"
             43 6F 6E 66 69 67
      00042B 00                    6021 	.db	0
      00042C 00 00r02r06           6022 	.dw	0,(_TIM2_ITConfig)
      000430 00 00r02r27           6023 	.dw	0,(XG$TIM2_ITConfig$0$0+1)
      000434 01                    6024 	.db	1
      000435 00 00r04r34           6025 	.dw	0,(Ldebug_loc_start+1076)
      000439 04                    6026 	.uleb128	4
      00043A 02                    6027 	.db	2
      00043B 91                    6028 	.db	145
      00043C 02                    6029 	.sleb128	2
      00043D 54 49 4D 32 5F 49 54  6030 	.ascii "TIM2_IT"
      000444 00                    6031 	.db	0
      000445 00 00 00 AD           6032 	.dw	0,173
      000449 04                    6033 	.uleb128	4
      00044A 02                    6034 	.db	2
      00044B 91                    6035 	.db	145
      00044C 03                    6036 	.sleb128	3
      00044D 4E 65 77 53 74 61 74  6037 	.ascii "NewState"
             65
      000455 00                    6038 	.db	0
      000456 00 00 00 AD           6039 	.dw	0,173
      00045A 06                    6040 	.uleb128	6
      00045B 00 00r02r11           6041 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$193)
      00045F 00 00r02r16           6042 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$195)
      000463 06                    6043 	.uleb128	6
      000464 00 00r02r19           6044 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$196)
      000468 00 00r02r25           6045 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$200)
      00046C 00                    6046 	.uleb128	0
      00046D 03                    6047 	.uleb128	3
      00046E 00 00 04 BC           6048 	.dw	0,1212
      000472 54 49 4D 32 5F 55 70  6049 	.ascii "TIM2_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      00048A 00                    6050 	.db	0
      00048B 00 00r02r27           6051 	.dw	0,(_TIM2_UpdateDisableConfig)
      00048F 00 00r02r3F           6052 	.dw	0,(XG$TIM2_UpdateDisableConfig$0$0+1)
      000493 01                    6053 	.db	1
      000494 00 00r04r20           6054 	.dw	0,(Ldebug_loc_start+1056)
      000498 04                    6055 	.uleb128	4
      000499 02                    6056 	.db	2
      00049A 91                    6057 	.db	145
      00049B 02                    6058 	.sleb128	2
      00049C 4E 65 77 53 74 61 74  6059 	.ascii "NewState"
             65
      0004A4 00                    6060 	.db	0
      0004A5 00 00 00 AD           6061 	.dw	0,173
      0004A9 06                    6062 	.uleb128	6
      0004AA 00 00r02r31           6063 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$209)
      0004AE 00 00r02r36           6064 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$211)
      0004B2 06                    6065 	.uleb128	6
      0004B3 00 00r02r39           6066 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$212)
      0004B7 00 00r02r3E           6067 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$214)
      0004BB 00                    6068 	.uleb128	0
      0004BC 03                    6069 	.uleb128	3
      0004BD 00 00 05 14           6070 	.dw	0,1300
      0004C1 54 49 4D 32 5F 55 70  6071 	.ascii "TIM2_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      0004D9 00                    6072 	.db	0
      0004DA 00 00r02r3F           6073 	.dw	0,(_TIM2_UpdateRequestConfig)
      0004DE 00 00r02r57           6074 	.dw	0,(XG$TIM2_UpdateRequestConfig$0$0+1)
      0004E2 01                    6075 	.db	1
      0004E3 00 00r04r0C           6076 	.dw	0,(Ldebug_loc_start+1036)
      0004E7 04                    6077 	.uleb128	4
      0004E8 02                    6078 	.db	2
      0004E9 91                    6079 	.db	145
      0004EA 02                    6080 	.sleb128	2
      0004EB 54 49 4D 32 5F 55 70  6081 	.ascii "TIM2_UpdateSource"
             64 61 74 65 53 6F 75
             72 63 65
      0004FC 00                    6082 	.db	0
      0004FD 00 00 00 AD           6083 	.dw	0,173
      000501 06                    6084 	.uleb128	6
      000502 00 00r02r49           6085 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$222)
      000506 00 00r02r4E           6086 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$224)
      00050A 06                    6087 	.uleb128	6
      00050B 00 00r02r51           6088 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$225)
      00050F 00 00r02r56           6089 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$227)
      000513 00                    6090 	.uleb128	0
      000514 03                    6091 	.uleb128	3
      000515 00 00 05 65           6092 	.dw	0,1381
      000519 54 49 4D 32 5F 53 65  6093 	.ascii "TIM2_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      000530 00                    6094 	.db	0
      000531 00 00r02r57           6095 	.dw	0,(_TIM2_SelectOnePulseMode)
      000535 00 00r02r6F           6096 	.dw	0,(XG$TIM2_SelectOnePulseMode$0$0+1)
      000539 01                    6097 	.db	1
      00053A 00 00r03rF8           6098 	.dw	0,(Ldebug_loc_start+1016)
      00053E 04                    6099 	.uleb128	4
      00053F 02                    6100 	.db	2
      000540 91                    6101 	.db	145
      000541 02                    6102 	.sleb128	2
      000542 54 49 4D 32 5F 4F 50  6103 	.ascii "TIM2_OPMode"
             4D 6F 64 65
      00054D 00                    6104 	.db	0
      00054E 00 00 00 AD           6105 	.dw	0,173
      000552 06                    6106 	.uleb128	6
      000553 00 00r02r61           6107 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$235)
      000557 00 00r02r66           6108 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$237)
      00055B 06                    6109 	.uleb128	6
      00055C 00 00r02r69           6110 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$238)
      000560 00 00r02r6E           6111 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$240)
      000564 00                    6112 	.uleb128	0
      000565 03                    6113 	.uleb128	3
      000566 00 00 05 BA           6114 	.dw	0,1466
      00056A 54 49 4D 32 5F 50 72  6115 	.ascii "TIM2_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      00057E 00                    6116 	.db	0
      00057F 00 00r02r6F           6117 	.dw	0,(_TIM2_PrescalerConfig)
      000583 00 00r02r7C           6118 	.dw	0,(XG$TIM2_PrescalerConfig$0$0+1)
      000587 01                    6119 	.db	1
      000588 00 00r03rE4           6120 	.dw	0,(Ldebug_loc_start+996)
      00058C 04                    6121 	.uleb128	4
      00058D 02                    6122 	.db	2
      00058E 91                    6123 	.db	145
      00058F 02                    6124 	.sleb128	2
      000590 50 72 65 73 63 61 6C  6125 	.ascii "Prescaler"
             65 72
      000599 00                    6126 	.db	0
      00059A 00 00 00 AD           6127 	.dw	0,173
      00059E 04                    6128 	.uleb128	4
      00059F 02                    6129 	.db	2
      0005A0 91                    6130 	.db	145
      0005A1 03                    6131 	.sleb128	3
      0005A2 54 49 4D 32 5F 50 53  6132 	.ascii "TIM2_PSCReloadMode"
             43 52 65 6C 6F 61 64
             4D 6F 64 65
      0005B4 00                    6133 	.db	0
      0005B5 00 00 00 AD           6134 	.dw	0,173
      0005B9 00                    6135 	.uleb128	0
      0005BA 03                    6136 	.uleb128	3
      0005BB 00 00 05 FC           6137 	.dw	0,1532
      0005BF 54 49 4D 32 5F 46 6F  6138 	.ascii "TIM2_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      0005D3 00                    6139 	.db	0
      0005D4 00 00r02r7C           6140 	.dw	0,(_TIM2_ForcedOC1Config)
      0005D8 00 00r02r87           6141 	.dw	0,(XG$TIM2_ForcedOC1Config$0$0+1)
      0005DC 01                    6142 	.db	1
      0005DD 00 00r03rD0           6143 	.dw	0,(Ldebug_loc_start+976)
      0005E1 04                    6144 	.uleb128	4
      0005E2 02                    6145 	.db	2
      0005E3 91                    6146 	.db	145
      0005E4 02                    6147 	.sleb128	2
      0005E5 54 49 4D 32 5F 46 6F  6148 	.ascii "TIM2_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      0005F6 00                    6149 	.db	0
      0005F7 00 00 00 AD           6150 	.dw	0,173
      0005FB 00                    6151 	.uleb128	0
      0005FC 03                    6152 	.uleb128	3
      0005FD 00 00 06 3E           6153 	.dw	0,1598
      000601 54 49 4D 32 5F 46 6F  6154 	.ascii "TIM2_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      000615 00                    6155 	.db	0
      000616 00 00r02r87           6156 	.dw	0,(_TIM2_ForcedOC2Config)
      00061A 00 00r02r92           6157 	.dw	0,(XG$TIM2_ForcedOC2Config$0$0+1)
      00061E 01                    6158 	.db	1
      00061F 00 00r03rBC           6159 	.dw	0,(Ldebug_loc_start+956)
      000623 04                    6160 	.uleb128	4
      000624 02                    6161 	.db	2
      000625 91                    6162 	.db	145
      000626 02                    6163 	.sleb128	2
      000627 54 49 4D 32 5F 46 6F  6164 	.ascii "TIM2_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      000638 00                    6165 	.db	0
      000639 00 00 00 AD           6166 	.dw	0,173
      00063D 00                    6167 	.uleb128	0
      00063E 03                    6168 	.uleb128	3
      00063F 00 00 06 80           6169 	.dw	0,1664
      000643 54 49 4D 32 5F 46 6F  6170 	.ascii "TIM2_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      000657 00                    6171 	.db	0
      000658 00 00r02r92           6172 	.dw	0,(_TIM2_ForcedOC3Config)
      00065C 00 00r02r9D           6173 	.dw	0,(XG$TIM2_ForcedOC3Config$0$0+1)
      000660 01                    6174 	.db	1
      000661 00 00r03rA8           6175 	.dw	0,(Ldebug_loc_start+936)
      000665 04                    6176 	.uleb128	4
      000666 02                    6177 	.db	2
      000667 91                    6178 	.db	145
      000668 02                    6179 	.sleb128	2
      000669 54 49 4D 32 5F 46 6F  6180 	.ascii "TIM2_ForcedAction"
             72 63 65 64 41 63 74
             69 6F 6E
      00067A 00                    6181 	.db	0
      00067B 00 00 00 AD           6182 	.dw	0,173
      00067F 00                    6183 	.uleb128	0
      000680 03                    6184 	.uleb128	3
      000681 00 00 06 CC           6185 	.dw	0,1740
      000685 54 49 4D 32 5F 41 52  6186 	.ascii "TIM2_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00069A 00                    6187 	.db	0
      00069B 00 00r02r9D           6188 	.dw	0,(_TIM2_ARRPreloadConfig)
      00069F 00 00r02rB5           6189 	.dw	0,(XG$TIM2_ARRPreloadConfig$0$0+1)
      0006A3 01                    6190 	.db	1
      0006A4 00 00r03r94           6191 	.dw	0,(Ldebug_loc_start+916)
      0006A8 04                    6192 	.uleb128	4
      0006A9 02                    6193 	.db	2
      0006AA 91                    6194 	.db	145
      0006AB 02                    6195 	.sleb128	2
      0006AC 4E 65 77 53 74 61 74  6196 	.ascii "NewState"
             65
      0006B4 00                    6197 	.db	0
      0006B5 00 00 00 AD           6198 	.dw	0,173
      0006B9 06                    6199 	.uleb128	6
      0006BA 00 00r02rA7           6200 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$276)
      0006BE 00 00r02rAC           6201 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$278)
      0006C2 06                    6202 	.uleb128	6
      0006C3 00 00r02rAF           6203 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$279)
      0006C7 00 00r02rB4           6204 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$281)
      0006CB 00                    6205 	.uleb128	0
      0006CC 03                    6206 	.uleb128	3
      0006CD 00 00 07 18           6207 	.dw	0,1816
      0006D1 54 49 4D 32 5F 4F 43  6208 	.ascii "TIM2_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0006E6 00                    6209 	.db	0
      0006E7 00 00r02rB5           6210 	.dw	0,(_TIM2_OC1PreloadConfig)
      0006EB 00 00r02rCD           6211 	.dw	0,(XG$TIM2_OC1PreloadConfig$0$0+1)
      0006EF 01                    6212 	.db	1
      0006F0 00 00r03r80           6213 	.dw	0,(Ldebug_loc_start+896)
      0006F4 04                    6214 	.uleb128	4
      0006F5 02                    6215 	.db	2
      0006F6 91                    6216 	.db	145
      0006F7 02                    6217 	.sleb128	2
      0006F8 4E 65 77 53 74 61 74  6218 	.ascii "NewState"
             65
      000700 00                    6219 	.db	0
      000701 00 00 00 AD           6220 	.dw	0,173
      000705 06                    6221 	.uleb128	6
      000706 00 00r02rBF           6222 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$289)
      00070A 00 00r02rC4           6223 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$291)
      00070E 06                    6224 	.uleb128	6
      00070F 00 00r02rC7           6225 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$292)
      000713 00 00r02rCC           6226 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$294)
      000717 00                    6227 	.uleb128	0
      000718 03                    6228 	.uleb128	3
      000719 00 00 07 64           6229 	.dw	0,1892
      00071D 54 49 4D 32 5F 4F 43  6230 	.ascii "TIM2_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000732 00                    6231 	.db	0
      000733 00 00r02rCD           6232 	.dw	0,(_TIM2_OC2PreloadConfig)
      000737 00 00r02rE5           6233 	.dw	0,(XG$TIM2_OC2PreloadConfig$0$0+1)
      00073B 01                    6234 	.db	1
      00073C 00 00r03r6C           6235 	.dw	0,(Ldebug_loc_start+876)
      000740 04                    6236 	.uleb128	4
      000741 02                    6237 	.db	2
      000742 91                    6238 	.db	145
      000743 02                    6239 	.sleb128	2
      000744 4E 65 77 53 74 61 74  6240 	.ascii "NewState"
             65
      00074C 00                    6241 	.db	0
      00074D 00 00 00 AD           6242 	.dw	0,173
      000751 06                    6243 	.uleb128	6
      000752 00 00r02rD7           6244 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$302)
      000756 00 00r02rDC           6245 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$304)
      00075A 06                    6246 	.uleb128	6
      00075B 00 00r02rDF           6247 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$305)
      00075F 00 00r02rE4           6248 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$307)
      000763 00                    6249 	.uleb128	0
      000764 03                    6250 	.uleb128	3
      000765 00 00 07 B0           6251 	.dw	0,1968
      000769 54 49 4D 32 5F 4F 43  6252 	.ascii "TIM2_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00077E 00                    6253 	.db	0
      00077F 00 00r02rE5           6254 	.dw	0,(_TIM2_OC3PreloadConfig)
      000783 00 00r02rFD           6255 	.dw	0,(XG$TIM2_OC3PreloadConfig$0$0+1)
      000787 01                    6256 	.db	1
      000788 00 00r03r58           6257 	.dw	0,(Ldebug_loc_start+856)
      00078C 04                    6258 	.uleb128	4
      00078D 02                    6259 	.db	2
      00078E 91                    6260 	.db	145
      00078F 02                    6261 	.sleb128	2
      000790 4E 65 77 53 74 61 74  6262 	.ascii "NewState"
             65
      000798 00                    6263 	.db	0
      000799 00 00 00 AD           6264 	.dw	0,173
      00079D 06                    6265 	.uleb128	6
      00079E 00 00r02rEF           6266 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$315)
      0007A2 00 00r02rF4           6267 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$317)
      0007A6 06                    6268 	.uleb128	6
      0007A7 00 00r02rF7           6269 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$318)
      0007AB 00 00r02rFC           6270 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$320)
      0007AF 00                    6271 	.uleb128	0
      0007B0 03                    6272 	.uleb128	3
      0007B1 00 00 07 EF           6273 	.dw	0,2031
      0007B5 54 49 4D 32 5F 47 65  6274 	.ascii "TIM2_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      0007C7 00                    6275 	.db	0
      0007C8 00 00r02rFD           6276 	.dw	0,(_TIM2_GenerateEvent)
      0007CC 00 00r03r04           6277 	.dw	0,(XG$TIM2_GenerateEvent$0$0+1)
      0007D0 01                    6278 	.db	1
      0007D1 00 00r03r44           6279 	.dw	0,(Ldebug_loc_start+836)
      0007D5 04                    6280 	.uleb128	4
      0007D6 02                    6281 	.db	2
      0007D7 91                    6282 	.db	145
      0007D8 02                    6283 	.sleb128	2
      0007D9 54 49 4D 32 5F 45 76  6284 	.ascii "TIM2_EventSource"
             65 6E 74 53 6F 75 72
             63 65
      0007E9 00                    6285 	.db	0
      0007EA 00 00 00 AD           6286 	.dw	0,173
      0007EE 00                    6287 	.uleb128	0
      0007EF 03                    6288 	.uleb128	3
      0007F0 00 00 08 43           6289 	.dw	0,2115
      0007F4 54 49 4D 32 5F 4F 43  6290 	.ascii "TIM2_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00080A 00                    6291 	.db	0
      00080B 00 00r03r04           6292 	.dw	0,(_TIM2_OC1PolarityConfig)
      00080F 00 00r03r1C           6293 	.dw	0,(XG$TIM2_OC1PolarityConfig$0$0+1)
      000813 01                    6294 	.db	1
      000814 00 00r03r30           6295 	.dw	0,(Ldebug_loc_start+816)
      000818 04                    6296 	.uleb128	4
      000819 02                    6297 	.db	2
      00081A 91                    6298 	.db	145
      00081B 02                    6299 	.sleb128	2
      00081C 54 49 4D 32 5F 4F 43  6300 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00082B 00                    6301 	.db	0
      00082C 00 00 00 AD           6302 	.dw	0,173
      000830 06                    6303 	.uleb128	6
      000831 00 00r03r0E           6304 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$334)
      000835 00 00r03r13           6305 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$336)
      000839 06                    6306 	.uleb128	6
      00083A 00 00r03r16           6307 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$337)
      00083E 00 00r03r1B           6308 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$339)
      000842 00                    6309 	.uleb128	0
      000843 03                    6310 	.uleb128	3
      000844 00 00 08 97           6311 	.dw	0,2199
      000848 54 49 4D 32 5F 4F 43  6312 	.ascii "TIM2_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      00085E 00                    6313 	.db	0
      00085F 00 00r03r1C           6314 	.dw	0,(_TIM2_OC2PolarityConfig)
      000863 00 00r03r34           6315 	.dw	0,(XG$TIM2_OC2PolarityConfig$0$0+1)
      000867 01                    6316 	.db	1
      000868 00 00r03r1C           6317 	.dw	0,(Ldebug_loc_start+796)
      00086C 04                    6318 	.uleb128	4
      00086D 02                    6319 	.db	2
      00086E 91                    6320 	.db	145
      00086F 02                    6321 	.sleb128	2
      000870 54 49 4D 32 5F 4F 43  6322 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      00087F 00                    6323 	.db	0
      000880 00 00 00 AD           6324 	.dw	0,173
      000884 06                    6325 	.uleb128	6
      000885 00 00r03r26           6326 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$347)
      000889 00 00r03r2B           6327 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$349)
      00088D 06                    6328 	.uleb128	6
      00088E 00 00r03r2E           6329 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$350)
      000892 00 00r03r33           6330 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$352)
      000896 00                    6331 	.uleb128	0
      000897 03                    6332 	.uleb128	3
      000898 00 00 08 EB           6333 	.dw	0,2283
      00089C 54 49 4D 32 5F 4F 43  6334 	.ascii "TIM2_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0008B2 00                    6335 	.db	0
      0008B3 00 00r03r34           6336 	.dw	0,(_TIM2_OC3PolarityConfig)
      0008B7 00 00r03r4C           6337 	.dw	0,(XG$TIM2_OC3PolarityConfig$0$0+1)
      0008BB 01                    6338 	.db	1
      0008BC 00 00r03r08           6339 	.dw	0,(Ldebug_loc_start+776)
      0008C0 04                    6340 	.uleb128	4
      0008C1 02                    6341 	.db	2
      0008C2 91                    6342 	.db	145
      0008C3 02                    6343 	.sleb128	2
      0008C4 54 49 4D 32 5F 4F 43  6344 	.ascii "TIM2_OCPolarity"
             50 6F 6C 61 72 69 74
             79
      0008D3 00                    6345 	.db	0
      0008D4 00 00 00 AD           6346 	.dw	0,173
      0008D8 06                    6347 	.uleb128	6
      0008D9 00 00r03r3E           6348 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$360)
      0008DD 00 00r03r43           6349 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$362)
      0008E1 06                    6350 	.uleb128	6
      0008E2 00 00r03r46           6351 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$363)
      0008E6 00 00r03r4B           6352 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$365)
      0008EA 00                    6353 	.uleb128	0
      0008EB 03                    6354 	.uleb128	3
      0008EC 00 00 09 80           6355 	.dw	0,2432
      0008F0 54 49 4D 32 5F 43 43  6356 	.ascii "TIM2_CCxCmd"
             78 43 6D 64
      0008FB 00                    6357 	.db	0
      0008FC 00 00r03r4C           6358 	.dw	0,(_TIM2_CCxCmd)
      000900 00 00r03rAA           6359 	.dw	0,(XG$TIM2_CCxCmd$0$0+1)
      000904 01                    6360 	.db	1
      000905 00 00r02rE8           6361 	.dw	0,(Ldebug_loc_start+744)
      000909 04                    6362 	.uleb128	4
      00090A 02                    6363 	.db	2
      00090B 91                    6364 	.db	145
      00090C 02                    6365 	.sleb128	2
      00090D 54 49 4D 32 5F 43 68  6366 	.ascii "TIM2_Channel"
             61 6E 6E 65 6C
      000919 00                    6367 	.db	0
      00091A 00 00 00 AD           6368 	.dw	0,173
      00091E 04                    6369 	.uleb128	4
      00091F 02                    6370 	.db	2
      000920 91                    6371 	.db	145
      000921 03                    6372 	.sleb128	3
      000922 4E 65 77 53 74 61 74  6373 	.ascii "NewState"
             65
      00092A 00                    6374 	.db	0
      00092B 00 00 00 AD           6375 	.dw	0,173
      00092F 08                    6376 	.uleb128	8
      000930 00 00 09 4B           6377 	.dw	0,2379
      000934 00 00r03r56           6378 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$373)
      000938 06                    6379 	.uleb128	6
      000939 00 00r03r5D           6380 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$375)
      00093D 00 00r03r62           6381 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$377)
      000941 06                    6382 	.uleb128	6
      000942 00 00r03r65           6383 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$378)
      000946 00 00r03r6A           6384 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$380)
      00094A 00                    6385 	.uleb128	0
      00094B 08                    6386 	.uleb128	8
      00094C 00 00 09 67           6387 	.dw	0,2407
      000950 00 00r03r7B           6388 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$384)
      000954 06                    6389 	.uleb128	6
      000955 00 00r03r82           6390 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$386)
      000959 00 00r03r87           6391 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$388)
      00095D 06                    6392 	.uleb128	6
      00095E 00 00r03r8A           6393 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$389)
      000962 00 00r03r8F           6394 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$391)
      000966 00                    6395 	.uleb128	0
      000967 09                    6396 	.uleb128	9
      000968 00 00r03r95           6397 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$393)
      00096C 06                    6398 	.uleb128	6
      00096D 00 00r03r9C           6399 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$395)
      000971 00 00r03rA1           6400 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$397)
      000975 06                    6401 	.uleb128	6
      000976 00 00r03rA4           6402 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$398)
      00097A 00 00r03rA9           6403 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$400)
      00097E 00                    6404 	.uleb128	0
      00097F 00                    6405 	.uleb128	0
      000980 03                    6406 	.uleb128	3
      000981 00 00 09 E7           6407 	.dw	0,2535
      000985 54 49 4D 32 5F 53 65  6408 	.ascii "TIM2_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      000994 00                    6409 	.db	0
      000995 00 00r03rAA           6410 	.dw	0,(_TIM2_SelectOCxM)
      000999 00 00r03rF9           6411 	.dw	0,(XG$TIM2_SelectOCxM$0$0+1)
      00099D 01                    6412 	.db	1
      00099E 00 00r02rC8           6413 	.dw	0,(Ldebug_loc_start+712)
      0009A2 04                    6414 	.uleb128	4
      0009A3 02                    6415 	.db	2
      0009A4 91                    6416 	.db	145
      0009A5 02                    6417 	.sleb128	2
      0009A6 54 49 4D 32 5F 43 68  6418 	.ascii "TIM2_Channel"
             61 6E 6E 65 6C
      0009B2 00                    6419 	.db	0
      0009B3 00 00 00 AD           6420 	.dw	0,173
      0009B7 04                    6421 	.uleb128	4
      0009B8 02                    6422 	.db	2
      0009B9 91                    6423 	.db	145
      0009BA 03                    6424 	.sleb128	3
      0009BB 54 49 4D 32 5F 4F 43  6425 	.ascii "TIM2_OCMode"
             4D 6F 64 65
      0009C6 00                    6426 	.db	0
      0009C7 00 00 00 AD           6427 	.dw	0,173
      0009CB 06                    6428 	.uleb128	6
      0009CC 00 00r03rB1           6429 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$407)
      0009D0 00 00r03rC3           6430 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$411)
      0009D4 06                    6431 	.uleb128	6
      0009D5 00 00r03rD1           6432 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$414)
      0009D9 00 00r03rE3           6433 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$418)
      0009DD 06                    6434 	.uleb128	6
      0009DE 00 00r03rE6           6435 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$419)
      0009E2 00 00r03rF8           6436 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$423)
      0009E6 00                    6437 	.uleb128	0
      0009E7 03                    6438 	.uleb128	3
      0009E8 00 00 0A 1A           6439 	.dw	0,2586
      0009EC 54 49 4D 32 5F 53 65  6440 	.ascii "TIM2_SetCounter"
             74 43 6F 75 6E 74 65
             72
      0009FB 00                    6441 	.db	0
      0009FC 00 00r03rF9           6442 	.dw	0,(_TIM2_SetCounter)
      000A00 00 00r04r05           6443 	.dw	0,(XG$TIM2_SetCounter$0$0+1)
      000A04 01                    6444 	.db	1
      000A05 00 00r02rB4           6445 	.dw	0,(Ldebug_loc_start+692)
      000A09 04                    6446 	.uleb128	4
      000A0A 02                    6447 	.db	2
      000A0B 91                    6448 	.db	145
      000A0C 02                    6449 	.sleb128	2
      000A0D 43 6F 75 6E 74 65 72  6450 	.ascii "Counter"
      000A14 00                    6451 	.db	0
      000A15 00 00 00 BE           6452 	.dw	0,190
      000A19 00                    6453 	.uleb128	0
      000A1A 03                    6454 	.uleb128	3
      000A1B 00 00 0A 53           6455 	.dw	0,2643
      000A1F 54 49 4D 32 5F 53 65  6456 	.ascii "TIM2_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      000A31 00                    6457 	.db	0
      000A32 00 00r04r05           6458 	.dw	0,(_TIM2_SetAutoreload)
      000A36 00 00r04r11           6459 	.dw	0,(XG$TIM2_SetAutoreload$0$0+1)
      000A3A 01                    6460 	.db	1
      000A3B 00 00r02rA0           6461 	.dw	0,(Ldebug_loc_start+672)
      000A3F 04                    6462 	.uleb128	4
      000A40 02                    6463 	.db	2
      000A41 91                    6464 	.db	145
      000A42 02                    6465 	.sleb128	2
      000A43 41 75 74 6F 72 65 6C  6466 	.ascii "Autoreload"
             6F 61 64
      000A4D 00                    6467 	.db	0
      000A4E 00 00 00 BE           6468 	.dw	0,190
      000A52 00                    6469 	.uleb128	0
      000A53 03                    6470 	.uleb128	3
      000A54 00 00 0A 88           6471 	.dw	0,2696
      000A58 54 49 4D 32 5F 53 65  6472 	.ascii "TIM2_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      000A68 00                    6473 	.db	0
      000A69 00 00r04r11           6474 	.dw	0,(_TIM2_SetCompare1)
      000A6D 00 00r04r1D           6475 	.dw	0,(XG$TIM2_SetCompare1$0$0+1)
      000A71 01                    6476 	.db	1
      000A72 00 00r02r8C           6477 	.dw	0,(Ldebug_loc_start+652)
      000A76 04                    6478 	.uleb128	4
      000A77 02                    6479 	.db	2
      000A78 91                    6480 	.db	145
      000A79 02                    6481 	.sleb128	2
      000A7A 43 6F 6D 70 61 72 65  6482 	.ascii "Compare1"
             31
      000A82 00                    6483 	.db	0
      000A83 00 00 00 BE           6484 	.dw	0,190
      000A87 00                    6485 	.uleb128	0
      000A88 03                    6486 	.uleb128	3
      000A89 00 00 0A BD           6487 	.dw	0,2749
      000A8D 54 49 4D 32 5F 53 65  6488 	.ascii "TIM2_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      000A9D 00                    6489 	.db	0
      000A9E 00 00r04r1D           6490 	.dw	0,(_TIM2_SetCompare2)
      000AA2 00 00r04r29           6491 	.dw	0,(XG$TIM2_SetCompare2$0$0+1)
      000AA6 01                    6492 	.db	1
      000AA7 00 00r02r78           6493 	.dw	0,(Ldebug_loc_start+632)
      000AAB 04                    6494 	.uleb128	4
      000AAC 02                    6495 	.db	2
      000AAD 91                    6496 	.db	145
      000AAE 02                    6497 	.sleb128	2
      000AAF 43 6F 6D 70 61 72 65  6498 	.ascii "Compare2"
             32
      000AB7 00                    6499 	.db	0
      000AB8 00 00 00 BE           6500 	.dw	0,190
      000ABC 00                    6501 	.uleb128	0
      000ABD 03                    6502 	.uleb128	3
      000ABE 00 00 0A F2           6503 	.dw	0,2802
      000AC2 54 49 4D 32 5F 53 65  6504 	.ascii "TIM2_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      000AD2 00                    6505 	.db	0
      000AD3 00 00r04r29           6506 	.dw	0,(_TIM2_SetCompare3)
      000AD7 00 00r04r35           6507 	.dw	0,(XG$TIM2_SetCompare3$0$0+1)
      000ADB 01                    6508 	.db	1
      000ADC 00 00r02r64           6509 	.dw	0,(Ldebug_loc_start+612)
      000AE0 04                    6510 	.uleb128	4
      000AE1 02                    6511 	.db	2
      000AE2 91                    6512 	.db	145
      000AE3 02                    6513 	.sleb128	2
      000AE4 43 6F 6D 70 61 72 65  6514 	.ascii "Compare3"
             33
      000AEC 00                    6515 	.db	0
      000AED 00 00 00 BE           6516 	.dw	0,190
      000AF1 00                    6517 	.uleb128	0
      000AF2 03                    6518 	.uleb128	3
      000AF3 00 00 0B 34           6519 	.dw	0,2868
      000AF7 54 49 4D 32 5F 53 65  6520 	.ascii "TIM2_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      000B0B 00                    6521 	.db	0
      000B0C 00 00r04r35           6522 	.dw	0,(_TIM2_SetIC1Prescaler)
      000B10 00 00r04r40           6523 	.dw	0,(XG$TIM2_SetIC1Prescaler$0$0+1)
      000B14 01                    6524 	.db	1
      000B15 00 00r02r50           6525 	.dw	0,(Ldebug_loc_start+592)
      000B19 04                    6526 	.uleb128	4
      000B1A 02                    6527 	.db	2
      000B1B 91                    6528 	.db	145
      000B1C 02                    6529 	.sleb128	2
      000B1D 54 49 4D 32 5F 49 43  6530 	.ascii "TIM2_IC1Prescaler"
             31 50 72 65 73 63 61
             6C 65 72
      000B2E 00                    6531 	.db	0
      000B2F 00 00 00 AD           6532 	.dw	0,173
      000B33 00                    6533 	.uleb128	0
      000B34 03                    6534 	.uleb128	3
      000B35 00 00 0B 76           6535 	.dw	0,2934
      000B39 54 49 4D 32 5F 53 65  6536 	.ascii "TIM2_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      000B4D 00                    6537 	.db	0
      000B4E 00 00r04r40           6538 	.dw	0,(_TIM2_SetIC2Prescaler)
      000B52 00 00r04r4B           6539 	.dw	0,(XG$TIM2_SetIC2Prescaler$0$0+1)
      000B56 01                    6540 	.db	1
      000B57 00 00r02r3C           6541 	.dw	0,(Ldebug_loc_start+572)
      000B5B 04                    6542 	.uleb128	4
      000B5C 02                    6543 	.db	2
      000B5D 91                    6544 	.db	145
      000B5E 02                    6545 	.sleb128	2
      000B5F 54 49 4D 32 5F 49 43  6546 	.ascii "TIM2_IC2Prescaler"
             32 50 72 65 73 63 61
             6C 65 72
      000B70 00                    6547 	.db	0
      000B71 00 00 00 AD           6548 	.dw	0,173
      000B75 00                    6549 	.uleb128	0
      000B76 03                    6550 	.uleb128	3
      000B77 00 00 0B B8           6551 	.dw	0,3000
      000B7B 54 49 4D 32 5F 53 65  6552 	.ascii "TIM2_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      000B8F 00                    6553 	.db	0
      000B90 00 00r04r4B           6554 	.dw	0,(_TIM2_SetIC3Prescaler)
      000B94 00 00r04r56           6555 	.dw	0,(XG$TIM2_SetIC3Prescaler$0$0+1)
      000B98 01                    6556 	.db	1
      000B99 00 00r02r28           6557 	.dw	0,(Ldebug_loc_start+552)
      000B9D 04                    6558 	.uleb128	4
      000B9E 02                    6559 	.db	2
      000B9F 91                    6560 	.db	145
      000BA0 02                    6561 	.sleb128	2
      000BA1 54 49 4D 32 5F 49 43  6562 	.ascii "TIM2_IC3Prescaler"
             33 50 72 65 73 63 61
             6C 65 72
      000BB2 00                    6563 	.db	0
      000BB3 00 00 00 AD           6564 	.dw	0,173
      000BB7 00                    6565 	.uleb128	0
      000BB8 0A                    6566 	.uleb128	10
      000BB9 00 00 0C 14           6567 	.dw	0,3092
      000BBD 54 49 4D 32 5F 47 65  6568 	.ascii "TIM2_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      000BCD 00                    6569 	.db	0
      000BCE 00 00r04r56           6570 	.dw	0,(_TIM2_GetCapture1)
      000BD2 00 00r04r70           6571 	.dw	0,(XG$TIM2_GetCapture1$0$0+1)
      000BD6 01                    6572 	.db	1
      000BD7 00 00r01rE4           6573 	.dw	0,(Ldebug_loc_start+484)
      000BDB 00 00 00 BE           6574 	.dw	0,190
      000BDF 07                    6575 	.uleb128	7
      000BE0 06                    6576 	.db	6
      000BE1 52                    6577 	.db	82
      000BE2 93                    6578 	.db	147
      000BE3 01                    6579 	.uleb128	1
      000BE4 51                    6580 	.db	81
      000BE5 93                    6581 	.db	147
      000BE6 01                    6582 	.uleb128	1
      000BE7 74 6D 70 63 63 72 31  6583 	.ascii "tmpccr1"
      000BEE 00                    6584 	.db	0
      000BEF 00 00 00 BE           6585 	.dw	0,190
      000BF3 07                    6586 	.uleb128	7
      000BF4 01                    6587 	.db	1
      000BF5 50                    6588 	.db	80
      000BF6 74 6D 70 63 63 72 31  6589 	.ascii "tmpccr1l"
             6C
      000BFE 00                    6590 	.db	0
      000BFF 00 00 00 AD           6591 	.dw	0,173
      000C03 07                    6592 	.uleb128	7
      000C04 01                    6593 	.db	1
      000C05 52                    6594 	.db	82
      000C06 74 6D 70 63 63 72 31  6595 	.ascii "tmpccr1h"
             68
      000C0E 00                    6596 	.db	0
      000C0F 00 00 00 AD           6597 	.dw	0,173
      000C13 00                    6598 	.uleb128	0
      000C14 0A                    6599 	.uleb128	10
      000C15 00 00 0C 70           6600 	.dw	0,3184
      000C19 54 49 4D 32 5F 47 65  6601 	.ascii "TIM2_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      000C29 00                    6602 	.db	0
      000C2A 00 00r04r70           6603 	.dw	0,(_TIM2_GetCapture2)
      000C2E 00 00r04r8A           6604 	.dw	0,(XG$TIM2_GetCapture2$0$0+1)
      000C32 01                    6605 	.db	1
      000C33 00 00r01rA0           6606 	.dw	0,(Ldebug_loc_start+416)
      000C37 00 00 00 BE           6607 	.dw	0,190
      000C3B 07                    6608 	.uleb128	7
      000C3C 06                    6609 	.db	6
      000C3D 52                    6610 	.db	82
      000C3E 93                    6611 	.db	147
      000C3F 01                    6612 	.uleb128	1
      000C40 51                    6613 	.db	81
      000C41 93                    6614 	.db	147
      000C42 01                    6615 	.uleb128	1
      000C43 74 6D 70 63 63 72 32  6616 	.ascii "tmpccr2"
      000C4A 00                    6617 	.db	0
      000C4B 00 00 00 BE           6618 	.dw	0,190
      000C4F 07                    6619 	.uleb128	7
      000C50 01                    6620 	.db	1
      000C51 50                    6621 	.db	80
      000C52 74 6D 70 63 63 72 32  6622 	.ascii "tmpccr2l"
             6C
      000C5A 00                    6623 	.db	0
      000C5B 00 00 00 AD           6624 	.dw	0,173
      000C5F 07                    6625 	.uleb128	7
      000C60 01                    6626 	.db	1
      000C61 52                    6627 	.db	82
      000C62 74 6D 70 63 63 72 32  6628 	.ascii "tmpccr2h"
             68
      000C6A 00                    6629 	.db	0
      000C6B 00 00 00 AD           6630 	.dw	0,173
      000C6F 00                    6631 	.uleb128	0
      000C70 0A                    6632 	.uleb128	10
      000C71 00 00 0C CC           6633 	.dw	0,3276
      000C75 54 49 4D 32 5F 47 65  6634 	.ascii "TIM2_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      000C85 00                    6635 	.db	0
      000C86 00 00r04r8A           6636 	.dw	0,(_TIM2_GetCapture3)
      000C8A 00 00r04rA4           6637 	.dw	0,(XG$TIM2_GetCapture3$0$0+1)
      000C8E 01                    6638 	.db	1
      000C8F 00 00r01r5C           6639 	.dw	0,(Ldebug_loc_start+348)
      000C93 00 00 00 BE           6640 	.dw	0,190
      000C97 07                    6641 	.uleb128	7
      000C98 06                    6642 	.db	6
      000C99 52                    6643 	.db	82
      000C9A 93                    6644 	.db	147
      000C9B 01                    6645 	.uleb128	1
      000C9C 51                    6646 	.db	81
      000C9D 93                    6647 	.db	147
      000C9E 01                    6648 	.uleb128	1
      000C9F 74 6D 70 63 63 72 33  6649 	.ascii "tmpccr3"
      000CA6 00                    6650 	.db	0
      000CA7 00 00 00 BE           6651 	.dw	0,190
      000CAB 07                    6652 	.uleb128	7
      000CAC 01                    6653 	.db	1
      000CAD 50                    6654 	.db	80
      000CAE 74 6D 70 63 63 72 33  6655 	.ascii "tmpccr3l"
             6C
      000CB6 00                    6656 	.db	0
      000CB7 00 00 00 AD           6657 	.dw	0,173
      000CBB 07                    6658 	.uleb128	7
      000CBC 01                    6659 	.db	1
      000CBD 52                    6660 	.db	82
      000CBE 74 6D 70 63 63 72 33  6661 	.ascii "tmpccr3h"
             68
      000CC6 00                    6662 	.db	0
      000CC7 00 00 00 AD           6663 	.dw	0,173
      000CCB 00                    6664 	.uleb128	0
      000CCC 0A                    6665 	.uleb128	10
      000CCD 00 00 0D 08           6666 	.dw	0,3336
      000CD1 54 49 4D 32 5F 47 65  6667 	.ascii "TIM2_GetCounter"
             74 43 6F 75 6E 74 65
             72
      000CE0 00                    6668 	.db	0
      000CE1 00 00r04rA4           6669 	.dw	0,(_TIM2_GetCounter)
      000CE5 00 00r04rBD           6670 	.dw	0,(XG$TIM2_GetCounter$0$0+1)
      000CE9 01                    6671 	.db	1
      000CEA 00 00r01r30           6672 	.dw	0,(Ldebug_loc_start+304)
      000CEE 00 00 00 BE           6673 	.dw	0,190
      000CF2 07                    6674 	.uleb128	7
      000CF3 07                    6675 	.db	7
      000CF4 52                    6676 	.db	82
      000CF5 93                    6677 	.db	147
      000CF6 01                    6678 	.uleb128	1
      000CF7 91                    6679 	.db	145
      000CF8 7D                    6680 	.sleb128	-3
      000CF9 93                    6681 	.db	147
      000CFA 01                    6682 	.uleb128	1
      000CFB 74 6D 70 63 6E 74 72  6683 	.ascii "tmpcntr"
      000D02 00                    6684 	.db	0
      000D03 00 00 00 BE           6685 	.dw	0,190
      000D07 00                    6686 	.uleb128	0
      000D08 0B                    6687 	.uleb128	11
      000D09 54 49 4D 32 5F 47 65  6688 	.ascii "TIM2_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      000D1A 00                    6689 	.db	0
      000D1B 00 00r04rBD           6690 	.dw	0,(_TIM2_GetPrescaler)
      000D1F 00 00r04rC1           6691 	.dw	0,(XG$TIM2_GetPrescaler$0$0+1)
      000D23 01                    6692 	.db	1
      000D24 00 00r01r1C           6693 	.dw	0,(Ldebug_loc_start+284)
      000D28 00 00 00 AD           6694 	.dw	0,173
      000D2C 0A                    6695 	.uleb128	10
      000D2D 00 00 0D B2           6696 	.dw	0,3506
      000D31 54 49 4D 32 5F 47 65  6697 	.ascii "TIM2_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      000D43 00                    6698 	.db	0
      000D44 00 00r04rC1           6699 	.dw	0,(_TIM2_GetFlagStatus)
      000D48 00 00r04rE8           6700 	.dw	0,(XG$TIM2_GetFlagStatus$0$0+1)
      000D4C 01                    6701 	.db	1
      000D4D 00 00r00rD8           6702 	.dw	0,(Ldebug_loc_start+216)
      000D51 00 00 00 AD           6703 	.dw	0,173
      000D55 04                    6704 	.uleb128	4
      000D56 02                    6705 	.db	2
      000D57 91                    6706 	.db	145
      000D58 02                    6707 	.sleb128	2
      000D59 54 49 4D 32 5F 46 4C  6708 	.ascii "TIM2_FLAG"
             41 47
      000D62 00                    6709 	.db	0
      000D63 00 00 0D B2           6710 	.dw	0,3506
      000D67 06                    6711 	.uleb128	6
      000D68 00 00r04rDF           6712 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$548)
      000D6C 00 00r04rE1           6713 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$550)
      000D70 06                    6714 	.uleb128	6
      000D71 00 00r04rE4           6715 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$551)
      000D75 00 00r04rE5           6716 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$553)
      000D79 07                    6717 	.uleb128	7
      000D7A 01                    6718 	.db	1
      000D7B 50                    6719 	.db	80
      000D7C 62 69 74 73 74 61 74  6720 	.ascii "bitstatus"
             75 73
      000D85 00                    6721 	.db	0
      000D86 00 00 00 AD           6722 	.dw	0,173
      000D8A 07                    6723 	.uleb128	7
      000D8B 02                    6724 	.db	2
      000D8C 91                    6725 	.db	145
      000D8D 7F                    6726 	.sleb128	-1
      000D8E 74 69 6D 32 5F 66 6C  6727 	.ascii "tim2_flag_l"
             61 67 5F 6C
      000D99 00                    6728 	.db	0
      000D9A 00 00 00 AD           6729 	.dw	0,173
      000D9E 07                    6730 	.uleb128	7
      000D9F 01                    6731 	.db	1
      000DA0 52                    6732 	.db	82
      000DA1 74 69 6D 32 5F 66 6C  6733 	.ascii "tim2_flag_h"
             61 67 5F 68
      000DAC 00                    6734 	.db	0
      000DAD 00 00 00 AD           6735 	.dw	0,173
      000DB1 00                    6736 	.uleb128	0
      000DB2 05                    6737 	.uleb128	5
      000DB3 75 6E 73 69 67 6E 65  6738 	.ascii "unsigned int"
             64 20 69 6E 74
      000DBF 00                    6739 	.db	0
      000DC0 02                    6740 	.db	2
      000DC1 07                    6741 	.db	7
      000DC2 03                    6742 	.uleb128	3
      000DC3 00 00 0D F6           6743 	.dw	0,3574
      000DC7 54 49 4D 32 5F 43 6C  6744 	.ascii "TIM2_ClearFlag"
             65 61 72 46 6C 61 67
      000DD5 00                    6745 	.db	0
      000DD6 00 00r04rE8           6746 	.dw	0,(_TIM2_ClearFlag)
      000DDA 00 00r04rF3           6747 	.dw	0,(XG$TIM2_ClearFlag$0$0+1)
      000DDE 01                    6748 	.db	1
      000DDF 00 00r00rC4           6749 	.dw	0,(Ldebug_loc_start+196)
      000DE3 04                    6750 	.uleb128	4
      000DE4 02                    6751 	.db	2
      000DE5 91                    6752 	.db	145
      000DE6 02                    6753 	.sleb128	2
      000DE7 54 49 4D 32 5F 46 4C  6754 	.ascii "TIM2_FLAG"
             41 47
      000DF0 00                    6755 	.db	0
      000DF1 00 00 0D B2           6756 	.dw	0,3506
      000DF5 00                    6757 	.uleb128	0
      000DF6 0A                    6758 	.uleb128	10
      000DF7 00 00 0E 7C           6759 	.dw	0,3708
      000DFB 54 49 4D 32 5F 47 65  6760 	.ascii "TIM2_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      000E0B 00                    6761 	.db	0
      000E0C 00 00r04rF3           6762 	.dw	0,(_TIM2_GetITStatus)
      000E10 00 00r05r16           6763 	.dw	0,(XG$TIM2_GetITStatus$0$0+1)
      000E14 01                    6764 	.db	1
      000E15 00 00r00r98           6765 	.dw	0,(Ldebug_loc_start+152)
      000E19 00 00 00 AD           6766 	.dw	0,173
      000E1D 04                    6767 	.uleb128	4
      000E1E 02                    6768 	.db	2
      000E1F 91                    6769 	.db	145
      000E20 02                    6770 	.sleb128	2
      000E21 54 49 4D 32 5F 49 54  6771 	.ascii "TIM2_IT"
      000E28 00                    6772 	.db	0
      000E29 00 00 00 AD           6773 	.dw	0,173
      000E2D 06                    6774 	.uleb128	6
      000E2E 00 00r05r0D           6775 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$572)
      000E32 00 00r05r0F           6776 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$574)
      000E36 06                    6777 	.uleb128	6
      000E37 00 00r05r12           6778 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$575)
      000E3B 00 00r05r13           6779 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$577)
      000E3F 07                    6780 	.uleb128	7
      000E40 01                    6781 	.db	1
      000E41 50                    6782 	.db	80
      000E42 62 69 74 73 74 61 74  6783 	.ascii "bitstatus"
             75 73
      000E4B 00                    6784 	.db	0
      000E4C 00 00 00 AD           6785 	.dw	0,173
      000E50 07                    6786 	.uleb128	7
      000E51 02                    6787 	.db	2
      000E52 91                    6788 	.db	145
      000E53 7F                    6789 	.sleb128	-1
      000E54 54 49 4D 32 5F 69 74  6790 	.ascii "TIM2_itStatus"
             53 74 61 74 75 73
      000E61 00                    6791 	.db	0
      000E62 00 00 00 AD           6792 	.dw	0,173
      000E66 07                    6793 	.uleb128	7
      000E67 01                    6794 	.db	1
      000E68 50                    6795 	.db	80
      000E69 54 49 4D 32 5F 69 74  6796 	.ascii "TIM2_itEnable"
             45 6E 61 62 6C 65
      000E76 00                    6797 	.db	0
      000E77 00 00 00 AD           6798 	.dw	0,173
      000E7B 00                    6799 	.uleb128	0
      000E7C 03                    6800 	.uleb128	3
      000E7D 00 00 0E B6           6801 	.dw	0,3766
      000E81 54 49 4D 32 5F 43 6C  6802 	.ascii "TIM2_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      000E97 00                    6803 	.db	0
      000E98 00 00r05r16           6804 	.dw	0,(_TIM2_ClearITPendingBit)
      000E9C 00 00r05r1D           6805 	.dw	0,(XG$TIM2_ClearITPendingBit$0$0+1)
      000EA0 01                    6806 	.db	1
      000EA1 00 00r00r84           6807 	.dw	0,(Ldebug_loc_start+132)
      000EA5 04                    6808 	.uleb128	4
      000EA6 02                    6809 	.db	2
      000EA7 91                    6810 	.db	145
      000EA8 02                    6811 	.sleb128	2
      000EA9 54 49 4D 32 5F 49 54  6812 	.ascii "TIM2_IT"
      000EB0 00                    6813 	.db	0
      000EB1 00 00 00 AD           6814 	.dw	0,173
      000EB5 00                    6815 	.uleb128	0
      000EB6 03                    6816 	.uleb128	3
      000EB7 00 00 0F 2D           6817 	.dw	0,3885
      000EBB 54 49 31 5F 43 6F 6E  6818 	.ascii "TI1_Config"
             66 69 67
      000EC5 00                    6819 	.db	0
      000EC6 00 00r05r1D           6820 	.dw	0,(_TI1_Config)
      000ECA 00 00r05r5A           6821 	.dw	0,(XFstm8s_tim2$TI1_Config$0$0+1)
      000ECE 00                    6822 	.db	0
      000ECF 00 00r00r58           6823 	.dw	0,(Ldebug_loc_start+88)
      000ED3 04                    6824 	.uleb128	4
      000ED4 02                    6825 	.db	2
      000ED5 91                    6826 	.db	145
      000ED6 02                    6827 	.sleb128	2
      000ED7 54 49 4D 32 5F 49 43  6828 	.ascii "TIM2_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      000EE6 00                    6829 	.db	0
      000EE7 00 00 00 AD           6830 	.dw	0,173
      000EEB 04                    6831 	.uleb128	4
      000EEC 02                    6832 	.db	2
      000EED 91                    6833 	.db	145
      000EEE 03                    6834 	.sleb128	3
      000EEF 54 49 4D 32 5F 49 43  6835 	.ascii "TIM2_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000EFF 00                    6836 	.db	0
      000F00 00 00 00 AD           6837 	.dw	0,173
      000F04 04                    6838 	.uleb128	4
      000F05 02                    6839 	.db	2
      000F06 91                    6840 	.db	145
      000F07 04                    6841 	.sleb128	4
      000F08 54 49 4D 32 5F 49 43  6842 	.ascii "TIM2_ICFilter"
             46 69 6C 74 65 72
      000F15 00                    6843 	.db	0
      000F16 00 00 00 AD           6844 	.dw	0,173
      000F1A 06                    6845 	.uleb128	6
      000F1B 00 00r05r43           6846 	.dw	0,(Sstm8s_tim2$TI1_Config$597)
      000F1F 00 00r05r48           6847 	.dw	0,(Sstm8s_tim2$TI1_Config$599)
      000F23 06                    6848 	.uleb128	6
      000F24 00 00r05r4B           6849 	.dw	0,(Sstm8s_tim2$TI1_Config$600)
      000F28 00 00r05r50           6850 	.dw	0,(Sstm8s_tim2$TI1_Config$602)
      000F2C 00                    6851 	.uleb128	0
      000F2D 03                    6852 	.uleb128	3
      000F2E 00 00 0F A4           6853 	.dw	0,4004
      000F32 54 49 32 5F 43 6F 6E  6854 	.ascii "TI2_Config"
             66 69 67
      000F3C 00                    6855 	.db	0
      000F3D 00 00r05r5A           6856 	.dw	0,(_TI2_Config)
      000F41 00 00r05r97           6857 	.dw	0,(XFstm8s_tim2$TI2_Config$0$0+1)
      000F45 00                    6858 	.db	0
      000F46 00 00r00r2C           6859 	.dw	0,(Ldebug_loc_start+44)
      000F4A 04                    6860 	.uleb128	4
      000F4B 02                    6861 	.db	2
      000F4C 91                    6862 	.db	145
      000F4D 02                    6863 	.sleb128	2
      000F4E 54 49 4D 32 5F 49 43  6864 	.ascii "TIM2_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      000F5D 00                    6865 	.db	0
      000F5E 00 00 00 AD           6866 	.dw	0,173
      000F62 04                    6867 	.uleb128	4
      000F63 02                    6868 	.db	2
      000F64 91                    6869 	.db	145
      000F65 03                    6870 	.sleb128	3
      000F66 54 49 4D 32 5F 49 43  6871 	.ascii "TIM2_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000F76 00                    6872 	.db	0
      000F77 00 00 00 AD           6873 	.dw	0,173
      000F7B 04                    6874 	.uleb128	4
      000F7C 02                    6875 	.db	2
      000F7D 91                    6876 	.db	145
      000F7E 04                    6877 	.sleb128	4
      000F7F 54 49 4D 32 5F 49 43  6878 	.ascii "TIM2_ICFilter"
             46 69 6C 74 65 72
      000F8C 00                    6879 	.db	0
      000F8D 00 00 00 AD           6880 	.dw	0,173
      000F91 06                    6881 	.uleb128	6
      000F92 00 00r05r80           6882 	.dw	0,(Sstm8s_tim2$TI2_Config$616)
      000F96 00 00r05r85           6883 	.dw	0,(Sstm8s_tim2$TI2_Config$618)
      000F9A 06                    6884 	.uleb128	6
      000F9B 00 00r05r88           6885 	.dw	0,(Sstm8s_tim2$TI2_Config$619)
      000F9F 00 00r05r8D           6886 	.dw	0,(Sstm8s_tim2$TI2_Config$621)
      000FA3 00                    6887 	.uleb128	0
      000FA4 0C                    6888 	.uleb128	12
      000FA5 54 49 33 5F 43 6F 6E  6889 	.ascii "TI3_Config"
             66 69 67
      000FAF 00                    6890 	.db	0
      000FB0 00 00r05r97           6891 	.dw	0,(_TI3_Config)
      000FB4 00 00r05rD4           6892 	.dw	0,(XFstm8s_tim2$TI3_Config$0$0+1)
      000FB8 00                    6893 	.db	0
      000FB9 00 00r00r00           6894 	.dw	0,(Ldebug_loc_start)
      000FBD 04                    6895 	.uleb128	4
      000FBE 02                    6896 	.db	2
      000FBF 91                    6897 	.db	145
      000FC0 02                    6898 	.sleb128	2
      000FC1 54 49 4D 32 5F 49 43  6899 	.ascii "TIM2_ICPolarity"
             50 6F 6C 61 72 69 74
             79
      000FD0 00                    6900 	.db	0
      000FD1 00 00 00 AD           6901 	.dw	0,173
      000FD5 04                    6902 	.uleb128	4
      000FD6 02                    6903 	.db	2
      000FD7 91                    6904 	.db	145
      000FD8 03                    6905 	.sleb128	3
      000FD9 54 49 4D 32 5F 49 43  6906 	.ascii "TIM2_ICSelection"
             53 65 6C 65 63 74 69
             6F 6E
      000FE9 00                    6907 	.db	0
      000FEA 00 00 00 AD           6908 	.dw	0,173
      000FEE 04                    6909 	.uleb128	4
      000FEF 02                    6910 	.db	2
      000FF0 91                    6911 	.db	145
      000FF1 04                    6912 	.sleb128	4
      000FF2 54 49 4D 32 5F 49 43  6913 	.ascii "TIM2_ICFilter"
             46 69 6C 74 65 72
      000FFF 00                    6914 	.db	0
      001000 00 00 00 AD           6915 	.dw	0,173
      001004 06                    6916 	.uleb128	6
      001005 00 00r05rBD           6917 	.dw	0,(Sstm8s_tim2$TI3_Config$635)
      001009 00 00r05rC2           6918 	.dw	0,(Sstm8s_tim2$TI3_Config$637)
      00100D 06                    6919 	.uleb128	6
      00100E 00 00r05rC5           6920 	.dw	0,(Sstm8s_tim2$TI3_Config$638)
      001012 00 00r05rCA           6921 	.dw	0,(Sstm8s_tim2$TI3_Config$640)
      001016 00                    6922 	.uleb128	0
      001017 00                    6923 	.uleb128	0
      001018 00                    6924 	.uleb128	0
      001019 00                    6925 	.uleb128	0
      00101A                       6926 Ldebug_info_end:
                                   6927 
                                   6928 	.area .debug_pubnames (NOLOAD)
      000000 00 00 03 D0           6929 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                       6930 Ldebug_pubnames_start:
      000004 00 02                 6931 	.dw	2
      000006 00 00r00r00           6932 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 10 1A           6933 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 43           6934 	.dw	0,67
      000012 54 49 4D 32 5F 44 65  6935 	.ascii "TIM2_DeInit"
             49 6E 69 74
      00001D 00                    6936 	.db	0
      00001E 00 00 00 5D           6937 	.dw	0,93
      000022 54 49 4D 32 5F 54 69  6938 	.ascii "TIM2_TimeBaseInit"
             6D 65 42 61 73 65 49
             6E 69 74
      000033 00                    6939 	.db	0
      000034 00 00 00 CE           6940 	.dw	0,206
      000038 54 49 4D 32 5F 4F 43  6941 	.ascii "TIM2_OC1Init"
             31 49 6E 69 74
      000044 00                    6942 	.db	0
      000045 00 00 01 46           6943 	.dw	0,326
      000049 54 49 4D 32 5F 4F 43  6944 	.ascii "TIM2_OC2Init"
             32 49 6E 69 74
      000055 00                    6945 	.db	0
      000056 00 00 01 BE           6946 	.dw	0,446
      00005A 54 49 4D 32 5F 4F 43  6947 	.ascii "TIM2_OC3Init"
             33 49 6E 69 74
      000066 00                    6948 	.db	0
      000067 00 00 02 36           6949 	.dw	0,566
      00006B 54 49 4D 32 5F 49 43  6950 	.ascii "TIM2_ICInit"
             49 6E 69 74
      000076 00                    6951 	.db	0
      000077 00 00 02 E5           6952 	.dw	0,741
      00007B 54 49 4D 32 5F 50 57  6953 	.ascii "TIM2_PWMIConfig"
             4D 49 43 6F 6E 66 69
             67
      00008A 00                    6954 	.db	0
      00008B 00 00 03 DA           6955 	.dw	0,986
      00008F 54 49 4D 32 5F 43 6D  6956 	.ascii "TIM2_Cmd"
             64
      000097 00                    6957 	.db	0
      000098 00 00 04 19           6958 	.dw	0,1049
      00009C 54 49 4D 32 5F 49 54  6959 	.ascii "TIM2_ITConfig"
             43 6F 6E 66 69 67
      0000A9 00                    6960 	.db	0
      0000AA 00 00 04 6D           6961 	.dw	0,1133
      0000AE 54 49 4D 32 5F 55 70  6962 	.ascii "TIM2_UpdateDisableConfig"
             64 61 74 65 44 69 73
             61 62 6C 65 43 6F 6E
             66 69 67
      0000C6 00                    6963 	.db	0
      0000C7 00 00 04 BC           6964 	.dw	0,1212
      0000CB 54 49 4D 32 5F 55 70  6965 	.ascii "TIM2_UpdateRequestConfig"
             64 61 74 65 52 65 71
             75 65 73 74 43 6F 6E
             66 69 67
      0000E3 00                    6966 	.db	0
      0000E4 00 00 05 14           6967 	.dw	0,1300
      0000E8 54 49 4D 32 5F 53 65  6968 	.ascii "TIM2_SelectOnePulseMode"
             6C 65 63 74 4F 6E 65
             50 75 6C 73 65 4D 6F
             64 65
      0000FF 00                    6969 	.db	0
      000100 00 00 05 65           6970 	.dw	0,1381
      000104 54 49 4D 32 5F 50 72  6971 	.ascii "TIM2_PrescalerConfig"
             65 73 63 61 6C 65 72
             43 6F 6E 66 69 67
      000118 00                    6972 	.db	0
      000119 00 00 05 BA           6973 	.dw	0,1466
      00011D 54 49 4D 32 5F 46 6F  6974 	.ascii "TIM2_ForcedOC1Config"
             72 63 65 64 4F 43 31
             43 6F 6E 66 69 67
      000131 00                    6975 	.db	0
      000132 00 00 05 FC           6976 	.dw	0,1532
      000136 54 49 4D 32 5F 46 6F  6977 	.ascii "TIM2_ForcedOC2Config"
             72 63 65 64 4F 43 32
             43 6F 6E 66 69 67
      00014A 00                    6978 	.db	0
      00014B 00 00 06 3E           6979 	.dw	0,1598
      00014F 54 49 4D 32 5F 46 6F  6980 	.ascii "TIM2_ForcedOC3Config"
             72 63 65 64 4F 43 33
             43 6F 6E 66 69 67
      000163 00                    6981 	.db	0
      000164 00 00 06 80           6982 	.dw	0,1664
      000168 54 49 4D 32 5F 41 52  6983 	.ascii "TIM2_ARRPreloadConfig"
             52 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      00017D 00                    6984 	.db	0
      00017E 00 00 06 CC           6985 	.dw	0,1740
      000182 54 49 4D 32 5F 4F 43  6986 	.ascii "TIM2_OC1PreloadConfig"
             31 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      000197 00                    6987 	.db	0
      000198 00 00 07 18           6988 	.dw	0,1816
      00019C 54 49 4D 32 5F 4F 43  6989 	.ascii "TIM2_OC2PreloadConfig"
             32 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0001B1 00                    6990 	.db	0
      0001B2 00 00 07 64           6991 	.dw	0,1892
      0001B6 54 49 4D 32 5F 4F 43  6992 	.ascii "TIM2_OC3PreloadConfig"
             33 50 72 65 6C 6F 61
             64 43 6F 6E 66 69 67
      0001CB 00                    6993 	.db	0
      0001CC 00 00 07 B0           6994 	.dw	0,1968
      0001D0 54 49 4D 32 5F 47 65  6995 	.ascii "TIM2_GenerateEvent"
             6E 65 72 61 74 65 45
             76 65 6E 74
      0001E2 00                    6996 	.db	0
      0001E3 00 00 07 EF           6997 	.dw	0,2031
      0001E7 54 49 4D 32 5F 4F 43  6998 	.ascii "TIM2_OC1PolarityConfig"
             31 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      0001FD 00                    6999 	.db	0
      0001FE 00 00 08 43           7000 	.dw	0,2115
      000202 54 49 4D 32 5F 4F 43  7001 	.ascii "TIM2_OC2PolarityConfig"
             32 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      000218 00                    7002 	.db	0
      000219 00 00 08 97           7003 	.dw	0,2199
      00021D 54 49 4D 32 5F 4F 43  7004 	.ascii "TIM2_OC3PolarityConfig"
             33 50 6F 6C 61 72 69
             74 79 43 6F 6E 66 69
             67
      000233 00                    7005 	.db	0
      000234 00 00 08 EB           7006 	.dw	0,2283
      000238 54 49 4D 32 5F 43 43  7007 	.ascii "TIM2_CCxCmd"
             78 43 6D 64
      000243 00                    7008 	.db	0
      000244 00 00 09 80           7009 	.dw	0,2432
      000248 54 49 4D 32 5F 53 65  7010 	.ascii "TIM2_SelectOCxM"
             6C 65 63 74 4F 43 78
             4D
      000257 00                    7011 	.db	0
      000258 00 00 09 E7           7012 	.dw	0,2535
      00025C 54 49 4D 32 5F 53 65  7013 	.ascii "TIM2_SetCounter"
             74 43 6F 75 6E 74 65
             72
      00026B 00                    7014 	.db	0
      00026C 00 00 0A 1A           7015 	.dw	0,2586
      000270 54 49 4D 32 5F 53 65  7016 	.ascii "TIM2_SetAutoreload"
             74 41 75 74 6F 72 65
             6C 6F 61 64
      000282 00                    7017 	.db	0
      000283 00 00 0A 53           7018 	.dw	0,2643
      000287 54 49 4D 32 5F 53 65  7019 	.ascii "TIM2_SetCompare1"
             74 43 6F 6D 70 61 72
             65 31
      000297 00                    7020 	.db	0
      000298 00 00 0A 88           7021 	.dw	0,2696
      00029C 54 49 4D 32 5F 53 65  7022 	.ascii "TIM2_SetCompare2"
             74 43 6F 6D 70 61 72
             65 32
      0002AC 00                    7023 	.db	0
      0002AD 00 00 0A BD           7024 	.dw	0,2749
      0002B1 54 49 4D 32 5F 53 65  7025 	.ascii "TIM2_SetCompare3"
             74 43 6F 6D 70 61 72
             65 33
      0002C1 00                    7026 	.db	0
      0002C2 00 00 0A F2           7027 	.dw	0,2802
      0002C6 54 49 4D 32 5F 53 65  7028 	.ascii "TIM2_SetIC1Prescaler"
             74 49 43 31 50 72 65
             73 63 61 6C 65 72
      0002DA 00                    7029 	.db	0
      0002DB 00 00 0B 34           7030 	.dw	0,2868
      0002DF 54 49 4D 32 5F 53 65  7031 	.ascii "TIM2_SetIC2Prescaler"
             74 49 43 32 50 72 65
             73 63 61 6C 65 72
      0002F3 00                    7032 	.db	0
      0002F4 00 00 0B 76           7033 	.dw	0,2934
      0002F8 54 49 4D 32 5F 53 65  7034 	.ascii "TIM2_SetIC3Prescaler"
             74 49 43 33 50 72 65
             73 63 61 6C 65 72
      00030C 00                    7035 	.db	0
      00030D 00 00 0B B8           7036 	.dw	0,3000
      000311 54 49 4D 32 5F 47 65  7037 	.ascii "TIM2_GetCapture1"
             74 43 61 70 74 75 72
             65 31
      000321 00                    7038 	.db	0
      000322 00 00 0C 14           7039 	.dw	0,3092
      000326 54 49 4D 32 5F 47 65  7040 	.ascii "TIM2_GetCapture2"
             74 43 61 70 74 75 72
             65 32
      000336 00                    7041 	.db	0
      000337 00 00 0C 70           7042 	.dw	0,3184
      00033B 54 49 4D 32 5F 47 65  7043 	.ascii "TIM2_GetCapture3"
             74 43 61 70 74 75 72
             65 33
      00034B 00                    7044 	.db	0
      00034C 00 00 0C CC           7045 	.dw	0,3276
      000350 54 49 4D 32 5F 47 65  7046 	.ascii "TIM2_GetCounter"
             74 43 6F 75 6E 74 65
             72
      00035F 00                    7047 	.db	0
      000360 00 00 0D 08           7048 	.dw	0,3336
      000364 54 49 4D 32 5F 47 65  7049 	.ascii "TIM2_GetPrescaler"
             74 50 72 65 73 63 61
             6C 65 72
      000375 00                    7050 	.db	0
      000376 00 00 0D 2C           7051 	.dw	0,3372
      00037A 54 49 4D 32 5F 47 65  7052 	.ascii "TIM2_GetFlagStatus"
             74 46 6C 61 67 53 74
             61 74 75 73
      00038C 00                    7053 	.db	0
      00038D 00 00 0D C2           7054 	.dw	0,3522
      000391 54 49 4D 32 5F 43 6C  7055 	.ascii "TIM2_ClearFlag"
             65 61 72 46 6C 61 67
      00039F 00                    7056 	.db	0
      0003A0 00 00 0D F6           7057 	.dw	0,3574
      0003A4 54 49 4D 32 5F 47 65  7058 	.ascii "TIM2_GetITStatus"
             74 49 54 53 74 61 74
             75 73
      0003B4 00                    7059 	.db	0
      0003B5 00 00 0E 7C           7060 	.dw	0,3708
      0003B9 54 49 4D 32 5F 43 6C  7061 	.ascii "TIM2_ClearITPendingBit"
             65 61 72 49 54 50 65
             6E 64 69 6E 67 42 69
             74
      0003CF 00                    7062 	.db	0
      0003D0 00 00 00 00           7063 	.dw	0,0
      0003D4                       7064 Ldebug_pubnames_end:
                                   7065 
                                   7066 	.area .debug_frame (NOLOAD)
      000000 00 00                 7067 	.dw	0
      000002 00 0E                 7068 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                       7069 Ldebug_CIE0_start:
      000004 FF FF                 7070 	.dw	0xffff
      000006 FF FF                 7071 	.dw	0xffff
      000008 01                    7072 	.db	1
      000009 00                    7073 	.db	0
      00000A 01                    7074 	.uleb128	1
      00000B 7F                    7075 	.sleb128	-1
      00000C 09                    7076 	.db	9
      00000D 0C                    7077 	.db	12
      00000E 08                    7078 	.uleb128	8
      00000F 02                    7079 	.uleb128	2
      000010 89                    7080 	.db	137
      000011 01                    7081 	.uleb128	1
      000012                       7082 Ldebug_CIE0_end:
      000012 00 00 00 21           7083 	.dw	0,33
      000016 00 00r00r00           7084 	.dw	0,(Ldebug_CIE0_start-4)
      00001A 00 00r05r97           7085 	.dw	0,(Sstm8s_tim2$TI3_Config$628)	;initial loc
      00001E 00 00 00 3D           7086 	.dw	0,Sstm8s_tim2$TI3_Config$645-Sstm8s_tim2$TI3_Config$628
      000022 01                    7087 	.db	1
      000023 00 00r05r97           7088 	.dw	0,(Sstm8s_tim2$TI3_Config$628)
      000027 0E                    7089 	.db	14
      000028 02                    7090 	.uleb128	2
      000029 01                    7091 	.db	1
      00002A 00 00r05r98           7092 	.dw	0,(Sstm8s_tim2$TI3_Config$629)
      00002E 0E                    7093 	.db	14
      00002F 03                    7094 	.uleb128	3
      000030 01                    7095 	.db	1
      000031 00 00r05rD3           7096 	.dw	0,(Sstm8s_tim2$TI3_Config$643)
      000035 0E                    7097 	.db	14
      000036 02                    7098 	.uleb128	2
                                   7099 
                                   7100 	.area .debug_frame (NOLOAD)
      000037 00 00                 7101 	.dw	0
      000039 00 0E                 7102 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      00003B                       7103 Ldebug_CIE1_start:
      00003B FF FF                 7104 	.dw	0xffff
      00003D FF FF                 7105 	.dw	0xffff
      00003F 01                    7106 	.db	1
      000040 00                    7107 	.db	0
      000041 01                    7108 	.uleb128	1
      000042 7F                    7109 	.sleb128	-1
      000043 09                    7110 	.db	9
      000044 0C                    7111 	.db	12
      000045 08                    7112 	.uleb128	8
      000046 02                    7113 	.uleb128	2
      000047 89                    7114 	.db	137
      000048 01                    7115 	.uleb128	1
      000049                       7116 Ldebug_CIE1_end:
      000049 00 00 00 21           7117 	.dw	0,33
      00004D 00 00r00r37           7118 	.dw	0,(Ldebug_CIE1_start-4)
      000051 00 00r05r5A           7119 	.dw	0,(Sstm8s_tim2$TI2_Config$609)	;initial loc
      000055 00 00 00 3D           7120 	.dw	0,Sstm8s_tim2$TI2_Config$626-Sstm8s_tim2$TI2_Config$609
      000059 01                    7121 	.db	1
      00005A 00 00r05r5A           7122 	.dw	0,(Sstm8s_tim2$TI2_Config$609)
      00005E 0E                    7123 	.db	14
      00005F 02                    7124 	.uleb128	2
      000060 01                    7125 	.db	1
      000061 00 00r05r5B           7126 	.dw	0,(Sstm8s_tim2$TI2_Config$610)
      000065 0E                    7127 	.db	14
      000066 03                    7128 	.uleb128	3
      000067 01                    7129 	.db	1
      000068 00 00r05r96           7130 	.dw	0,(Sstm8s_tim2$TI2_Config$624)
      00006C 0E                    7131 	.db	14
      00006D 02                    7132 	.uleb128	2
                                   7133 
                                   7134 	.area .debug_frame (NOLOAD)
      00006E 00 00                 7135 	.dw	0
      000070 00 0E                 7136 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      000072                       7137 Ldebug_CIE2_start:
      000072 FF FF                 7138 	.dw	0xffff
      000074 FF FF                 7139 	.dw	0xffff
      000076 01                    7140 	.db	1
      000077 00                    7141 	.db	0
      000078 01                    7142 	.uleb128	1
      000079 7F                    7143 	.sleb128	-1
      00007A 09                    7144 	.db	9
      00007B 0C                    7145 	.db	12
      00007C 08                    7146 	.uleb128	8
      00007D 02                    7147 	.uleb128	2
      00007E 89                    7148 	.db	137
      00007F 01                    7149 	.uleb128	1
      000080                       7150 Ldebug_CIE2_end:
      000080 00 00 00 21           7151 	.dw	0,33
      000084 00 00r00r6E           7152 	.dw	0,(Ldebug_CIE2_start-4)
      000088 00 00r05r1D           7153 	.dw	0,(Sstm8s_tim2$TI1_Config$590)	;initial loc
      00008C 00 00 00 3D           7154 	.dw	0,Sstm8s_tim2$TI1_Config$607-Sstm8s_tim2$TI1_Config$590
      000090 01                    7155 	.db	1
      000091 00 00r05r1D           7156 	.dw	0,(Sstm8s_tim2$TI1_Config$590)
      000095 0E                    7157 	.db	14
      000096 02                    7158 	.uleb128	2
      000097 01                    7159 	.db	1
      000098 00 00r05r1E           7160 	.dw	0,(Sstm8s_tim2$TI1_Config$591)
      00009C 0E                    7161 	.db	14
      00009D 03                    7162 	.uleb128	3
      00009E 01                    7163 	.db	1
      00009F 00 00r05r59           7164 	.dw	0,(Sstm8s_tim2$TI1_Config$605)
      0000A3 0E                    7165 	.db	14
      0000A4 02                    7166 	.uleb128	2
                                   7167 
                                   7168 	.area .debug_frame (NOLOAD)
      0000A5 00 00                 7169 	.dw	0
      0000A7 00 0E                 7170 	.dw	Ldebug_CIE3_end-Ldebug_CIE3_start
      0000A9                       7171 Ldebug_CIE3_start:
      0000A9 FF FF                 7172 	.dw	0xffff
      0000AB FF FF                 7173 	.dw	0xffff
      0000AD 01                    7174 	.db	1
      0000AE 00                    7175 	.db	0
      0000AF 01                    7176 	.uleb128	1
      0000B0 7F                    7177 	.sleb128	-1
      0000B1 09                    7178 	.db	9
      0000B2 0C                    7179 	.db	12
      0000B3 08                    7180 	.uleb128	8
      0000B4 02                    7181 	.uleb128	2
      0000B5 89                    7182 	.db	137
      0000B6 01                    7183 	.uleb128	1
      0000B7                       7184 Ldebug_CIE3_end:
      0000B7 00 00 00 13           7185 	.dw	0,19
      0000BB 00 00r00rA5           7186 	.dw	0,(Ldebug_CIE3_start-4)
      0000BF 00 00r05r16           7187 	.dw	0,(Sstm8s_tim2$TIM2_ClearITPendingBit$584)	;initial loc
      0000C3 00 00 00 07           7188 	.dw	0,Sstm8s_tim2$TIM2_ClearITPendingBit$588-Sstm8s_tim2$TIM2_ClearITPendingBit$584
      0000C7 01                    7189 	.db	1
      0000C8 00 00r05r16           7190 	.dw	0,(Sstm8s_tim2$TIM2_ClearITPendingBit$584)
      0000CC 0E                    7191 	.db	14
      0000CD 02                    7192 	.uleb128	2
                                   7193 
                                   7194 	.area .debug_frame (NOLOAD)
      0000CE 00 00                 7195 	.dw	0
      0000D0 00 0E                 7196 	.dw	Ldebug_CIE4_end-Ldebug_CIE4_start
      0000D2                       7197 Ldebug_CIE4_start:
      0000D2 FF FF                 7198 	.dw	0xffff
      0000D4 FF FF                 7199 	.dw	0xffff
      0000D6 01                    7200 	.db	1
      0000D7 00                    7201 	.db	0
      0000D8 01                    7202 	.uleb128	1
      0000D9 7F                    7203 	.sleb128	-1
      0000DA 09                    7204 	.db	9
      0000DB 0C                    7205 	.db	12
      0000DC 08                    7206 	.uleb128	8
      0000DD 02                    7207 	.uleb128	2
      0000DE 89                    7208 	.db	137
      0000DF 01                    7209 	.uleb128	1
      0000E0                       7210 Ldebug_CIE4_end:
      0000E0 00 00 00 21           7211 	.dw	0,33
      0000E4 00 00r00rCE           7212 	.dw	0,(Ldebug_CIE4_start-4)
      0000E8 00 00r04rF3           7213 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$567)	;initial loc
      0000EC 00 00 00 23           7214 	.dw	0,Sstm8s_tim2$TIM2_GetITStatus$582-Sstm8s_tim2$TIM2_GetITStatus$567
      0000F0 01                    7215 	.db	1
      0000F1 00 00r04rF3           7216 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$567)
      0000F5 0E                    7217 	.db	14
      0000F6 02                    7218 	.uleb128	2
      0000F7 01                    7219 	.db	1
      0000F8 00 00r04rF4           7220 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$568)
      0000FC 0E                    7221 	.db	14
      0000FD 03                    7222 	.uleb128	3
      0000FE 01                    7223 	.db	1
      0000FF 00 00r05r15           7224 	.dw	0,(Sstm8s_tim2$TIM2_GetITStatus$580)
      000103 0E                    7225 	.db	14
      000104 02                    7226 	.uleb128	2
                                   7227 
                                   7228 	.area .debug_frame (NOLOAD)
      000105 00 00                 7229 	.dw	0
      000107 00 0E                 7230 	.dw	Ldebug_CIE5_end-Ldebug_CIE5_start
      000109                       7231 Ldebug_CIE5_start:
      000109 FF FF                 7232 	.dw	0xffff
      00010B FF FF                 7233 	.dw	0xffff
      00010D 01                    7234 	.db	1
      00010E 00                    7235 	.db	0
      00010F 01                    7236 	.uleb128	1
      000110 7F                    7237 	.sleb128	-1
      000111 09                    7238 	.db	9
      000112 0C                    7239 	.db	12
      000113 08                    7240 	.uleb128	8
      000114 02                    7241 	.uleb128	2
      000115 89                    7242 	.db	137
      000116 01                    7243 	.uleb128	1
      000117                       7244 Ldebug_CIE5_end:
      000117 00 00 00 13           7245 	.dw	0,19
      00011B 00 00r01r05           7246 	.dw	0,(Ldebug_CIE5_start-4)
      00011F 00 00r04rE8           7247 	.dw	0,(Sstm8s_tim2$TIM2_ClearFlag$560)	;initial loc
      000123 00 00 00 0B           7248 	.dw	0,Sstm8s_tim2$TIM2_ClearFlag$565-Sstm8s_tim2$TIM2_ClearFlag$560
      000127 01                    7249 	.db	1
      000128 00 00r04rE8           7250 	.dw	0,(Sstm8s_tim2$TIM2_ClearFlag$560)
      00012C 0E                    7251 	.db	14
      00012D 02                    7252 	.uleb128	2
                                   7253 
                                   7254 	.area .debug_frame (NOLOAD)
      00012E 00 00                 7255 	.dw	0
      000130 00 0E                 7256 	.dw	Ldebug_CIE6_end-Ldebug_CIE6_start
      000132                       7257 Ldebug_CIE6_start:
      000132 FF FF                 7258 	.dw	0xffff
      000134 FF FF                 7259 	.dw	0xffff
      000136 01                    7260 	.db	1
      000137 00                    7261 	.db	0
      000138 01                    7262 	.uleb128	1
      000139 7F                    7263 	.sleb128	-1
      00013A 09                    7264 	.db	9
      00013B 0C                    7265 	.db	12
      00013C 08                    7266 	.uleb128	8
      00013D 02                    7267 	.uleb128	2
      00013E 89                    7268 	.db	137
      00013F 01                    7269 	.uleb128	1
      000140                       7270 Ldebug_CIE6_end:
      000140 00 00 00 2F           7271 	.dw	0,47
      000144 00 00r01r2E           7272 	.dw	0,(Ldebug_CIE6_start-4)
      000148 00 00r04rC1           7273 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$541)	;initial loc
      00014C 00 00 00 27           7274 	.dw	0,Sstm8s_tim2$TIM2_GetFlagStatus$558-Sstm8s_tim2$TIM2_GetFlagStatus$541
      000150 01                    7275 	.db	1
      000151 00 00r04rC1           7276 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$541)
      000155 0E                    7277 	.db	14
      000156 02                    7278 	.uleb128	2
      000157 01                    7279 	.db	1
      000158 00 00r04rC2           7280 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$542)
      00015C 0E                    7281 	.db	14
      00015D 03                    7282 	.uleb128	3
      00015E 01                    7283 	.db	1
      00015F 00 00r04rD4           7284 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$546)
      000163 0E                    7285 	.db	14
      000164 05                    7286 	.uleb128	5
      000165 01                    7287 	.db	1
      000166 00 00r04rD7           7288 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$547)
      00016A 0E                    7289 	.db	14
      00016B 03                    7290 	.uleb128	3
      00016C 01                    7291 	.db	1
      00016D 00 00r04rE7           7292 	.dw	0,(Sstm8s_tim2$TIM2_GetFlagStatus$556)
      000171 0E                    7293 	.db	14
      000172 02                    7294 	.uleb128	2
                                   7295 
                                   7296 	.area .debug_frame (NOLOAD)
      000173 00 00                 7297 	.dw	0
      000175 00 0E                 7298 	.dw	Ldebug_CIE7_end-Ldebug_CIE7_start
      000177                       7299 Ldebug_CIE7_start:
      000177 FF FF                 7300 	.dw	0xffff
      000179 FF FF                 7301 	.dw	0xffff
      00017B 01                    7302 	.db	1
      00017C 00                    7303 	.db	0
      00017D 01                    7304 	.uleb128	1
      00017E 7F                    7305 	.sleb128	-1
      00017F 09                    7306 	.db	9
      000180 0C                    7307 	.db	12
      000181 08                    7308 	.uleb128	8
      000182 02                    7309 	.uleb128	2
      000183 89                    7310 	.db	137
      000184 01                    7311 	.uleb128	1
      000185                       7312 Ldebug_CIE7_end:
      000185 00 00 00 13           7313 	.dw	0,19
      000189 00 00r01r73           7314 	.dw	0,(Ldebug_CIE7_start-4)
      00018D 00 00r04rBD           7315 	.dw	0,(Sstm8s_tim2$TIM2_GetPrescaler$535)	;initial loc
      000191 00 00 00 04           7316 	.dw	0,Sstm8s_tim2$TIM2_GetPrescaler$539-Sstm8s_tim2$TIM2_GetPrescaler$535
      000195 01                    7317 	.db	1
      000196 00 00r04rBD           7318 	.dw	0,(Sstm8s_tim2$TIM2_GetPrescaler$535)
      00019A 0E                    7319 	.db	14
      00019B 02                    7320 	.uleb128	2
                                   7321 
                                   7322 	.area .debug_frame (NOLOAD)
      00019C 00 00                 7323 	.dw	0
      00019E 00 0E                 7324 	.dw	Ldebug_CIE8_end-Ldebug_CIE8_start
      0001A0                       7325 Ldebug_CIE8_start:
      0001A0 FF FF                 7326 	.dw	0xffff
      0001A2 FF FF                 7327 	.dw	0xffff
      0001A4 01                    7328 	.db	1
      0001A5 00                    7329 	.db	0
      0001A6 01                    7330 	.uleb128	1
      0001A7 7F                    7331 	.sleb128	-1
      0001A8 09                    7332 	.db	9
      0001A9 0C                    7333 	.db	12
      0001AA 08                    7334 	.uleb128	8
      0001AB 02                    7335 	.uleb128	2
      0001AC 89                    7336 	.db	137
      0001AD 01                    7337 	.uleb128	1
      0001AE                       7338 Ldebug_CIE8_end:
      0001AE 00 00 00 21           7339 	.dw	0,33
      0001B2 00 00r01r9C           7340 	.dw	0,(Ldebug_CIE8_start-4)
      0001B6 00 00r04rA4           7341 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$526)	;initial loc
      0001BA 00 00 00 19           7342 	.dw	0,Sstm8s_tim2$TIM2_GetCounter$533-Sstm8s_tim2$TIM2_GetCounter$526
      0001BE 01                    7343 	.db	1
      0001BF 00 00r04rA4           7344 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$526)
      0001C3 0E                    7345 	.db	14
      0001C4 02                    7346 	.uleb128	2
      0001C5 01                    7347 	.db	1
      0001C6 00 00r04rA6           7348 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$527)
      0001CA 0E                    7349 	.db	14
      0001CB 06                    7350 	.uleb128	6
      0001CC 01                    7351 	.db	1
      0001CD 00 00r04rBC           7352 	.dw	0,(Sstm8s_tim2$TIM2_GetCounter$531)
      0001D1 0E                    7353 	.db	14
      0001D2 02                    7354 	.uleb128	2
                                   7355 
                                   7356 	.area .debug_frame (NOLOAD)
      0001D3 00 00                 7357 	.dw	0
      0001D5 00 0E                 7358 	.dw	Ldebug_CIE9_end-Ldebug_CIE9_start
      0001D7                       7359 Ldebug_CIE9_start:
      0001D7 FF FF                 7360 	.dw	0xffff
      0001D9 FF FF                 7361 	.dw	0xffff
      0001DB 01                    7362 	.db	1
      0001DC 00                    7363 	.db	0
      0001DD 01                    7364 	.uleb128	1
      0001DE 7F                    7365 	.sleb128	-1
      0001DF 09                    7366 	.db	9
      0001E0 0C                    7367 	.db	12
      0001E1 08                    7368 	.uleb128	8
      0001E2 02                    7369 	.uleb128	2
      0001E3 89                    7370 	.db	137
      0001E4 01                    7371 	.uleb128	1
      0001E5                       7372 Ldebug_CIE9_end:
      0001E5 00 00 00 2F           7373 	.dw	0,47
      0001E9 00 00r01rD3           7374 	.dw	0,(Ldebug_CIE9_start-4)
      0001ED 00 00r04r8A           7375 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$512)	;initial loc
      0001F1 00 00 00 1A           7376 	.dw	0,Sstm8s_tim2$TIM2_GetCapture3$524-Sstm8s_tim2$TIM2_GetCapture3$512
      0001F5 01                    7377 	.db	1
      0001F6 00 00r04r8A           7378 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$512)
      0001FA 0E                    7379 	.db	14
      0001FB 02                    7380 	.uleb128	2
      0001FC 01                    7381 	.db	1
      0001FD 00 00r04r8B           7382 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$513)
      000201 0E                    7383 	.db	14
      000202 04                    7384 	.uleb128	4
      000203 01                    7385 	.db	1
      000204 00 00r04r99           7386 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$518)
      000208 0E                    7387 	.db	14
      000209 06                    7388 	.uleb128	6
      00020A 01                    7389 	.db	1
      00020B 00 00r04r9C           7390 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$519)
      00020F 0E                    7391 	.db	14
      000210 04                    7392 	.uleb128	4
      000211 01                    7393 	.db	1
      000212 00 00r04rA3           7394 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture3$522)
      000216 0E                    7395 	.db	14
      000217 02                    7396 	.uleb128	2
                                   7397 
                                   7398 	.area .debug_frame (NOLOAD)
      000218 00 00                 7399 	.dw	0
      00021A 00 0E                 7400 	.dw	Ldebug_CIE10_end-Ldebug_CIE10_start
      00021C                       7401 Ldebug_CIE10_start:
      00021C FF FF                 7402 	.dw	0xffff
      00021E FF FF                 7403 	.dw	0xffff
      000220 01                    7404 	.db	1
      000221 00                    7405 	.db	0
      000222 01                    7406 	.uleb128	1
      000223 7F                    7407 	.sleb128	-1
      000224 09                    7408 	.db	9
      000225 0C                    7409 	.db	12
      000226 08                    7410 	.uleb128	8
      000227 02                    7411 	.uleb128	2
      000228 89                    7412 	.db	137
      000229 01                    7413 	.uleb128	1
      00022A                       7414 Ldebug_CIE10_end:
      00022A 00 00 00 2F           7415 	.dw	0,47
      00022E 00 00r02r18           7416 	.dw	0,(Ldebug_CIE10_start-4)
      000232 00 00r04r70           7417 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$498)	;initial loc
      000236 00 00 00 1A           7418 	.dw	0,Sstm8s_tim2$TIM2_GetCapture2$510-Sstm8s_tim2$TIM2_GetCapture2$498
      00023A 01                    7419 	.db	1
      00023B 00 00r04r70           7420 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$498)
      00023F 0E                    7421 	.db	14
      000240 02                    7422 	.uleb128	2
      000241 01                    7423 	.db	1
      000242 00 00r04r71           7424 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$499)
      000246 0E                    7425 	.db	14
      000247 04                    7426 	.uleb128	4
      000248 01                    7427 	.db	1
      000249 00 00r04r7F           7428 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$504)
      00024D 0E                    7429 	.db	14
      00024E 06                    7430 	.uleb128	6
      00024F 01                    7431 	.db	1
      000250 00 00r04r82           7432 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$505)
      000254 0E                    7433 	.db	14
      000255 04                    7434 	.uleb128	4
      000256 01                    7435 	.db	1
      000257 00 00r04r89           7436 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture2$508)
      00025B 0E                    7437 	.db	14
      00025C 02                    7438 	.uleb128	2
                                   7439 
                                   7440 	.area .debug_frame (NOLOAD)
      00025D 00 00                 7441 	.dw	0
      00025F 00 0E                 7442 	.dw	Ldebug_CIE11_end-Ldebug_CIE11_start
      000261                       7443 Ldebug_CIE11_start:
      000261 FF FF                 7444 	.dw	0xffff
      000263 FF FF                 7445 	.dw	0xffff
      000265 01                    7446 	.db	1
      000266 00                    7447 	.db	0
      000267 01                    7448 	.uleb128	1
      000268 7F                    7449 	.sleb128	-1
      000269 09                    7450 	.db	9
      00026A 0C                    7451 	.db	12
      00026B 08                    7452 	.uleb128	8
      00026C 02                    7453 	.uleb128	2
      00026D 89                    7454 	.db	137
      00026E 01                    7455 	.uleb128	1
      00026F                       7456 Ldebug_CIE11_end:
      00026F 00 00 00 2F           7457 	.dw	0,47
      000273 00 00r02r5D           7458 	.dw	0,(Ldebug_CIE11_start-4)
      000277 00 00r04r56           7459 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$484)	;initial loc
      00027B 00 00 00 1A           7460 	.dw	0,Sstm8s_tim2$TIM2_GetCapture1$496-Sstm8s_tim2$TIM2_GetCapture1$484
      00027F 01                    7461 	.db	1
      000280 00 00r04r56           7462 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$484)
      000284 0E                    7463 	.db	14
      000285 02                    7464 	.uleb128	2
      000286 01                    7465 	.db	1
      000287 00 00r04r57           7466 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$485)
      00028B 0E                    7467 	.db	14
      00028C 04                    7468 	.uleb128	4
      00028D 01                    7469 	.db	1
      00028E 00 00r04r65           7470 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$490)
      000292 0E                    7471 	.db	14
      000293 06                    7472 	.uleb128	6
      000294 01                    7473 	.db	1
      000295 00 00r04r68           7474 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$491)
      000299 0E                    7475 	.db	14
      00029A 04                    7476 	.uleb128	4
      00029B 01                    7477 	.db	1
      00029C 00 00r04r6F           7478 	.dw	0,(Sstm8s_tim2$TIM2_GetCapture1$494)
      0002A0 0E                    7479 	.db	14
      0002A1 02                    7480 	.uleb128	2
                                   7481 
                                   7482 	.area .debug_frame (NOLOAD)
      0002A2 00 00                 7483 	.dw	0
      0002A4 00 0E                 7484 	.dw	Ldebug_CIE12_end-Ldebug_CIE12_start
      0002A6                       7485 Ldebug_CIE12_start:
      0002A6 FF FF                 7486 	.dw	0xffff
      0002A8 FF FF                 7487 	.dw	0xffff
      0002AA 01                    7488 	.db	1
      0002AB 00                    7489 	.db	0
      0002AC 01                    7490 	.uleb128	1
      0002AD 7F                    7491 	.sleb128	-1
      0002AE 09                    7492 	.db	9
      0002AF 0C                    7493 	.db	12
      0002B0 08                    7494 	.uleb128	8
      0002B1 02                    7495 	.uleb128	2
      0002B2 89                    7496 	.db	137
      0002B3 01                    7497 	.uleb128	1
      0002B4                       7498 Ldebug_CIE12_end:
      0002B4 00 00 00 13           7499 	.dw	0,19
      0002B8 00 00r02rA2           7500 	.dw	0,(Ldebug_CIE12_start-4)
      0002BC 00 00r04r4B           7501 	.dw	0,(Sstm8s_tim2$TIM2_SetIC3Prescaler$477)	;initial loc
      0002C0 00 00 00 0B           7502 	.dw	0,Sstm8s_tim2$TIM2_SetIC3Prescaler$482-Sstm8s_tim2$TIM2_SetIC3Prescaler$477
      0002C4 01                    7503 	.db	1
      0002C5 00 00r04r4B           7504 	.dw	0,(Sstm8s_tim2$TIM2_SetIC3Prescaler$477)
      0002C9 0E                    7505 	.db	14
      0002CA 02                    7506 	.uleb128	2
                                   7507 
                                   7508 	.area .debug_frame (NOLOAD)
      0002CB 00 00                 7509 	.dw	0
      0002CD 00 0E                 7510 	.dw	Ldebug_CIE13_end-Ldebug_CIE13_start
      0002CF                       7511 Ldebug_CIE13_start:
      0002CF FF FF                 7512 	.dw	0xffff
      0002D1 FF FF                 7513 	.dw	0xffff
      0002D3 01                    7514 	.db	1
      0002D4 00                    7515 	.db	0
      0002D5 01                    7516 	.uleb128	1
      0002D6 7F                    7517 	.sleb128	-1
      0002D7 09                    7518 	.db	9
      0002D8 0C                    7519 	.db	12
      0002D9 08                    7520 	.uleb128	8
      0002DA 02                    7521 	.uleb128	2
      0002DB 89                    7522 	.db	137
      0002DC 01                    7523 	.uleb128	1
      0002DD                       7524 Ldebug_CIE13_end:
      0002DD 00 00 00 13           7525 	.dw	0,19
      0002E1 00 00r02rCB           7526 	.dw	0,(Ldebug_CIE13_start-4)
      0002E5 00 00r04r40           7527 	.dw	0,(Sstm8s_tim2$TIM2_SetIC2Prescaler$470)	;initial loc
      0002E9 00 00 00 0B           7528 	.dw	0,Sstm8s_tim2$TIM2_SetIC2Prescaler$475-Sstm8s_tim2$TIM2_SetIC2Prescaler$470
      0002ED 01                    7529 	.db	1
      0002EE 00 00r04r40           7530 	.dw	0,(Sstm8s_tim2$TIM2_SetIC2Prescaler$470)
      0002F2 0E                    7531 	.db	14
      0002F3 02                    7532 	.uleb128	2
                                   7533 
                                   7534 	.area .debug_frame (NOLOAD)
      0002F4 00 00                 7535 	.dw	0
      0002F6 00 0E                 7536 	.dw	Ldebug_CIE14_end-Ldebug_CIE14_start
      0002F8                       7537 Ldebug_CIE14_start:
      0002F8 FF FF                 7538 	.dw	0xffff
      0002FA FF FF                 7539 	.dw	0xffff
      0002FC 01                    7540 	.db	1
      0002FD 00                    7541 	.db	0
      0002FE 01                    7542 	.uleb128	1
      0002FF 7F                    7543 	.sleb128	-1
      000300 09                    7544 	.db	9
      000301 0C                    7545 	.db	12
      000302 08                    7546 	.uleb128	8
      000303 02                    7547 	.uleb128	2
      000304 89                    7548 	.db	137
      000305 01                    7549 	.uleb128	1
      000306                       7550 Ldebug_CIE14_end:
      000306 00 00 00 13           7551 	.dw	0,19
      00030A 00 00r02rF4           7552 	.dw	0,(Ldebug_CIE14_start-4)
      00030E 00 00r04r35           7553 	.dw	0,(Sstm8s_tim2$TIM2_SetIC1Prescaler$463)	;initial loc
      000312 00 00 00 0B           7554 	.dw	0,Sstm8s_tim2$TIM2_SetIC1Prescaler$468-Sstm8s_tim2$TIM2_SetIC1Prescaler$463
      000316 01                    7555 	.db	1
      000317 00 00r04r35           7556 	.dw	0,(Sstm8s_tim2$TIM2_SetIC1Prescaler$463)
      00031B 0E                    7557 	.db	14
      00031C 02                    7558 	.uleb128	2
                                   7559 
                                   7560 	.area .debug_frame (NOLOAD)
      00031D 00 00                 7561 	.dw	0
      00031F 00 0E                 7562 	.dw	Ldebug_CIE15_end-Ldebug_CIE15_start
      000321                       7563 Ldebug_CIE15_start:
      000321 FF FF                 7564 	.dw	0xffff
      000323 FF FF                 7565 	.dw	0xffff
      000325 01                    7566 	.db	1
      000326 00                    7567 	.db	0
      000327 01                    7568 	.uleb128	1
      000328 7F                    7569 	.sleb128	-1
      000329 09                    7570 	.db	9
      00032A 0C                    7571 	.db	12
      00032B 08                    7572 	.uleb128	8
      00032C 02                    7573 	.uleb128	2
      00032D 89                    7574 	.db	137
      00032E 01                    7575 	.uleb128	1
      00032F                       7576 Ldebug_CIE15_end:
      00032F 00 00 00 13           7577 	.dw	0,19
      000333 00 00r03r1D           7578 	.dw	0,(Ldebug_CIE15_start-4)
      000337 00 00r04r29           7579 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare3$456)	;initial loc
      00033B 00 00 00 0C           7580 	.dw	0,Sstm8s_tim2$TIM2_SetCompare3$461-Sstm8s_tim2$TIM2_SetCompare3$456
      00033F 01                    7581 	.db	1
      000340 00 00r04r29           7582 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare3$456)
      000344 0E                    7583 	.db	14
      000345 02                    7584 	.uleb128	2
                                   7585 
                                   7586 	.area .debug_frame (NOLOAD)
      000346 00 00                 7587 	.dw	0
      000348 00 0E                 7588 	.dw	Ldebug_CIE16_end-Ldebug_CIE16_start
      00034A                       7589 Ldebug_CIE16_start:
      00034A FF FF                 7590 	.dw	0xffff
      00034C FF FF                 7591 	.dw	0xffff
      00034E 01                    7592 	.db	1
      00034F 00                    7593 	.db	0
      000350 01                    7594 	.uleb128	1
      000351 7F                    7595 	.sleb128	-1
      000352 09                    7596 	.db	9
      000353 0C                    7597 	.db	12
      000354 08                    7598 	.uleb128	8
      000355 02                    7599 	.uleb128	2
      000356 89                    7600 	.db	137
      000357 01                    7601 	.uleb128	1
      000358                       7602 Ldebug_CIE16_end:
      000358 00 00 00 13           7603 	.dw	0,19
      00035C 00 00r03r46           7604 	.dw	0,(Ldebug_CIE16_start-4)
      000360 00 00r04r1D           7605 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare2$449)	;initial loc
      000364 00 00 00 0C           7606 	.dw	0,Sstm8s_tim2$TIM2_SetCompare2$454-Sstm8s_tim2$TIM2_SetCompare2$449
      000368 01                    7607 	.db	1
      000369 00 00r04r1D           7608 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare2$449)
      00036D 0E                    7609 	.db	14
      00036E 02                    7610 	.uleb128	2
                                   7611 
                                   7612 	.area .debug_frame (NOLOAD)
      00036F 00 00                 7613 	.dw	0
      000371 00 0E                 7614 	.dw	Ldebug_CIE17_end-Ldebug_CIE17_start
      000373                       7615 Ldebug_CIE17_start:
      000373 FF FF                 7616 	.dw	0xffff
      000375 FF FF                 7617 	.dw	0xffff
      000377 01                    7618 	.db	1
      000378 00                    7619 	.db	0
      000379 01                    7620 	.uleb128	1
      00037A 7F                    7621 	.sleb128	-1
      00037B 09                    7622 	.db	9
      00037C 0C                    7623 	.db	12
      00037D 08                    7624 	.uleb128	8
      00037E 02                    7625 	.uleb128	2
      00037F 89                    7626 	.db	137
      000380 01                    7627 	.uleb128	1
      000381                       7628 Ldebug_CIE17_end:
      000381 00 00 00 13           7629 	.dw	0,19
      000385 00 00r03r6F           7630 	.dw	0,(Ldebug_CIE17_start-4)
      000389 00 00r04r11           7631 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare1$442)	;initial loc
      00038D 00 00 00 0C           7632 	.dw	0,Sstm8s_tim2$TIM2_SetCompare1$447-Sstm8s_tim2$TIM2_SetCompare1$442
      000391 01                    7633 	.db	1
      000392 00 00r04r11           7634 	.dw	0,(Sstm8s_tim2$TIM2_SetCompare1$442)
      000396 0E                    7635 	.db	14
      000397 02                    7636 	.uleb128	2
                                   7637 
                                   7638 	.area .debug_frame (NOLOAD)
      000398 00 00                 7639 	.dw	0
      00039A 00 0E                 7640 	.dw	Ldebug_CIE18_end-Ldebug_CIE18_start
      00039C                       7641 Ldebug_CIE18_start:
      00039C FF FF                 7642 	.dw	0xffff
      00039E FF FF                 7643 	.dw	0xffff
      0003A0 01                    7644 	.db	1
      0003A1 00                    7645 	.db	0
      0003A2 01                    7646 	.uleb128	1
      0003A3 7F                    7647 	.sleb128	-1
      0003A4 09                    7648 	.db	9
      0003A5 0C                    7649 	.db	12
      0003A6 08                    7650 	.uleb128	8
      0003A7 02                    7651 	.uleb128	2
      0003A8 89                    7652 	.db	137
      0003A9 01                    7653 	.uleb128	1
      0003AA                       7654 Ldebug_CIE18_end:
      0003AA 00 00 00 13           7655 	.dw	0,19
      0003AE 00 00r03r98           7656 	.dw	0,(Ldebug_CIE18_start-4)
      0003B2 00 00r04r05           7657 	.dw	0,(Sstm8s_tim2$TIM2_SetAutoreload$435)	;initial loc
      0003B6 00 00 00 0C           7658 	.dw	0,Sstm8s_tim2$TIM2_SetAutoreload$440-Sstm8s_tim2$TIM2_SetAutoreload$435
      0003BA 01                    7659 	.db	1
      0003BB 00 00r04r05           7660 	.dw	0,(Sstm8s_tim2$TIM2_SetAutoreload$435)
      0003BF 0E                    7661 	.db	14
      0003C0 02                    7662 	.uleb128	2
                                   7663 
                                   7664 	.area .debug_frame (NOLOAD)
      0003C1 00 00                 7665 	.dw	0
      0003C3 00 0E                 7666 	.dw	Ldebug_CIE19_end-Ldebug_CIE19_start
      0003C5                       7667 Ldebug_CIE19_start:
      0003C5 FF FF                 7668 	.dw	0xffff
      0003C7 FF FF                 7669 	.dw	0xffff
      0003C9 01                    7670 	.db	1
      0003CA 00                    7671 	.db	0
      0003CB 01                    7672 	.uleb128	1
      0003CC 7F                    7673 	.sleb128	-1
      0003CD 09                    7674 	.db	9
      0003CE 0C                    7675 	.db	12
      0003CF 08                    7676 	.uleb128	8
      0003D0 02                    7677 	.uleb128	2
      0003D1 89                    7678 	.db	137
      0003D2 01                    7679 	.uleb128	1
      0003D3                       7680 Ldebug_CIE19_end:
      0003D3 00 00 00 13           7681 	.dw	0,19
      0003D7 00 00r03rC1           7682 	.dw	0,(Ldebug_CIE19_start-4)
      0003DB 00 00r03rF9           7683 	.dw	0,(Sstm8s_tim2$TIM2_SetCounter$428)	;initial loc
      0003DF 00 00 00 0C           7684 	.dw	0,Sstm8s_tim2$TIM2_SetCounter$433-Sstm8s_tim2$TIM2_SetCounter$428
      0003E3 01                    7685 	.db	1
      0003E4 00 00r03rF9           7686 	.dw	0,(Sstm8s_tim2$TIM2_SetCounter$428)
      0003E8 0E                    7687 	.db	14
      0003E9 02                    7688 	.uleb128	2
                                   7689 
                                   7690 	.area .debug_frame (NOLOAD)
      0003EA 00 00                 7691 	.dw	0
      0003EC 00 0E                 7692 	.dw	Ldebug_CIE20_end-Ldebug_CIE20_start
      0003EE                       7693 Ldebug_CIE20_start:
      0003EE FF FF                 7694 	.dw	0xffff
      0003F0 FF FF                 7695 	.dw	0xffff
      0003F2 01                    7696 	.db	1
      0003F3 00                    7697 	.db	0
      0003F4 01                    7698 	.uleb128	1
      0003F5 7F                    7699 	.sleb128	-1
      0003F6 09                    7700 	.db	9
      0003F7 0C                    7701 	.db	12
      0003F8 08                    7702 	.uleb128	8
      0003F9 02                    7703 	.uleb128	2
      0003FA 89                    7704 	.db	137
      0003FB 01                    7705 	.uleb128	1
      0003FC                       7706 Ldebug_CIE20_end:
      0003FC 00 00 00 1A           7707 	.dw	0,26
      000400 00 00r03rEA           7708 	.dw	0,(Ldebug_CIE20_start-4)
      000404 00 00r03rAA           7709 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$405)	;initial loc
      000408 00 00 00 4F           7710 	.dw	0,Sstm8s_tim2$TIM2_SelectOCxM$426-Sstm8s_tim2$TIM2_SelectOCxM$405
      00040C 01                    7711 	.db	1
      00040D 00 00r03rAA           7712 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$405)
      000411 0E                    7713 	.db	14
      000412 02                    7714 	.uleb128	2
      000413 01                    7715 	.db	1
      000414 00 00r03rD1           7716 	.dw	0,(Sstm8s_tim2$TIM2_SelectOCxM$413)
      000418 0E                    7717 	.db	14
      000419 02                    7718 	.uleb128	2
                                   7719 
                                   7720 	.area .debug_frame (NOLOAD)
      00041A 00 00                 7721 	.dw	0
      00041C 00 0E                 7722 	.dw	Ldebug_CIE21_end-Ldebug_CIE21_start
      00041E                       7723 Ldebug_CIE21_start:
      00041E FF FF                 7724 	.dw	0xffff
      000420 FF FF                 7725 	.dw	0xffff
      000422 01                    7726 	.db	1
      000423 00                    7727 	.db	0
      000424 01                    7728 	.uleb128	1
      000425 7F                    7729 	.sleb128	-1
      000426 09                    7730 	.db	9
      000427 0C                    7731 	.db	12
      000428 08                    7732 	.uleb128	8
      000429 02                    7733 	.uleb128	2
      00042A 89                    7734 	.db	137
      00042B 01                    7735 	.uleb128	1
      00042C                       7736 Ldebug_CIE21_end:
      00042C 00 00 00 1A           7737 	.dw	0,26
      000430 00 00r04r1A           7738 	.dw	0,(Ldebug_CIE21_start-4)
      000434 00 00r03r4C           7739 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$370)	;initial loc
      000438 00 00 00 5E           7740 	.dw	0,Sstm8s_tim2$TIM2_CCxCmd$403-Sstm8s_tim2$TIM2_CCxCmd$370
      00043C 01                    7741 	.db	1
      00043D 00 00r03r4C           7742 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$370)
      000441 0E                    7743 	.db	14
      000442 02                    7744 	.uleb128	2
      000443 01                    7745 	.db	1
      000444 00 00r03r78           7746 	.dw	0,(Sstm8s_tim2$TIM2_CCxCmd$382)
      000448 0E                    7747 	.db	14
      000449 02                    7748 	.uleb128	2
                                   7749 
                                   7750 	.area .debug_frame (NOLOAD)
      00044A 00 00                 7751 	.dw	0
      00044C 00 0E                 7752 	.dw	Ldebug_CIE22_end-Ldebug_CIE22_start
      00044E                       7753 Ldebug_CIE22_start:
      00044E FF FF                 7754 	.dw	0xffff
      000450 FF FF                 7755 	.dw	0xffff
      000452 01                    7756 	.db	1
      000453 00                    7757 	.db	0
      000454 01                    7758 	.uleb128	1
      000455 7F                    7759 	.sleb128	-1
      000456 09                    7760 	.db	9
      000457 0C                    7761 	.db	12
      000458 08                    7762 	.uleb128	8
      000459 02                    7763 	.uleb128	2
      00045A 89                    7764 	.db	137
      00045B 01                    7765 	.uleb128	1
      00045C                       7766 Ldebug_CIE22_end:
      00045C 00 00 00 13           7767 	.dw	0,19
      000460 00 00r04r4A           7768 	.dw	0,(Ldebug_CIE22_start-4)
      000464 00 00r03r34           7769 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$357)	;initial loc
      000468 00 00 00 18           7770 	.dw	0,Sstm8s_tim2$TIM2_OC3PolarityConfig$368-Sstm8s_tim2$TIM2_OC3PolarityConfig$357
      00046C 01                    7771 	.db	1
      00046D 00 00r03r34           7772 	.dw	0,(Sstm8s_tim2$TIM2_OC3PolarityConfig$357)
      000471 0E                    7773 	.db	14
      000472 02                    7774 	.uleb128	2
                                   7775 
                                   7776 	.area .debug_frame (NOLOAD)
      000473 00 00                 7777 	.dw	0
      000475 00 0E                 7778 	.dw	Ldebug_CIE23_end-Ldebug_CIE23_start
      000477                       7779 Ldebug_CIE23_start:
      000477 FF FF                 7780 	.dw	0xffff
      000479 FF FF                 7781 	.dw	0xffff
      00047B 01                    7782 	.db	1
      00047C 00                    7783 	.db	0
      00047D 01                    7784 	.uleb128	1
      00047E 7F                    7785 	.sleb128	-1
      00047F 09                    7786 	.db	9
      000480 0C                    7787 	.db	12
      000481 08                    7788 	.uleb128	8
      000482 02                    7789 	.uleb128	2
      000483 89                    7790 	.db	137
      000484 01                    7791 	.uleb128	1
      000485                       7792 Ldebug_CIE23_end:
      000485 00 00 00 13           7793 	.dw	0,19
      000489 00 00r04r73           7794 	.dw	0,(Ldebug_CIE23_start-4)
      00048D 00 00r03r1C           7795 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$344)	;initial loc
      000491 00 00 00 18           7796 	.dw	0,Sstm8s_tim2$TIM2_OC2PolarityConfig$355-Sstm8s_tim2$TIM2_OC2PolarityConfig$344
      000495 01                    7797 	.db	1
      000496 00 00r03r1C           7798 	.dw	0,(Sstm8s_tim2$TIM2_OC2PolarityConfig$344)
      00049A 0E                    7799 	.db	14
      00049B 02                    7800 	.uleb128	2
                                   7801 
                                   7802 	.area .debug_frame (NOLOAD)
      00049C 00 00                 7803 	.dw	0
      00049E 00 0E                 7804 	.dw	Ldebug_CIE24_end-Ldebug_CIE24_start
      0004A0                       7805 Ldebug_CIE24_start:
      0004A0 FF FF                 7806 	.dw	0xffff
      0004A2 FF FF                 7807 	.dw	0xffff
      0004A4 01                    7808 	.db	1
      0004A5 00                    7809 	.db	0
      0004A6 01                    7810 	.uleb128	1
      0004A7 7F                    7811 	.sleb128	-1
      0004A8 09                    7812 	.db	9
      0004A9 0C                    7813 	.db	12
      0004AA 08                    7814 	.uleb128	8
      0004AB 02                    7815 	.uleb128	2
      0004AC 89                    7816 	.db	137
      0004AD 01                    7817 	.uleb128	1
      0004AE                       7818 Ldebug_CIE24_end:
      0004AE 00 00 00 13           7819 	.dw	0,19
      0004B2 00 00r04r9C           7820 	.dw	0,(Ldebug_CIE24_start-4)
      0004B6 00 00r03r04           7821 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$331)	;initial loc
      0004BA 00 00 00 18           7822 	.dw	0,Sstm8s_tim2$TIM2_OC1PolarityConfig$342-Sstm8s_tim2$TIM2_OC1PolarityConfig$331
      0004BE 01                    7823 	.db	1
      0004BF 00 00r03r04           7824 	.dw	0,(Sstm8s_tim2$TIM2_OC1PolarityConfig$331)
      0004C3 0E                    7825 	.db	14
      0004C4 02                    7826 	.uleb128	2
                                   7827 
                                   7828 	.area .debug_frame (NOLOAD)
      0004C5 00 00                 7829 	.dw	0
      0004C7 00 0E                 7830 	.dw	Ldebug_CIE25_end-Ldebug_CIE25_start
      0004C9                       7831 Ldebug_CIE25_start:
      0004C9 FF FF                 7832 	.dw	0xffff
      0004CB FF FF                 7833 	.dw	0xffff
      0004CD 01                    7834 	.db	1
      0004CE 00                    7835 	.db	0
      0004CF 01                    7836 	.uleb128	1
      0004D0 7F                    7837 	.sleb128	-1
      0004D1 09                    7838 	.db	9
      0004D2 0C                    7839 	.db	12
      0004D3 08                    7840 	.uleb128	8
      0004D4 02                    7841 	.uleb128	2
      0004D5 89                    7842 	.db	137
      0004D6 01                    7843 	.uleb128	1
      0004D7                       7844 Ldebug_CIE25_end:
      0004D7 00 00 00 13           7845 	.dw	0,19
      0004DB 00 00r04rC5           7846 	.dw	0,(Ldebug_CIE25_start-4)
      0004DF 00 00r02rFD           7847 	.dw	0,(Sstm8s_tim2$TIM2_GenerateEvent$325)	;initial loc
      0004E3 00 00 00 07           7848 	.dw	0,Sstm8s_tim2$TIM2_GenerateEvent$329-Sstm8s_tim2$TIM2_GenerateEvent$325
      0004E7 01                    7849 	.db	1
      0004E8 00 00r02rFD           7850 	.dw	0,(Sstm8s_tim2$TIM2_GenerateEvent$325)
      0004EC 0E                    7851 	.db	14
      0004ED 02                    7852 	.uleb128	2
                                   7853 
                                   7854 	.area .debug_frame (NOLOAD)
      0004EE 00 00                 7855 	.dw	0
      0004F0 00 0E                 7856 	.dw	Ldebug_CIE26_end-Ldebug_CIE26_start
      0004F2                       7857 Ldebug_CIE26_start:
      0004F2 FF FF                 7858 	.dw	0xffff
      0004F4 FF FF                 7859 	.dw	0xffff
      0004F6 01                    7860 	.db	1
      0004F7 00                    7861 	.db	0
      0004F8 01                    7862 	.uleb128	1
      0004F9 7F                    7863 	.sleb128	-1
      0004FA 09                    7864 	.db	9
      0004FB 0C                    7865 	.db	12
      0004FC 08                    7866 	.uleb128	8
      0004FD 02                    7867 	.uleb128	2
      0004FE 89                    7868 	.db	137
      0004FF 01                    7869 	.uleb128	1
      000500                       7870 Ldebug_CIE26_end:
      000500 00 00 00 13           7871 	.dw	0,19
      000504 00 00r04rEE           7872 	.dw	0,(Ldebug_CIE26_start-4)
      000508 00 00r02rE5           7873 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$312)	;initial loc
      00050C 00 00 00 18           7874 	.dw	0,Sstm8s_tim2$TIM2_OC3PreloadConfig$323-Sstm8s_tim2$TIM2_OC3PreloadConfig$312
      000510 01                    7875 	.db	1
      000511 00 00r02rE5           7876 	.dw	0,(Sstm8s_tim2$TIM2_OC3PreloadConfig$312)
      000515 0E                    7877 	.db	14
      000516 02                    7878 	.uleb128	2
                                   7879 
                                   7880 	.area .debug_frame (NOLOAD)
      000517 00 00                 7881 	.dw	0
      000519 00 0E                 7882 	.dw	Ldebug_CIE27_end-Ldebug_CIE27_start
      00051B                       7883 Ldebug_CIE27_start:
      00051B FF FF                 7884 	.dw	0xffff
      00051D FF FF                 7885 	.dw	0xffff
      00051F 01                    7886 	.db	1
      000520 00                    7887 	.db	0
      000521 01                    7888 	.uleb128	1
      000522 7F                    7889 	.sleb128	-1
      000523 09                    7890 	.db	9
      000524 0C                    7891 	.db	12
      000525 08                    7892 	.uleb128	8
      000526 02                    7893 	.uleb128	2
      000527 89                    7894 	.db	137
      000528 01                    7895 	.uleb128	1
      000529                       7896 Ldebug_CIE27_end:
      000529 00 00 00 13           7897 	.dw	0,19
      00052D 00 00r05r17           7898 	.dw	0,(Ldebug_CIE27_start-4)
      000531 00 00r02rCD           7899 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$299)	;initial loc
      000535 00 00 00 18           7900 	.dw	0,Sstm8s_tim2$TIM2_OC2PreloadConfig$310-Sstm8s_tim2$TIM2_OC2PreloadConfig$299
      000539 01                    7901 	.db	1
      00053A 00 00r02rCD           7902 	.dw	0,(Sstm8s_tim2$TIM2_OC2PreloadConfig$299)
      00053E 0E                    7903 	.db	14
      00053F 02                    7904 	.uleb128	2
                                   7905 
                                   7906 	.area .debug_frame (NOLOAD)
      000540 00 00                 7907 	.dw	0
      000542 00 0E                 7908 	.dw	Ldebug_CIE28_end-Ldebug_CIE28_start
      000544                       7909 Ldebug_CIE28_start:
      000544 FF FF                 7910 	.dw	0xffff
      000546 FF FF                 7911 	.dw	0xffff
      000548 01                    7912 	.db	1
      000549 00                    7913 	.db	0
      00054A 01                    7914 	.uleb128	1
      00054B 7F                    7915 	.sleb128	-1
      00054C 09                    7916 	.db	9
      00054D 0C                    7917 	.db	12
      00054E 08                    7918 	.uleb128	8
      00054F 02                    7919 	.uleb128	2
      000550 89                    7920 	.db	137
      000551 01                    7921 	.uleb128	1
      000552                       7922 Ldebug_CIE28_end:
      000552 00 00 00 13           7923 	.dw	0,19
      000556 00 00r05r40           7924 	.dw	0,(Ldebug_CIE28_start-4)
      00055A 00 00r02rB5           7925 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$286)	;initial loc
      00055E 00 00 00 18           7926 	.dw	0,Sstm8s_tim2$TIM2_OC1PreloadConfig$297-Sstm8s_tim2$TIM2_OC1PreloadConfig$286
      000562 01                    7927 	.db	1
      000563 00 00r02rB5           7928 	.dw	0,(Sstm8s_tim2$TIM2_OC1PreloadConfig$286)
      000567 0E                    7929 	.db	14
      000568 02                    7930 	.uleb128	2
                                   7931 
                                   7932 	.area .debug_frame (NOLOAD)
      000569 00 00                 7933 	.dw	0
      00056B 00 0E                 7934 	.dw	Ldebug_CIE29_end-Ldebug_CIE29_start
      00056D                       7935 Ldebug_CIE29_start:
      00056D FF FF                 7936 	.dw	0xffff
      00056F FF FF                 7937 	.dw	0xffff
      000571 01                    7938 	.db	1
      000572 00                    7939 	.db	0
      000573 01                    7940 	.uleb128	1
      000574 7F                    7941 	.sleb128	-1
      000575 09                    7942 	.db	9
      000576 0C                    7943 	.db	12
      000577 08                    7944 	.uleb128	8
      000578 02                    7945 	.uleb128	2
      000579 89                    7946 	.db	137
      00057A 01                    7947 	.uleb128	1
      00057B                       7948 Ldebug_CIE29_end:
      00057B 00 00 00 13           7949 	.dw	0,19
      00057F 00 00r05r69           7950 	.dw	0,(Ldebug_CIE29_start-4)
      000583 00 00r02r9D           7951 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$273)	;initial loc
      000587 00 00 00 18           7952 	.dw	0,Sstm8s_tim2$TIM2_ARRPreloadConfig$284-Sstm8s_tim2$TIM2_ARRPreloadConfig$273
      00058B 01                    7953 	.db	1
      00058C 00 00r02r9D           7954 	.dw	0,(Sstm8s_tim2$TIM2_ARRPreloadConfig$273)
      000590 0E                    7955 	.db	14
      000591 02                    7956 	.uleb128	2
                                   7957 
                                   7958 	.area .debug_frame (NOLOAD)
      000592 00 00                 7959 	.dw	0
      000594 00 0E                 7960 	.dw	Ldebug_CIE30_end-Ldebug_CIE30_start
      000596                       7961 Ldebug_CIE30_start:
      000596 FF FF                 7962 	.dw	0xffff
      000598 FF FF                 7963 	.dw	0xffff
      00059A 01                    7964 	.db	1
      00059B 00                    7965 	.db	0
      00059C 01                    7966 	.uleb128	1
      00059D 7F                    7967 	.sleb128	-1
      00059E 09                    7968 	.db	9
      00059F 0C                    7969 	.db	12
      0005A0 08                    7970 	.uleb128	8
      0005A1 02                    7971 	.uleb128	2
      0005A2 89                    7972 	.db	137
      0005A3 01                    7973 	.uleb128	1
      0005A4                       7974 Ldebug_CIE30_end:
      0005A4 00 00 00 13           7975 	.dw	0,19
      0005A8 00 00r05r92           7976 	.dw	0,(Ldebug_CIE30_start-4)
      0005AC 00 00r02r92           7977 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC3Config$266)	;initial loc
      0005B0 00 00 00 0B           7978 	.dw	0,Sstm8s_tim2$TIM2_ForcedOC3Config$271-Sstm8s_tim2$TIM2_ForcedOC3Config$266
      0005B4 01                    7979 	.db	1
      0005B5 00 00r02r92           7980 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC3Config$266)
      0005B9 0E                    7981 	.db	14
      0005BA 02                    7982 	.uleb128	2
                                   7983 
                                   7984 	.area .debug_frame (NOLOAD)
      0005BB 00 00                 7985 	.dw	0
      0005BD 00 0E                 7986 	.dw	Ldebug_CIE31_end-Ldebug_CIE31_start
      0005BF                       7987 Ldebug_CIE31_start:
      0005BF FF FF                 7988 	.dw	0xffff
      0005C1 FF FF                 7989 	.dw	0xffff
      0005C3 01                    7990 	.db	1
      0005C4 00                    7991 	.db	0
      0005C5 01                    7992 	.uleb128	1
      0005C6 7F                    7993 	.sleb128	-1
      0005C7 09                    7994 	.db	9
      0005C8 0C                    7995 	.db	12
      0005C9 08                    7996 	.uleb128	8
      0005CA 02                    7997 	.uleb128	2
      0005CB 89                    7998 	.db	137
      0005CC 01                    7999 	.uleb128	1
      0005CD                       8000 Ldebug_CIE31_end:
      0005CD 00 00 00 13           8001 	.dw	0,19
      0005D1 00 00r05rBB           8002 	.dw	0,(Ldebug_CIE31_start-4)
      0005D5 00 00r02r87           8003 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC2Config$259)	;initial loc
      0005D9 00 00 00 0B           8004 	.dw	0,Sstm8s_tim2$TIM2_ForcedOC2Config$264-Sstm8s_tim2$TIM2_ForcedOC2Config$259
      0005DD 01                    8005 	.db	1
      0005DE 00 00r02r87           8006 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC2Config$259)
      0005E2 0E                    8007 	.db	14
      0005E3 02                    8008 	.uleb128	2
                                   8009 
                                   8010 	.area .debug_frame (NOLOAD)
      0005E4 00 00                 8011 	.dw	0
      0005E6 00 0E                 8012 	.dw	Ldebug_CIE32_end-Ldebug_CIE32_start
      0005E8                       8013 Ldebug_CIE32_start:
      0005E8 FF FF                 8014 	.dw	0xffff
      0005EA FF FF                 8015 	.dw	0xffff
      0005EC 01                    8016 	.db	1
      0005ED 00                    8017 	.db	0
      0005EE 01                    8018 	.uleb128	1
      0005EF 7F                    8019 	.sleb128	-1
      0005F0 09                    8020 	.db	9
      0005F1 0C                    8021 	.db	12
      0005F2 08                    8022 	.uleb128	8
      0005F3 02                    8023 	.uleb128	2
      0005F4 89                    8024 	.db	137
      0005F5 01                    8025 	.uleb128	1
      0005F6                       8026 Ldebug_CIE32_end:
      0005F6 00 00 00 13           8027 	.dw	0,19
      0005FA 00 00r05rE4           8028 	.dw	0,(Ldebug_CIE32_start-4)
      0005FE 00 00r02r7C           8029 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC1Config$252)	;initial loc
      000602 00 00 00 0B           8030 	.dw	0,Sstm8s_tim2$TIM2_ForcedOC1Config$257-Sstm8s_tim2$TIM2_ForcedOC1Config$252
      000606 01                    8031 	.db	1
      000607 00 00r02r7C           8032 	.dw	0,(Sstm8s_tim2$TIM2_ForcedOC1Config$252)
      00060B 0E                    8033 	.db	14
      00060C 02                    8034 	.uleb128	2
                                   8035 
                                   8036 	.area .debug_frame (NOLOAD)
      00060D 00 00                 8037 	.dw	0
      00060F 00 0E                 8038 	.dw	Ldebug_CIE33_end-Ldebug_CIE33_start
      000611                       8039 Ldebug_CIE33_start:
      000611 FF FF                 8040 	.dw	0xffff
      000613 FF FF                 8041 	.dw	0xffff
      000615 01                    8042 	.db	1
      000616 00                    8043 	.db	0
      000617 01                    8044 	.uleb128	1
      000618 7F                    8045 	.sleb128	-1
      000619 09                    8046 	.db	9
      00061A 0C                    8047 	.db	12
      00061B 08                    8048 	.uleb128	8
      00061C 02                    8049 	.uleb128	2
      00061D 89                    8050 	.db	137
      00061E 01                    8051 	.uleb128	1
      00061F                       8052 Ldebug_CIE33_end:
      00061F 00 00 00 13           8053 	.dw	0,19
      000623 00 00r06r0D           8054 	.dw	0,(Ldebug_CIE33_start-4)
      000627 00 00r02r6F           8055 	.dw	0,(Sstm8s_tim2$TIM2_PrescalerConfig$245)	;initial loc
      00062B 00 00 00 0D           8056 	.dw	0,Sstm8s_tim2$TIM2_PrescalerConfig$250-Sstm8s_tim2$TIM2_PrescalerConfig$245
      00062F 01                    8057 	.db	1
      000630 00 00r02r6F           8058 	.dw	0,(Sstm8s_tim2$TIM2_PrescalerConfig$245)
      000634 0E                    8059 	.db	14
      000635 02                    8060 	.uleb128	2
                                   8061 
                                   8062 	.area .debug_frame (NOLOAD)
      000636 00 00                 8063 	.dw	0
      000638 00 0E                 8064 	.dw	Ldebug_CIE34_end-Ldebug_CIE34_start
      00063A                       8065 Ldebug_CIE34_start:
      00063A FF FF                 8066 	.dw	0xffff
      00063C FF FF                 8067 	.dw	0xffff
      00063E 01                    8068 	.db	1
      00063F 00                    8069 	.db	0
      000640 01                    8070 	.uleb128	1
      000641 7F                    8071 	.sleb128	-1
      000642 09                    8072 	.db	9
      000643 0C                    8073 	.db	12
      000644 08                    8074 	.uleb128	8
      000645 02                    8075 	.uleb128	2
      000646 89                    8076 	.db	137
      000647 01                    8077 	.uleb128	1
      000648                       8078 Ldebug_CIE34_end:
      000648 00 00 00 13           8079 	.dw	0,19
      00064C 00 00r06r36           8080 	.dw	0,(Ldebug_CIE34_start-4)
      000650 00 00r02r57           8081 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$232)	;initial loc
      000654 00 00 00 18           8082 	.dw	0,Sstm8s_tim2$TIM2_SelectOnePulseMode$243-Sstm8s_tim2$TIM2_SelectOnePulseMode$232
      000658 01                    8083 	.db	1
      000659 00 00r02r57           8084 	.dw	0,(Sstm8s_tim2$TIM2_SelectOnePulseMode$232)
      00065D 0E                    8085 	.db	14
      00065E 02                    8086 	.uleb128	2
                                   8087 
                                   8088 	.area .debug_frame (NOLOAD)
      00065F 00 00                 8089 	.dw	0
      000661 00 0E                 8090 	.dw	Ldebug_CIE35_end-Ldebug_CIE35_start
      000663                       8091 Ldebug_CIE35_start:
      000663 FF FF                 8092 	.dw	0xffff
      000665 FF FF                 8093 	.dw	0xffff
      000667 01                    8094 	.db	1
      000668 00                    8095 	.db	0
      000669 01                    8096 	.uleb128	1
      00066A 7F                    8097 	.sleb128	-1
      00066B 09                    8098 	.db	9
      00066C 0C                    8099 	.db	12
      00066D 08                    8100 	.uleb128	8
      00066E 02                    8101 	.uleb128	2
      00066F 89                    8102 	.db	137
      000670 01                    8103 	.uleb128	1
      000671                       8104 Ldebug_CIE35_end:
      000671 00 00 00 13           8105 	.dw	0,19
      000675 00 00r06r5F           8106 	.dw	0,(Ldebug_CIE35_start-4)
      000679 00 00r02r3F           8107 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$219)	;initial loc
      00067D 00 00 00 18           8108 	.dw	0,Sstm8s_tim2$TIM2_UpdateRequestConfig$230-Sstm8s_tim2$TIM2_UpdateRequestConfig$219
      000681 01                    8109 	.db	1
      000682 00 00r02r3F           8110 	.dw	0,(Sstm8s_tim2$TIM2_UpdateRequestConfig$219)
      000686 0E                    8111 	.db	14
      000687 02                    8112 	.uleb128	2
                                   8113 
                                   8114 	.area .debug_frame (NOLOAD)
      000688 00 00                 8115 	.dw	0
      00068A 00 0E                 8116 	.dw	Ldebug_CIE36_end-Ldebug_CIE36_start
      00068C                       8117 Ldebug_CIE36_start:
      00068C FF FF                 8118 	.dw	0xffff
      00068E FF FF                 8119 	.dw	0xffff
      000690 01                    8120 	.db	1
      000691 00                    8121 	.db	0
      000692 01                    8122 	.uleb128	1
      000693 7F                    8123 	.sleb128	-1
      000694 09                    8124 	.db	9
      000695 0C                    8125 	.db	12
      000696 08                    8126 	.uleb128	8
      000697 02                    8127 	.uleb128	2
      000698 89                    8128 	.db	137
      000699 01                    8129 	.uleb128	1
      00069A                       8130 Ldebug_CIE36_end:
      00069A 00 00 00 13           8131 	.dw	0,19
      00069E 00 00r06r88           8132 	.dw	0,(Ldebug_CIE36_start-4)
      0006A2 00 00r02r27           8133 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$206)	;initial loc
      0006A6 00 00 00 18           8134 	.dw	0,Sstm8s_tim2$TIM2_UpdateDisableConfig$217-Sstm8s_tim2$TIM2_UpdateDisableConfig$206
      0006AA 01                    8135 	.db	1
      0006AB 00 00r02r27           8136 	.dw	0,(Sstm8s_tim2$TIM2_UpdateDisableConfig$206)
      0006AF 0E                    8137 	.db	14
      0006B0 02                    8138 	.uleb128	2
                                   8139 
                                   8140 	.area .debug_frame (NOLOAD)
      0006B1 00 00                 8141 	.dw	0
      0006B3 00 0E                 8142 	.dw	Ldebug_CIE37_end-Ldebug_CIE37_start
      0006B5                       8143 Ldebug_CIE37_start:
      0006B5 FF FF                 8144 	.dw	0xffff
      0006B7 FF FF                 8145 	.dw	0xffff
      0006B9 01                    8146 	.db	1
      0006BA 00                    8147 	.db	0
      0006BB 01                    8148 	.uleb128	1
      0006BC 7F                    8149 	.sleb128	-1
      0006BD 09                    8150 	.db	9
      0006BE 0C                    8151 	.db	12
      0006BF 08                    8152 	.uleb128	8
      0006C0 02                    8153 	.uleb128	2
      0006C1 89                    8154 	.db	137
      0006C2 01                    8155 	.uleb128	1
      0006C3                       8156 Ldebug_CIE37_end:
      0006C3 00 00 00 2F           8157 	.dw	0,47
      0006C7 00 00r06rB1           8158 	.dw	0,(Ldebug_CIE37_start-4)
      0006CB 00 00r02r06           8159 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$189)	;initial loc
      0006CF 00 00 00 21           8160 	.dw	0,Sstm8s_tim2$TIM2_ITConfig$204-Sstm8s_tim2$TIM2_ITConfig$189
      0006D3 01                    8161 	.db	1
      0006D4 00 00r02r06           8162 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$189)
      0006D8 0E                    8163 	.db	14
      0006D9 02                    8164 	.uleb128	2
      0006DA 01                    8165 	.db	1
      0006DB 00 00r02r07           8166 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$190)
      0006DF 0E                    8167 	.db	14
      0006E0 03                    8168 	.uleb128	3
      0006E1 01                    8169 	.db	1
      0006E2 00 00r02r1A           8170 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$198)
      0006E6 0E                    8171 	.db	14
      0006E7 04                    8172 	.uleb128	4
      0006E8 01                    8173 	.db	1
      0006E9 00 00r02r20           8174 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$199)
      0006ED 0E                    8175 	.db	14
      0006EE 03                    8176 	.uleb128	3
      0006EF 01                    8177 	.db	1
      0006F0 00 00r02r26           8178 	.dw	0,(Sstm8s_tim2$TIM2_ITConfig$202)
      0006F4 0E                    8179 	.db	14
      0006F5 02                    8180 	.uleb128	2
                                   8181 
                                   8182 	.area .debug_frame (NOLOAD)
      0006F6 00 00                 8183 	.dw	0
      0006F8 00 0E                 8184 	.dw	Ldebug_CIE38_end-Ldebug_CIE38_start
      0006FA                       8185 Ldebug_CIE38_start:
      0006FA FF FF                 8186 	.dw	0xffff
      0006FC FF FF                 8187 	.dw	0xffff
      0006FE 01                    8188 	.db	1
      0006FF 00                    8189 	.db	0
      000700 01                    8190 	.uleb128	1
      000701 7F                    8191 	.sleb128	-1
      000702 09                    8192 	.db	9
      000703 0C                    8193 	.db	12
      000704 08                    8194 	.uleb128	8
      000705 02                    8195 	.uleb128	2
      000706 89                    8196 	.db	137
      000707 01                    8197 	.uleb128	1
      000708                       8198 Ldebug_CIE38_end:
      000708 00 00 00 13           8199 	.dw	0,19
      00070C 00 00r06rF6           8200 	.dw	0,(Ldebug_CIE38_start-4)
      000710 00 00r01rEE           8201 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$176)	;initial loc
      000714 00 00 00 18           8202 	.dw	0,Sstm8s_tim2$TIM2_Cmd$187-Sstm8s_tim2$TIM2_Cmd$176
      000718 01                    8203 	.db	1
      000719 00 00r01rEE           8204 	.dw	0,(Sstm8s_tim2$TIM2_Cmd$176)
      00071D 0E                    8205 	.db	14
      00071E 02                    8206 	.uleb128	2
                                   8207 
                                   8208 	.area .debug_frame (NOLOAD)
      00071F 00 00                 8209 	.dw	0
      000721 00 0E                 8210 	.dw	Ldebug_CIE39_end-Ldebug_CIE39_start
      000723                       8211 Ldebug_CIE39_start:
      000723 FF FF                 8212 	.dw	0xffff
      000725 FF FF                 8213 	.dw	0xffff
      000727 01                    8214 	.db	1
      000728 00                    8215 	.db	0
      000729 01                    8216 	.uleb128	1
      00072A 7F                    8217 	.sleb128	-1
      00072B 09                    8218 	.db	9
      00072C 0C                    8219 	.db	12
      00072D 08                    8220 	.uleb128	8
      00072E 02                    8221 	.uleb128	2
      00072F 89                    8222 	.db	137
      000730 01                    8223 	.uleb128	1
      000731                       8224 Ldebug_CIE39_end:
      000731 00 00 00 D7           8225 	.dw	0,215
      000735 00 00r07r1F           8226 	.dw	0,(Ldebug_CIE39_start-4)
      000739 00 00r01r65           8227 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$116)	;initial loc
      00073D 00 00 00 89           8228 	.dw	0,Sstm8s_tim2$TIM2_PWMIConfig$174-Sstm8s_tim2$TIM2_PWMIConfig$116
      000741 01                    8229 	.db	1
      000742 00 00r01r65           8230 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$116)
      000746 0E                    8231 	.db	14
      000747 02                    8232 	.uleb128	2
      000748 01                    8233 	.db	1
      000749 00 00r01r66           8234 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$117)
      00074D 0E                    8235 	.db	14
      00074E 04                    8236 	.uleb128	4
      00074F 01                    8237 	.db	1
      000750 00 00r01r6F           8238 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$119)
      000754 0E                    8239 	.db	14
      000755 04                    8240 	.uleb128	4
      000756 01                    8241 	.db	1
      000757 00 00r01r83           8242 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$127)
      00075B 0E                    8243 	.db	14
      00075C 04                    8244 	.uleb128	4
      00075D 01                    8245 	.db	1
      00075E 00 00r01r98           8246 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$137)
      000762 0E                    8247 	.db	14
      000763 05                    8248 	.uleb128	5
      000764 01                    8249 	.db	1
      000765 00 00r01r9B           8250 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$138)
      000769 0E                    8251 	.db	14
      00076A 06                    8252 	.uleb128	6
      00076B 01                    8253 	.db	1
      00076C 00 00r01r9E           8254 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$139)
      000770 0E                    8255 	.db	14
      000771 07                    8256 	.uleb128	7
      000772 01                    8257 	.db	1
      000773 00 00r01rA3           8258 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$140)
      000777 0E                    8259 	.db	14
      000778 04                    8260 	.uleb128	4
      000779 01                    8261 	.db	1
      00077A 00 00r01rA6           8262 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$142)
      00077E 0E                    8263 	.db	14
      00077F 05                    8264 	.uleb128	5
      000780 01                    8265 	.db	1
      000781 00 00r01rAA           8266 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$143)
      000785 0E                    8267 	.db	14
      000786 04                    8268 	.uleb128	4
      000787 01                    8269 	.db	1
      000788 00 00r01rAD           8270 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$145)
      00078C 0E                    8271 	.db	14
      00078D 05                    8272 	.uleb128	5
      00078E 01                    8273 	.db	1
      00078F 00 00r01rB0           8274 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$146)
      000793 0E                    8275 	.db	14
      000794 06                    8276 	.uleb128	6
      000795 01                    8277 	.db	1
      000796 00 00r01rB3           8278 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$147)
      00079A 0E                    8279 	.db	14
      00079B 07                    8280 	.uleb128	7
      00079C 01                    8281 	.db	1
      00079D 00 00r01rB8           8282 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$148)
      0007A1 0E                    8283 	.db	14
      0007A2 04                    8284 	.uleb128	4
      0007A3 01                    8285 	.db	1
      0007A4 00 00r01rBB           8286 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$150)
      0007A8 0E                    8287 	.db	14
      0007A9 05                    8288 	.uleb128	5
      0007AA 01                    8289 	.db	1
      0007AB 00 00r01rBF           8290 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$151)
      0007AF 0E                    8291 	.db	14
      0007B0 04                    8292 	.uleb128	4
      0007B1 01                    8293 	.db	1
      0007B2 00 00r01rC5           8294 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$155)
      0007B6 0E                    8295 	.db	14
      0007B7 05                    8296 	.uleb128	5
      0007B8 01                    8297 	.db	1
      0007B9 00 00r01rC8           8298 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$156)
      0007BD 0E                    8299 	.db	14
      0007BE 06                    8300 	.uleb128	6
      0007BF 01                    8301 	.db	1
      0007C0 00 00r01rCB           8302 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$157)
      0007C4 0E                    8303 	.db	14
      0007C5 07                    8304 	.uleb128	7
      0007C6 01                    8305 	.db	1
      0007C7 00 00r01rD0           8306 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$158)
      0007CB 0E                    8307 	.db	14
      0007CC 04                    8308 	.uleb128	4
      0007CD 01                    8309 	.db	1
      0007CE 00 00r01rD3           8310 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$160)
      0007D2 0E                    8311 	.db	14
      0007D3 05                    8312 	.uleb128	5
      0007D4 01                    8313 	.db	1
      0007D5 00 00r01rD7           8314 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$161)
      0007D9 0E                    8315 	.db	14
      0007DA 04                    8316 	.uleb128	4
      0007DB 01                    8317 	.db	1
      0007DC 00 00r01rDA           8318 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$163)
      0007E0 0E                    8319 	.db	14
      0007E1 05                    8320 	.uleb128	5
      0007E2 01                    8321 	.db	1
      0007E3 00 00r01rDD           8322 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$164)
      0007E7 0E                    8323 	.db	14
      0007E8 06                    8324 	.uleb128	6
      0007E9 01                    8325 	.db	1
      0007EA 00 00r01rE0           8326 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$165)
      0007EE 0E                    8327 	.db	14
      0007EF 07                    8328 	.uleb128	7
      0007F0 01                    8329 	.db	1
      0007F1 00 00r01rE5           8330 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$166)
      0007F5 0E                    8331 	.db	14
      0007F6 04                    8332 	.uleb128	4
      0007F7 01                    8333 	.db	1
      0007F8 00 00r01rE8           8334 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$168)
      0007FC 0E                    8335 	.db	14
      0007FD 05                    8336 	.uleb128	5
      0007FE 01                    8337 	.db	1
      0007FF 00 00r01rEC           8338 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$169)
      000803 0E                    8339 	.db	14
      000804 04                    8340 	.uleb128	4
      000805 01                    8341 	.db	1
      000806 00 00r01rED           8342 	.dw	0,(Sstm8s_tim2$TIM2_PWMIConfig$172)
      00080A 0E                    8343 	.db	14
      00080B 02                    8344 	.uleb128	2
                                   8345 
                                   8346 	.area .debug_frame (NOLOAD)
      00080C 00 00                 8347 	.dw	0
      00080E 00 0E                 8348 	.dw	Ldebug_CIE40_end-Ldebug_CIE40_start
      000810                       8349 Ldebug_CIE40_start:
      000810 FF FF                 8350 	.dw	0xffff
      000812 FF FF                 8351 	.dw	0xffff
      000814 01                    8352 	.db	1
      000815 00                    8353 	.db	0
      000816 01                    8354 	.uleb128	1
      000817 7F                    8355 	.sleb128	-1
      000818 09                    8356 	.db	9
      000819 0C                    8357 	.db	12
      00081A 08                    8358 	.uleb128	8
      00081B 02                    8359 	.uleb128	2
      00081C 89                    8360 	.db	137
      00081D 01                    8361 	.uleb128	1
      00081E                       8362 Ldebug_CIE40_end:
      00081E 00 00 00 98           8363 	.dw	0,152
      000822 00 00r08r0C           8364 	.dw	0,(Ldebug_CIE40_start-4)
      000826 00 00r01r0D           8365 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$78)	;initial loc
      00082A 00 00 00 58           8366 	.dw	0,Sstm8s_tim2$TIM2_ICInit$114-Sstm8s_tim2$TIM2_ICInit$78
      00082E 01                    8367 	.db	1
      00082F 00 00r01r0D           8368 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$78)
      000833 0E                    8369 	.db	14
      000834 02                    8370 	.uleb128	2
      000835 01                    8371 	.db	1
      000836 00 00r01r17           8372 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$82)
      00083A 0E                    8373 	.db	14
      00083B 03                    8374 	.uleb128	3
      00083C 01                    8375 	.db	1
      00083D 00 00r01r1A           8376 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$83)
      000841 0E                    8377 	.db	14
      000842 04                    8378 	.uleb128	4
      000843 01                    8379 	.db	1
      000844 00 00r01r1D           8380 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$84)
      000848 0E                    8381 	.db	14
      000849 05                    8382 	.uleb128	5
      00084A 01                    8383 	.db	1
      00084B 00 00r01r22           8384 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$85)
      00084F 0E                    8385 	.db	14
      000850 02                    8386 	.uleb128	2
      000851 01                    8387 	.db	1
      000852 00 00r01r25           8388 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$87)
      000856 0E                    8389 	.db	14
      000857 03                    8390 	.uleb128	3
      000858 01                    8391 	.db	1
      000859 00 00r01r29           8392 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$88)
      00085D 0E                    8393 	.db	14
      00085E 02                    8394 	.uleb128	2
      00085F 01                    8395 	.db	1
      000860 00 00r01r37           8396 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$91)
      000864 0E                    8397 	.db	14
      000865 02                    8398 	.uleb128	2
      000866 01                    8399 	.db	1
      000867 00 00r01r3A           8400 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$94)
      00086B 0E                    8401 	.db	14
      00086C 03                    8402 	.uleb128	3
      00086D 01                    8403 	.db	1
      00086E 00 00r01r3D           8404 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$95)
      000872 0E                    8405 	.db	14
      000873 04                    8406 	.uleb128	4
      000874 01                    8407 	.db	1
      000875 00 00r01r40           8408 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$96)
      000879 0E                    8409 	.db	14
      00087A 05                    8410 	.uleb128	5
      00087B 01                    8411 	.db	1
      00087C 00 00r01r45           8412 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$97)
      000880 0E                    8413 	.db	14
      000881 02                    8414 	.uleb128	2
      000882 01                    8415 	.db	1
      000883 00 00r01r48           8416 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$99)
      000887 0E                    8417 	.db	14
      000888 03                    8418 	.uleb128	3
      000889 01                    8419 	.db	1
      00088A 00 00r01r4C           8420 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$100)
      00088E 0E                    8421 	.db	14
      00088F 02                    8422 	.uleb128	2
      000890 01                    8423 	.db	1
      000891 00 00r01r52           8424 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$104)
      000895 0E                    8425 	.db	14
      000896 03                    8426 	.uleb128	3
      000897 01                    8427 	.db	1
      000898 00 00r01r55           8428 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$105)
      00089C 0E                    8429 	.db	14
      00089D 04                    8430 	.uleb128	4
      00089E 01                    8431 	.db	1
      00089F 00 00r01r58           8432 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$106)
      0008A3 0E                    8433 	.db	14
      0008A4 05                    8434 	.uleb128	5
      0008A5 01                    8435 	.db	1
      0008A6 00 00r01r5D           8436 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$107)
      0008AA 0E                    8437 	.db	14
      0008AB 02                    8438 	.uleb128	2
      0008AC 01                    8439 	.db	1
      0008AD 00 00r01r60           8440 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$109)
      0008B1 0E                    8441 	.db	14
      0008B2 03                    8442 	.uleb128	3
      0008B3 01                    8443 	.db	1
      0008B4 00 00r01r64           8444 	.dw	0,(Sstm8s_tim2$TIM2_ICInit$110)
      0008B8 0E                    8445 	.db	14
      0008B9 02                    8446 	.uleb128	2
                                   8447 
                                   8448 	.area .debug_frame (NOLOAD)
      0008BA 00 00                 8449 	.dw	0
      0008BC 00 0E                 8450 	.dw	Ldebug_CIE41_end-Ldebug_CIE41_start
      0008BE                       8451 Ldebug_CIE41_start:
      0008BE FF FF                 8452 	.dw	0xffff
      0008C0 FF FF                 8453 	.dw	0xffff
      0008C2 01                    8454 	.db	1
      0008C3 00                    8455 	.db	0
      0008C4 01                    8456 	.uleb128	1
      0008C5 7F                    8457 	.sleb128	-1
      0008C6 09                    8458 	.db	9
      0008C7 0C                    8459 	.db	12
      0008C8 08                    8460 	.uleb128	8
      0008C9 02                    8461 	.uleb128	2
      0008CA 89                    8462 	.db	137
      0008CB 01                    8463 	.uleb128	1
      0008CC                       8464 Ldebug_CIE41_end:
      0008CC 00 00 00 21           8465 	.dw	0,33
      0008D0 00 00r08rBA           8466 	.dw	0,(Ldebug_CIE41_start-4)
      0008D4 00 00r00rD7           8467 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$64)	;initial loc
      0008D8 00 00 00 36           8468 	.dw	0,Sstm8s_tim2$TIM2_OC3Init$76-Sstm8s_tim2$TIM2_OC3Init$64
      0008DC 01                    8469 	.db	1
      0008DD 00 00r00rD7           8470 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$64)
      0008E1 0E                    8471 	.db	14
      0008E2 02                    8472 	.uleb128	2
      0008E3 01                    8473 	.db	1
      0008E4 00 00r00rD8           8474 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$65)
      0008E8 0E                    8475 	.db	14
      0008E9 04                    8476 	.uleb128	4
      0008EA 01                    8477 	.db	1
      0008EB 00 00r01r0C           8478 	.dw	0,(Sstm8s_tim2$TIM2_OC3Init$74)
      0008EF 0E                    8479 	.db	14
      0008F0 02                    8480 	.uleb128	2
                                   8481 
                                   8482 	.area .debug_frame (NOLOAD)
      0008F1 00 00                 8483 	.dw	0
      0008F3 00 0E                 8484 	.dw	Ldebug_CIE42_end-Ldebug_CIE42_start
      0008F5                       8485 Ldebug_CIE42_start:
      0008F5 FF FF                 8486 	.dw	0xffff
      0008F7 FF FF                 8487 	.dw	0xffff
      0008F9 01                    8488 	.db	1
      0008FA 00                    8489 	.db	0
      0008FB 01                    8490 	.uleb128	1
      0008FC 7F                    8491 	.sleb128	-1
      0008FD 09                    8492 	.db	9
      0008FE 0C                    8493 	.db	12
      0008FF 08                    8494 	.uleb128	8
      000900 02                    8495 	.uleb128	2
      000901 89                    8496 	.db	137
      000902 01                    8497 	.uleb128	1
      000903                       8498 Ldebug_CIE42_end:
      000903 00 00 00 21           8499 	.dw	0,33
      000907 00 00r08rF1           8500 	.dw	0,(Ldebug_CIE42_start-4)
      00090B 00 00r00rA1           8501 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$50)	;initial loc
      00090F 00 00 00 36           8502 	.dw	0,Sstm8s_tim2$TIM2_OC2Init$62-Sstm8s_tim2$TIM2_OC2Init$50
      000913 01                    8503 	.db	1
      000914 00 00r00rA1           8504 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$50)
      000918 0E                    8505 	.db	14
      000919 02                    8506 	.uleb128	2
      00091A 01                    8507 	.db	1
      00091B 00 00r00rA2           8508 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$51)
      00091F 0E                    8509 	.db	14
      000920 04                    8510 	.uleb128	4
      000921 01                    8511 	.db	1
      000922 00 00r00rD6           8512 	.dw	0,(Sstm8s_tim2$TIM2_OC2Init$60)
      000926 0E                    8513 	.db	14
      000927 02                    8514 	.uleb128	2
                                   8515 
                                   8516 	.area .debug_frame (NOLOAD)
      000928 00 00                 8517 	.dw	0
      00092A 00 0E                 8518 	.dw	Ldebug_CIE43_end-Ldebug_CIE43_start
      00092C                       8519 Ldebug_CIE43_start:
      00092C FF FF                 8520 	.dw	0xffff
      00092E FF FF                 8521 	.dw	0xffff
      000930 01                    8522 	.db	1
      000931 00                    8523 	.db	0
      000932 01                    8524 	.uleb128	1
      000933 7F                    8525 	.sleb128	-1
      000934 09                    8526 	.db	9
      000935 0C                    8527 	.db	12
      000936 08                    8528 	.uleb128	8
      000937 02                    8529 	.uleb128	2
      000938 89                    8530 	.db	137
      000939 01                    8531 	.uleb128	1
      00093A                       8532 Ldebug_CIE43_end:
      00093A 00 00 00 21           8533 	.dw	0,33
      00093E 00 00r09r28           8534 	.dw	0,(Ldebug_CIE43_start-4)
      000942 00 00r00r6B           8535 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$36)	;initial loc
      000946 00 00 00 36           8536 	.dw	0,Sstm8s_tim2$TIM2_OC1Init$48-Sstm8s_tim2$TIM2_OC1Init$36
      00094A 01                    8537 	.db	1
      00094B 00 00r00r6B           8538 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$36)
      00094F 0E                    8539 	.db	14
      000950 02                    8540 	.uleb128	2
      000951 01                    8541 	.db	1
      000952 00 00r00r6C           8542 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$37)
      000956 0E                    8543 	.db	14
      000957 04                    8544 	.uleb128	4
      000958 01                    8545 	.db	1
      000959 00 00r00rA0           8546 	.dw	0,(Sstm8s_tim2$TIM2_OC1Init$46)
      00095D 0E                    8547 	.db	14
      00095E 02                    8548 	.uleb128	2
                                   8549 
                                   8550 	.area .debug_frame (NOLOAD)
      00095F 00 00                 8551 	.dw	0
      000961 00 0E                 8552 	.dw	Ldebug_CIE44_end-Ldebug_CIE44_start
      000963                       8553 Ldebug_CIE44_start:
      000963 FF FF                 8554 	.dw	0xffff
      000965 FF FF                 8555 	.dw	0xffff
      000967 01                    8556 	.db	1
      000968 00                    8557 	.db	0
      000969 01                    8558 	.uleb128	1
      00096A 7F                    8559 	.sleb128	-1
      00096B 09                    8560 	.db	9
      00096C 0C                    8561 	.db	12
      00096D 08                    8562 	.uleb128	8
      00096E 02                    8563 	.uleb128	2
      00096F 89                    8564 	.db	137
      000970 01                    8565 	.uleb128	1
      000971                       8566 Ldebug_CIE44_end:
      000971 00 00 00 13           8567 	.dw	0,19
      000975 00 00r09r5F           8568 	.dw	0,(Ldebug_CIE44_start-4)
      000979 00 00r00r59           8569 	.dw	0,(Sstm8s_tim2$TIM2_TimeBaseInit$28)	;initial loc
      00097D 00 00 00 12           8570 	.dw	0,Sstm8s_tim2$TIM2_TimeBaseInit$34-Sstm8s_tim2$TIM2_TimeBaseInit$28
      000981 01                    8571 	.db	1
      000982 00 00r00r59           8572 	.dw	0,(Sstm8s_tim2$TIM2_TimeBaseInit$28)
      000986 0E                    8573 	.db	14
      000987 02                    8574 	.uleb128	2
                                   8575 
                                   8576 	.area .debug_frame (NOLOAD)
      000988 00 00                 8577 	.dw	0
      00098A 00 0E                 8578 	.dw	Ldebug_CIE45_end-Ldebug_CIE45_start
      00098C                       8579 Ldebug_CIE45_start:
      00098C FF FF                 8580 	.dw	0xffff
      00098E FF FF                 8581 	.dw	0xffff
      000990 01                    8582 	.db	1
      000991 00                    8583 	.db	0
      000992 01                    8584 	.uleb128	1
      000993 7F                    8585 	.sleb128	-1
      000994 09                    8586 	.db	9
      000995 0C                    8587 	.db	12
      000996 08                    8588 	.uleb128	8
      000997 02                    8589 	.uleb128	2
      000998 89                    8590 	.db	137
      000999 01                    8591 	.uleb128	1
      00099A                       8592 Ldebug_CIE45_end:
      00099A 00 00 00 13           8593 	.dw	0,19
      00099E 00 00r09r88           8594 	.dw	0,(Ldebug_CIE45_start-4)
      0009A2 00 00r00r00           8595 	.dw	0,(Sstm8s_tim2$TIM2_DeInit$1)	;initial loc
      0009A6 00 00 00 59           8596 	.dw	0,Sstm8s_tim2$TIM2_DeInit$26-Sstm8s_tim2$TIM2_DeInit$1
      0009AA 01                    8597 	.db	1
      0009AB 00 00r00r00           8598 	.dw	0,(Sstm8s_tim2$TIM2_DeInit$1)
      0009AF 0E                    8599 	.db	14
      0009B0 02                    8600 	.uleb128	2
