#ifndef SUSPEND_DENY_LIST_H
#define SUSPEND_DENY_LIST_H

static const char *suspend_deny_list[] = {
	"6005000.funnel",
	"6004000.tpda",
	"7038000.tpdm",
	"7054000.tpdm",
	"704c000.tpdm",
	"71d0000.tpdm",
	"7050000.tpdm",
	"7bc2000.tpda",
	"7bc0000.tpdm",
	"7043000.tpda",
	"7042000.tpdm",
	"7191000.tpda",
	"7190000.tpdm",
	"7b92000.tpda",
	"7b90000.tpdm",
	"7083000.funnel",
	"7082000.tpda",
	"7080000.tpdm",
	"158000.hwevent",
	"6001000.csr",
	"soc:modem_etm0",
	"soc:audio_etm0",
	"soc:rpm_etm0",
	"7225000.funnel",
	"soc:dummy-tpdm-wcss",
	"1620000.ad-hoc-bus",
	"soc:devfreq_spdm_cpu",
	"soc:devfreq_spdm_gov",
	"soc:qcom,kgsl-hyp",
	"soc:qcom,kgsl-busmon",
	"soc:ddr-bw-opp-table-gpu",
	"soc:qcom,gpubw",
	"5000000.qcom,kgsl-3d0",
	"5040000.qcom,kgsl-iommu",
	"3400000.pinctrl",
	"gpiochip0",
	"gpiochip0",
	"soc:qcom,msm-pcm",
	"soc:qcom,msm-pcm-routing",
	"soc:qcom,msm-compr-dsp",
	"soc:qcom,msm-pcm-low-latency",
	"soc:qcom,msm-ultra-low-latency",
	"soc:qcom,msm-pcm-dsp-noirq",
	"soc:qcom,msm-transcode-loopback",
	"soc:qcom,msm-compress-dsp",
	"soc:qcom,msm-stub-codec",
	"soc:qcom,msm-dai-fe",
	"soc:qcom,msm-pcm-afe",
	"soc:qcom,msm-dai-q6-hdmi",
	"soc:qcom,msm-dai-q6-dp",
	"soc:qcom,msm-pcm-loopback",
	"soc:qcom,msm-pcm-loopback-low-latency",
	"soc:qcom,msm-pcm-dtmf",
	"soc:qcom,msm-dai-mi2s",
	"soc:qcom,msm-dai-cdc-dma",
	"soc:qcom,msm-lsm-client",
	"soc:qcom,msm-dai-q6",
	"soc:qcom,msm-pcm-hostless",
	"soc:qcom,msm-audio-apr",
	"soc:qcom,msm-pri-auxpcm",
	"soc:qcom,msm-sec-auxpcm",
	"soc:qcom,msm-tert-auxpcm",
	"soc:qcom,msm-quat-auxpcm",
	"soc:qcom,msm-quin-auxpcm",
	"soc:qcom,msm-hdmi-dba-codec-rx",
	"soc:qcom,msm-adsp-loader",
	"soc:qcom,msm-dai-tdm-pri-rx",
	"soc:qcom,msm-dai-tdm-pri-tx",
	"soc:qcom,msm-dai-tdm-sec-rx",
	"soc:qcom,msm-dai-tdm-sec-tx",
	"soc:qcom,msm-dai-tdm-tert-rx",
	"soc:qcom,msm-dai-tdm-tert-tx",
	"soc:qcom,msm-dai-tdm-quat-rx",
	"soc:qcom,msm-dai-tdm-quat-tx",
	"soc:qcom,msm-dai-tdm-quin-rx",
	"soc:qcom,msm-dai-tdm-quin-tx",
	"soc:qcom,msm-dai-q6-spdif-pri-rx",
	"soc:qcom,msm-dai-q6-spdif-pri-tx",
	"soc:qcom,msm-dai-q6-spdif-sec-rx",
	"soc:qcom,msm-dai-q6-spdif-sec-tx",
	"soc:qcom,msm-dai-q6-afe-loopback-tx",
	"c900000.qcom,mdss_mdp",
	"soc:qcom,mdss_dsi@0",
	"soc:qcom,mdss_wb_panel",
	"soc:qcom,msm_ext_disp",
	"c900000.qcom,mdss_rotator",
	"c994a00.qcom,mdss_dsi_pll",
	"c996a00.qcom,mdss_dsi_pll",
	"c144000.qcom,sps-dma",
	"c184000.qcom,sps-dma",
	"c175000.spi",
	"c1b8000.spi",
	"c171000.uart",
	"soc:msm_cdc_pinctrl@64",
	"170f700c.qcom,avtimer",
	"soc:qcom,msm-cpe-lsm",
	"soc:qcom,msm-cpe-lsm@3",
	"soc:qcom,wcd-dsp-mgr",
	"soc:qcom,wcd-dsp-glink",
	"soc:msm_cdc_pinctrl@67",
	"soc:msm_cdc_pinctrl@68",
	"soc:audio_ext_clk",
	"c900000.qcom,sde_kms",
	"c994000.qcom,sde_dsi_ctrl0",
	"c996000.qcom,sde_dsi_ctrl1",
	"c994400.qcom,mdss_dsi_phy0",
	"c996400.qcom,mdss_dsi_phy1",
	"c9a0000.qcom,hdmi_tx_8998",
	"soc:qcom,wb-display@0",
	"soc:qcom,hdmi-display",
	"c9a0000.qcom,hdmi-cec",
	"soc:gpio_keys",
	"soc:virtual_therm@0",
	"soc:tri_state_key",
	"soc:fingerprint_detect",
	"soc:fpc_fpc1020",
	"soc:qcom,camera-flash@0",
	"psci",
	"vendor",
	"vendor:bt_wcn3990",
	"writeback",
	"pwmchip0",
	"pwmchip1",
	"pwmchip2",
	"regulator.56",
	"regulator.57",
	"regulator.58",
	"regulator.59",
	"regulator.60",
	"regulator.61",
	"regulator.62",
	"regulator.63",
	"regulator.64",
	"regulator.65",
	"regulator.66",
	"regulator.67",
	"regulator.68",
	"regulator.69",
	"vga_arbiter",
	"input0",
	"edac",
	"mc",
	"soc:qcom,ion:qcom,ion-heap@25",
	"soc:qcom,ion:qcom,ion-heap@22",
	"soc:qcom,ion:qcom,ion-heap@26",
	"soc:qcom,ion:qcom,ion-heap@27",
	"soc:qcom,ion:qcom,ion-heap@19",
	"soc:qcom,ion:qcom,ion-heap@13",
	"soc:qcom,ion:qcom,ion-heap@10",
	"soc:qcom,ion:qcom,ion-heap@9",
	"ion",
	"extcon0",
	"extcon1",
	"soc:qcom,msm_ext_disp:qcom,msm-ext-disp-audio-codec-rx",
	"lo",
	"regulatory.0",
	"rfkill",
	"100000.qcom,gcc",
	"c8c0000.qcom,mmsscc",
	"5065000.qcom,early_gpucc",
	"179c8000.cprh-ctrl",
	"regulator.70",
	"179c4000.cprh-ctrl",
	"regulator.71",
	"5061000.cpr4-ctrl",
	"regulator.72",
	"c8ce020.qcom,gdsc",
	"regulator.73",
	"c179000.i2c",
	"i2c-5",
	"5-0020",
	"c17a000.i2c",
	"i2c-6",
	"6-0028",
	"c1b5000.i2c",
	"i2c-7",
	"7-0008",
	"7-0055",
	"7-0026",
	"c1b7000.i2c",
	"i2c-9",
	"9-0036",
	"5065000.qcom,gpucc",
	"179c0000.qcom,cpu-clock-8998",
	"179c0000.qcom,cpu-clock-8998:qcom,limits-dcvs@179ce800",
	"179c0000.qcom,cpu-clock-8998:qcom,limits-dcvs@179cc800",
	"5066094.qcom,gdsc",
	"regulator.74",
	"soc:qcom,msm-cpufreq",
	"fab-a1noc",
	"fab-a2noc",
	"fab-bimc",
	"fab-cnoc",
	"fab-cr_virt",
	"fab-gnoc",
	"fab-mnoc",
	"fab-snoc",
	"fab-mnoc-ahb",
	"mas-pcie-0",
	"mas-usb3",
	"mas-ufs",
	"mas-blsp-2",
	"mas-cnoc-a2noc",
	"mas-ipa",
	"mas-sdcc-2",
	"mas-sdcc-4",
	"mas-tsif",
	"mas-blsp-1",
	"mas-cr-virt-a2noc",
	"mas-gnoc-bimc",
	"mas-oxili",
	"mas-mnoc-bimc",
	"mas-snoc-bimc",
	"mas-snoc-cnoc",
	"mas-qdss-dap",
	"mas-crypto-c0",
	"mas-apps-proc",
	"mas-cnoc-mnoc-mmss-cfg",
	"mas-cnoc-mnoc-cfg",
	"mas-cpp",
	"mas-jpeg",
	"mas-mdp-p0",
	"mas-mdp-p1",
	"mas-rotator",
	"mas-venus",
	"mas-vfe",
	"mas-venus-vmem",
	"mas-hmss",
	"mas-qdss-bam",
	"mas-snoc-cfg",
	"mas-bimc-snoc-0",
	"mas-bimc-snoc-1",
	"mas-a1noc-snoc",
	"mas-a2noc-snoc",
	"mas-qdss-etr",
	"slv-a1noc-snoc",
	"slv-a2noc-snoc",
	"slv-ebi",
	"slv-hmss-l3",
	"slv-bimc-snoc-0",
	"slv-bimc-snoc-1",
	"slv-cnoc-a2noc",
	"slv-ssc-cfg",
	"slv-mpm",
	"slv-pmic-arb",
	"slv-tlmm-north",
	"slv-pimem-cfg",
	"slv-imem-cfg",
	"slv-message-ram",
	"slv-skl",
	"slv-bimc-cfg",
	"slv-prng",
	"slv-a2noc-cfg",
	"slv-ipa",
	"slv-tcsr",
	"slv-snoc-cfg",
	"slv-clk-ctl",
	"slv-glm",
	"slv-spdm",
	"slv-gpuss-cfg",
	"slv-cnoc-mnoc-cfg",
	"slv-qm-cfg",
	"slv-mss-cfg",
	"slv-ufs-cfg",
	"slv-tlmm-west",
	"slv-a1noc-cfg",
	"slv-ahb2phy",
	"slv-blsp-2",
	"slv-pdm",
	"slv-usb3-0",
	"slv-a1noc-smmu-cfg",
	"slv-blsp-1",
	"slv-sdcc-2",
	"slv-sdcc-4",
	"slv-tsif",
	"slv-qdss-cfg",
	"slv-tlmm-east",
	"slv-cnoc-mnoc-mmss-cfg",
	"slv-srvc-cnoc",
	"slv-cr-virt-a2noc",
	"slv-gnoc-bimc",
	"slv-camera-cfg",
	"slv-camera-throttle-cfg",
	"slv-misc-cfg",
	"slv-venus-throttle-cfg",
	"slv-venus-cfg",
	"slv-vmem-cfg",
	"slv-mmss-clk-xpu-cfg",
	"slv-mmss-clk-cfg",
	"slv-display-cfg",
	"slv-display-throttle-cfg",
	"slv-smmu-cfg",
	"slv-mnoc-bimc",
	"slv-vmem",
	"slv-srvc-mnoc",
	"slv-hmss",
	"slv-lpass",
	"slv-wlan",
	"slv-snoc-bimc",
	"slv-snoc-cnoc",
	"slv-imem",
	"slv-pimem",
	"slv-qdss-stm",
	"slv-pcie-0",
	"slv-srvc-snoc",
	"null",
	"zero",
	"full",
	"random",
	"urandom",
	"kmsg",
	"console",
	"vcs",
	"vcsa",
	"vcs1",
	"vcsa1",
};

#endif // SUSPEND_DENY_LIST_H
