---
layout: page
title: Github
permalink: /github/
---

- [Bitsolver pattern recognition to detect 0110](https://github.com/Ikarthikmb/VerilogFod/tree/main/bitsolver/pattern_recognition)

- [Data Types in Verilog HDL](https://github.com/Ikarthikmb/VerilogFod/blob/main/data_types/data_types.v)

- Basic gates: AND, OR, NAND, NOR, XOR, XNOR [DUT](https://github.com/Ikarthikmb/VerilogFod/blob/main/gates/basic_gates.v), [TB](https://github.com/Ikarthikmb/VerilogFod/blob/main/gates/tb_basic_gates.v), [GTKwave output](https://github.com/Ikarthikmb/VerilogFod/blob/main/gates/basic_gates_waveform.png)

- 1 bit inverter - [DUT](https://github.com/Ikarthikmb/VerilogFod/blob/main/inverter/inverter.v), [TB](https://github.com/Ikarthikmb/VerilogFod/blob/main/inverter/inverter_tb.v), [GTKwave output](https://github.com/Ikarthikmb/VerilogFod/blob/main/inverter/inverter_tb_wave.png)

- Line Decoders
	- [1 to 2 line decoder](https://github.com/Ikarthikmb/VerilogFod/blob/main/line_decoder/1to2_line_decoder.v)
	- [2 to 4 line decoder](https://github.com/Ikarthikmb/VerilogFod/blob/main/line_decoder/line_decoder_2to4.v)


- [1 In 3 Out Router Implementation outline](https://github.com/Ikarthikmb/VerilogFod/tree/main/router1x3/notes)

- [Design a SISO Without Using Shift Register](https://github.com/Ikarthikmb/VerilogFod/tree/main/siso)

- [T Flipflop - DUT, TB](https://github.com/Ikarthikmb/VerilogFod/tree/main/t_flipflop)

- [Open Source Tools to Get Started With Verilog Simulation](https://github.com/Ikarthikmb/VerilogFod/blob/main/README.md)

- [Code Questions on Data Types](https://github.com/Ikarthikmb/VerilogFod/blob/main/assignment2.md)

- [Code Questions on Operators](https://github.com/Ikarthikmb/VerilogFod/blob/main/assignment3.md)

- [16 bit binary adder tree](https://github.com/Ikarthikmb/VerilogFod/blob/main/binary_adder_tree.v)

- Counters: [Synchronous UP counter, Serial In Serial Out (SISO)](https://github.com/Ikarthikmb/VerilogFod/blob/main/counter.md)

- [D, T and JK flip flops with synthesis & testcases](https://github.com/Ikarthikmb/VerilogFod/blob/main/flipflop.md)

- [XOR logic](https://github.com/Ikarthikmb/VerilogFod/blob/main/functions.v)

- Half adder - [DUT](https://github.com/Ikarthikmb/VerilogFod/blob/main/half_adder.v), [TB](https://github.com/Ikarthikmb/VerilogFod/blob/main/half_adder_tb.v)

- [Half adder, full adder, 2:1 multiplexer, ripple carry adder](https://github.com/Ikarthikmb/VerilogFod/blob/main/lab1.md)

- [Example LED blink](https://github.com/Ikarthikmb/VerilogFod/blob/main/led_blink.v)

- [Single port RAM](https://github.com/Ikarthikmb/VerilogFod/blob/main/single_port_ram.v)

- [UART Receiver](https://github.com/Ikarthikmb/VerilogFod/blob/main/uart_rx.v)

- [ACORN Encryption / Decryption Cipher RTL Implementation](https://github.com/Ikarthikmb/ACORN128b2025/tree/state_in_top)  
  RTL hardware implementation of the ACORN authenticated encryption cipher.

- [Fundamental Gates](https://github.com/Ikarthikmb/rtl_designs/blob/main/1_fundamental_gates/README.md)
  Discover the building blocks of digital circuits â€“ logic gates.

- [Gray to Binary Converter](https://github.com/Ikarthikmb/rtl_designs) *(In progress)*
  Conversion between Gray code and Binary.

- [Half Adder](https://github.com/Ikarthikmb/rtl_designs) 
  Circuit that performs the addition of two 2-bit binary numbers.

- [Binary to Gray Converter](https://github.com/Ikarthikmb/rtl_designs/blob/main/4_bin2gray/README.md) 
  Explore the conversion between binary and Gray codes.

- [PWM Generator](https://github.com/Ikarthikmb/rtl_designs/blob/main/5_pwm_generator/README.md) 
  Pulse Width Modulation (PWM) signal generator.

- [8-bit Numerically Controlled Oscillator](https://github.com/Ikarthikmb/rtl_designs/blob/main/6_numerically_controlled_oscillator/README.md) 
  Generate precise frequencies with an 8-bit NCO.

- [Cilantro RISC-V](https://github.com/Ikarthikmb/rtl_designs) *(In progress)*
  A simple RISC-V based processor.

- [MIPS Processor](https://github.com/Ikarthikmb/rtl_designs/tree/main/8_mips_processor) *(In progress)*
  MIPS Processor RTL implementation.

- [16-bit Neuron Unit RTL Module with ReLU Activation Function](https://github.com/Ikarthikmb/rtl_designs/blob/main/9_neuron_unit/README.md)  
  The fundamental building block of artificial neural networks, using the ReLU activation function. (Completed)
---

### Useful Resources

- [Icarus verilog + GTK wave guide by IOANNIS KONSTADELIAS](https://github.com/Ikarthikmb/VerilogFod/blob/main/References/Icarus_Verilog_GTKWave_guide.pdf)
