INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_mst_0/sim/ex_sim_axi_vip_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_mst_0/sim/ex_sim_axi_vip_mst_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi_vip_mst_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_passthrough_0/sim/ex_sim_axi_vip_passthrough_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_passthrough_0/sim/ex_sim_axi_vip_passthrough_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi_vip_passthrough_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_slv_0/sim/ex_sim_axi_vip_slv_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi_vip_slv_0/sim/ex_sim_axi_vip_slv_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi_vip_slv_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/bd/ex_sim/sim/ex_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/imports/axi_vip_0_chip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/imports/axi_vip_0_exdes_basic_mst_active_pt_mem__slv_passive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_vip_0_exdes_generic
INFO: [VRFC 10-311] analyzing module axi_vip_0_mst_stimulus
INFO: [VRFC 10-311] analyzing module axi_vip_0_passthrough_mem_basic_stimulus
INFO: [VRFC 10-311] analyzing module axi_vip_0__exdes_basic_mst_active_pt_mem__slv_passive
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/Users/cresp/FPGA_Projects/UART_proj/axi_vip_0_ex/axi_vip_0_ex.sim/sim_basic_mst_active_pt_mem__slv_passive/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
