$date
	Sat Apr 18 13:13:48 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module detect_sequence_test $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 2 % NS [0:1] $end
$var reg 2 & PS [0:1] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#150
$dumpvars
b0 &
b0 %
0$
1#
1"
0!
$end
#200
0"
#220
b1 %
0#
#250
b1 &
1"
#300
0"
#320
b10 %
1#
#350
b11 %
b10 &
1"
#400
0"
#450
b0 %
b11 &
1"
#500
0"
#520
b1 %
1!
0#
#550
0!
b1 &
1"
#600
0"
#620
b10 %
1#
#650
b11 %
b10 &
1"
#700
0"
#720
b1 %
0#
#750
b1 &
1"
#800
0"
#820
b10 %
1#
#850
b11 %
b10 &
1"
#900
0"
#950
b0 %
b11 &
1"
#1000
0"
#1020
b1 %
1!
0#
#1050
0!
b1 &
1"
#1100
0"
#1150
1"
#1200
0"
#1250
1"
#1300
0"
#1320
b10 %
1#
#1350
b11 %
b10 &
1"
#1400
0"
#1420
b1 %
0#
#1450
b1 &
1"
#1500
0"
#1550
1"
#1600
0"
#1620
b10 %
1#
#1650
b11 %
b10 &
1"
#1700
0"
#1750
b0 %
b11 &
1"
#1800
0"
#1820
b1 %
1!
0#
#1850
0!
b1 &
1"
#1900
0"
#1950
1"
#2000
0"
#2020
b10 %
1#
#2050
b11 %
b10 &
1"
#2100
0"
#2120
