# 1 "arch/arm/dts/.rv1108-evb.dtb.pre.tmp"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 1 "<command-line>" 2
# 1 "arch/arm/dts/.rv1108-evb.dtb.pre.tmp"






/dts-v1/;

# 1 "arch/arm/dts/rv1108.dtsi" 1






# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm/dts/rv1108.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "arch/arm/dts/rv1108.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 10 "arch/arm/dts/rv1108.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/clock/rv1108-cru.h" 1
# 11 "arch/arm/dts/rv1108.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/pinctrl/rockchip.h" 1
# 12 "arch/arm/dts/rv1108.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/media/rockchip_mipi_dsi.h" 1
# 13 "arch/arm/dts/rv1108.dtsi" 2
# 1 "include/linux/media-bus-format.h" 1
# 14 "arch/arm/dts/rv1108.dtsi" 2
/ {
 #address-cells = <1>;
 #size-cells = <1>;

 compatible = "rockchip,rv1108";

 interrupt-parent = <&gic>;

 aliases {
  i2c0 = &i2c0;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  spi0 = &sfc;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@f00 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0xf00>;
  };
 };

 arm-pmu {
  compatible = "arm,cortex-a7-pmu";
  interrupts = <0 67 4>;
 };

 display_subsystem: display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vop_out>;
  status = "disabled";

  route {
   route_dsi: route-dsi {
    status = "okay";
    logo,uboot = "logo.bmp";
    logo,kernel = "logo_kernel.bmp";
    logo,mode = "center";
    charge_logo,mode = "center";
    connect = <&vop_out_mipi>;
   };
  };
 };

 mipi_dphy: mipi-dphy@0x20228000 {
  compatible = "rockchip,rv1108-mipi-dphy";
  reg = <0x20228000 0x8000>;
  clock-output-names = "mipi_dphy_pll";
  #clock-cells = <0>;
  resets = <&cru 23>;
  reset-names = "apb";
  #phy-cells = <0>;
  status = "disabled";
 };

 dsi: dsi@300e0000 {
  compatible = "rockchip,rv1108-mipi-dsi";
  reg = <0x300e0000 0x10000>;
  interrupts = <0 55 4>;
  clocks = <&cru 277>, <&mipi_dphy>;
  clock-names = "pclk", "hs_clk";
  resets = <&cru 127>;
  reset-names = "apb";
  phys = <&mipi_dphy>;
  phy-names = "mipi_dphy";
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&lcdc_mipi_data>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    #address-cells = <1>;
    #size-cells = <0>;

    mipi_in_vop: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vop_out_mipi>;
    };
   };

  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (1)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (1)) - 1) << 8) | 4)>;
  clock-frequency = <24000000>;
 };

 xin24m: oscillator {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
  #clock-cells = <0>;
 };

 amba {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  pdma: pdma@102a0000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x102a0000 0x4000>;
   interrupts = <0 0 4>;
   #dma-cells = <1>;
   arm,pl330-broken-no-flushp;
   clocks = <&cru 192>;
   clock-names = "apb_pclk";
  };
 };

 bus_intmem@10080000 {
  compatible = "mmio-sram";
  reg = <0x10080000 0x2000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x10080000 0x2000>;
 };

 uart2: serial@10210000 {
  compatible = "rockchip,rv1108-uart", "snps,dw-apb-uart";
  reg = <0x10210000 0x100>;
  interrupts = <0 46 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clock-frequency = <24000000>;
  clocks = <&cru 74>, <&cru 267>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart2m0_xfer>;
  status = "disabled";
 };

 uart1: serial@10220000 {
  compatible = "rockchip,rv1108-uart", "snps,dw-apb-uart";
  reg = <0x10220000 0x100>;
  interrupts = <0 45 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clock-frequency = <24000000>;
  clocks = <&cru 73>, <&cru 266>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart1_xfer>;
  status = "disabled";
 };

 uart0: serial@10230000 {
  compatible = "rockchip,rv1108-uart", "snps,dw-apb-uart";
  reg = <0x10230000 0x100>;
  interrupts = <0 44 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clock-frequency = <24000000>;
  clocks = <&cru 72>, <&cru 265>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>;
  status = "disabled";
 };

 grf: syscon@10300000 {
  compatible = "rockchip,rv1108-grf", "syscon";
  reg = <0x10300000 0x1000>;
 };

 u2phy: usb2-phy@10300100 {
  compatible = "rockchip,rv1108-usb2phy";
  reg = <0x100 0x0c>;
  rockchip,grf = <&grf>;
  #phy-cells = <1>;
  status = "disabled";

  u2phy_otg: otg-port {
   interrupts = <0 48 4>;
   interrupt-names = "otg-mux";
   #phy-cells = <0>;
   status = "disabled";
  };

  u2phy_host: host-port {
   interrupts = <0 51 4>;
   interrupt-names = "linestate";
   #phy-cells = <0>;
   status = "disabled";
  };
 };

 saradc: saradc@1038c000 {
  compatible = "rockchip,rv1108-saradc", "rockchip,rk3399-saradc";
  reg = <0x1038c000 0x100>;
  interrupts = <0 4 4>;
  #io-channel-cells = <1>;
  clock-frequency = <1000000>;
  clocks = <&cru 109>, <&cru 279>;
  clock-names = "saradc", "apb_pclk";
  status = "disabled";
 };

 pwm0: pwm@20040000 {
  compatible = "rockchip,rk1108-pwm", "rockchip,rk3328-pwm";
  reg = <0x20040000 0x10>;
  interrupts = <0 39 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm0_pin>;
  clocks = <&cru 121>, <&cru 269>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pmugrf: syscon@20060000 {
  compatible = "rockchip,rv1108-pmugrf", "syscon";
  reg = <0x20060000 0x1000>;
 };

 cru: clock-controller@20200000 {
  compatible = "rockchip,rv1108-cru";
  reg = <0x20200000 0x1000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };
 i2c0: i2c@20000000 {
  compatible = "rockchip,rv1108-i2c";
  reg = <0x20000000 0x1000>;
  interrupts = <0 30 4>;
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 91>, <&cru 273>;
  clock-names = "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c0_xfer>;
  status = "disabled";
 };
 usbgrf: syscon@202a0000 {
  compatible = "rockchip,rv1108-usbgrf", "syscon";
  reg = <0x202a0000 0x1000>;
 };

 nandc: nandc@30100000 {
  compatible = "rockchip,rk-nandc";
  reg = <0x30100000 0x1000>;
  interrupts = <0 14 4>;
  nandc_id = <0>;
  clocks = <&cru 67>, <&cru 323>;
  clock-names = "clk_nandc", "hclk_nandc";
  status = "disabled";
 };

 emmc: dwmmc@30110000 {
  compatible = "rockchip,rv1108-dw-mshc", "rockchip,rk3288-dw-mshc";
  clock-freq-min-max = <400000 150000000>;
  clocks = <&cru 326>, <&cru 71>,
    <&cru 83>, <&cru 86>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 13 4>;
  reg = <0x30110000 0x4000>;
  status = "disabled";
 };

 sdio: dwmmc@30120000 {
  compatible = "rockchip,rv1108-dw-mshc", "rockchip,rk3288-dw-mshc";
  clock-freq-min-max = <400000 150000000>;
  clocks = <&cru 325>, <&cru 69>,
    <&cru 82>, <&cru 85>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 12 4>;
  reg = <0x30120000 0x4000>;
  status = "disabled";
 };

 sdmmc: dwmmc@30130000 {
  compatible = "rockchip,rv1108-dw-mshc", "rockchip,rk3288-dw-mshc";
  clock-freq-min-max = <400000 100000000>;
  clocks = <&cru 324>, <&cru 68>,
    <&cru 81>, <&cru 84>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  cd-gpios = <&gpio0 1 0>;
  fifo-depth = <0x100>;
  interrupts = <0 11 4>;
  reg = <0x30130000 0x4000>;
  status = "disabled";
 };

 usb_host_ehci: usb@30140000 {
  compatible = "generic-ehci";
  reg = <0x30140000 0x20000>;
  interrupts = <0 15 4>;
  phys = <&u2phy_host>;
  phy-names = "usb";
  status = "disabled";
 };

 usb_host_ohci: usb@30160000 {
  compatible = "generic-ohci";
  reg = <0x30160000 0x20000>;
  interrupts = <0 16 4>;
  phys = <&u2phy_host>;
  phy-names = "usb";
  status = "disabled";
 };

 usb20_otg: usb@30180000 {
  compatible = "rockchip,rv1108-usb", "rockchip,rk3288-usb",
        "snps,dwc2";
  reg = <0x30180000 0x40000>;
  interrupts = <0 18 4>;
  hnp-srp-disable;
  dr_mode = "otg";
  phys = <&u2phy_otg>;
  phy-names = "usb";
  status = "disabled";
 };

 sfc: sfc@301c0000 {
  compatible = "rockchip,sfc";
  reg = <0x301c0000 0x200>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 56 4>;
  clocks = <&cru 80>, <&cru 328>;
  clock-names = "clk_sfc", "hclk_sfc";
  pinctrl-0 = <&sfc_pins>;
  pinctrl-names = "default";
  status = "disabled";
        };

 gmac: ethernet@30200000 {
  compatible = "rockchip,rv1108-gmac";
  reg = <0x30200000 0x10000>;
  interrupts = <0 19 4>;
  interrupt-names = "macirq";
  rockchip,grf = <&grf>;
  clocks = <&cru 112>,
   <&cru 113>, <&cru 130>,
   <&cru 114>, <&cru 115>,
   <&cru 210>, <&cru 285>;
                clock-names = "stmmaceth",
                        "mac_clk_rx", "mac_clk_tx",
                        "clk_mac_ref", "clk_mac_refout",
                        "aclk_mac", "pclk_mac";
  pinctrl-names = "default";
  pinctrl-0 = <&rmii_pins>;
  phy-mode = "rmii";
  max-speed = <100>;
  status = "disabled";
 };

 gic: interrupt-controller@32010000 {
  compatible = "arm,gic-400";
  interrupt-controller;
  #interrupt-cells = <3>;
  #address-cells = <0>;

  reg = <0x32011000 0x1000>,
        <0x32012000 0x1000>,
        <0x32014000 0x2000>,
        <0x32016000 0x2000>;
  interrupts = <1 9 ((((1 << (1)) - 1) << 8) | 4)>;
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rv1108-pinctrl";
  rockchip,grf = <&grf>;
  rockchip,pmu = <&pmugrf>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  gpio0: gpio0@20030000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x20030000 0x100>;
   interrupts = <0 40 4>;
   clocks = <&xin24m>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio1@10310000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x10310000 0x100>;
   interrupts = <0 41 4>;
   clocks = <&xin24m>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio2@10320000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x10320000 0x100>;
   interrupts = <0 42 4>;
   clocks = <&xin24m>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio3@10330000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x10330000 0x100>;
   interrupts = <0 43 4>;
   clocks = <&xin24m>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pcfg_pull_up: pcfg-pull-up {
   bias-pull-up;
  };

  pcfg_pull_down: pcfg-pull-down {
   bias-pull-down;
  };

  pcfg_pull_none: pcfg-pull-none {
   bias-disable;
  };

  pcfg_pull_none_drv_8ma: pcfg-pull-none-drv-8ma {
   drive-strength = <8>;
  };

  pcfg_pull_none_drv_12ma: pcfg-pull-none-drv-12ma {
   drive-strength = <12>;
  };

  pcfg_pull_up_drv_8ma: pcfg-pull-up-drv-8ma {
   bias-pull-up;
   drive-strength = <8>;
  };

  pcfg_pull_none_drv_4ma: pcfg-pull-none-drv-4ma {
   drive-strength = <4>;
  };

  pcfg_pull_up_drv_4ma: pcfg-pull-up-drv-4ma {
   bias-pull-up;
   drive-strength = <4>;
  };

  pcfg_pull_none_smt: pcfg-pull-none-smt {
   bias-disable;
   input-schmitt-enable;
  };

  pcfg_output_high: pcfg-output-high {
   output-high;
  };

  pcfg_output_low: pcfg-output-low {
   output-low;
  };

  pcfg_input_high: pcfg-input-high {
   bias-pull-up;
   input-enable;
  };

  pwm0 {
   pwm0_pin: pwm0-pin {
    rockchip,pins = <0 21 1 &pcfg_pull_none>;
   };
  };

  gmac {
   rmii_pins: rmii-pins {
    rockchip,pins = <1 21 2 &pcfg_pull_none>,
      <1 19 2 &pcfg_pull_none>,
      <1 20 2 &pcfg_pull_none>,
      <1 10 3 &pcfg_pull_none_drv_12ma>,
      <1 11 3 &pcfg_pull_none_drv_12ma>,
      <1 12 3 &pcfg_pull_none_drv_12ma>,
      <1 13 3 &pcfg_pull_none>,
      <1 14 3 &pcfg_pull_none>,
      <1 15 3 &pcfg_pull_none>,
      <1 18 3 &pcfg_pull_none>;
   };
  };

  gpio1_lcdc {
   lcdc_mipi_data: lcdc-mipi_data {
    rockchip,pins = <1 0 1 &pcfg_pull_none>,
      <1 1 1 &pcfg_pull_none>,
      <1 2 1 &pcfg_pull_none>,
      <1 3 1 &pcfg_pull_none>,
      <1 4 1 &pcfg_pull_none>,
      <1 5 1 &pcfg_pull_none>,
      <1 6 1 &pcfg_pull_none>,
      <1 7 1 &pcfg_pull_none>,
      <1 8 1 &pcfg_pull_none>,
      <1 9 1 &pcfg_pull_none>,
      <1 17 1 &pcfg_pull_none>,
      <1 16 1 &pcfg_pull_none>;
   };
  };

  i2c0 {
   i2c0_xfer: i2c0-xfer {
    rockchip,pins = <0 9 1 &pcfg_pull_none_smt>,
      <0 10 1 &pcfg_pull_none_smt>;
   };
  };

  i2c1 {
   i2c1_xfer: i2c1-xfer {
    rockchip,pins = <2 27 1 &pcfg_pull_up>,
      <2 28 1 &pcfg_pull_up>;
   };
  };

  i2c2m1 {
   i2c2m1_xfer: i2c2m1-xfer {
    rockchip,pins = <0 18 2 &pcfg_pull_none>,
      <0 22 3 &pcfg_pull_none>;
   };

   i2c2m1_gpio: i2c2m1-gpio {
    rockchip,pins = <0 18 0 &pcfg_pull_none>,
      <0 22 0 &pcfg_pull_none>;
   };
  };

  i2c2m05v {
   i2c2m05v_xfer: i2c2m05v-xfer {
    rockchip,pins = <1 29 2 &pcfg_pull_none>,
      <1 28 2 &pcfg_pull_none>;
   };

   i2c2m05v_gpio: i2c2m05v-gpio {
    rockchip,pins = <1 29 0 &pcfg_pull_none>,
      <1 28 0 &pcfg_pull_none>;
   };
  };

  i2c3 {
   i2c3_xfer: i2c3-xfer {
    rockchip,pins = <0 14 1 &pcfg_pull_none>,
      <0 20 2 &pcfg_pull_none>;
   };
  };

  sfc {
   sfc_pins: sfc-pins {
    rockchip,pins = <2 3 3 &pcfg_pull_none>,
      <2 2 3 &pcfg_pull_none>,
      <2 1 3 &pcfg_pull_none>,
      <2 0 3 &pcfg_pull_none>,
      <2 15 2 &pcfg_pull_none>,
      <2 12 3 &pcfg_pull_none>;
   };
  };

  sdmmc {
   sdmmc_clk: sdmmc-clk {
    rockchip,pins = <3 20 1 &pcfg_pull_none_drv_8ma>;
   };

   sdmmc_cmd: sdmmc-cmd {
    rockchip,pins = <3 21 1 &pcfg_pull_up_drv_8ma>;
   };

   sdmmc_cd: sdmmc-cd {
    rockchip,pins = <0 1 1 &pcfg_pull_up_drv_8ma>;
   };

   sdmmc_bus1: sdmmc-bus1 {
    rockchip,pins = <3 19 1 &pcfg_pull_up_drv_8ma>;
   };

   sdmmc_bus4: sdmmc-bus4 {
    rockchip,pins = <3 19 1 &pcfg_pull_up_drv_8ma>,
      <3 18 1 &pcfg_pull_up_drv_8ma>,
      <3 17 1 &pcfg_pull_up_drv_8ma>,
      <3 16 1 &pcfg_pull_up_drv_8ma>;
   };
  };

  uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins = <3 6 1 &pcfg_pull_up>,
      <3 5 1 &pcfg_pull_none>;
   };

   uart0_cts: uart0-cts {
    rockchip,pins = <3 4 1 &pcfg_pull_none>;
   };

   uart0_rts: uart0-rts {
    rockchip,pins = <3 3 1 &pcfg_pull_none>;
   };

   uart0_rts_gpio: uart0-rts-gpio {
    rockchip,pins = <3 3 0 &pcfg_pull_none>;
   };
  };

  uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins = <1 27 1 &pcfg_pull_up>,
      <1 26 1 &pcfg_pull_none>;
   };

   uart1_cts: uart1-cts {
    rockchip,pins = <1 24 1 &pcfg_pull_none>;
   };

   uart01rts: uart1-rts {
    rockchip,pins = <1 25 1 &pcfg_pull_none>;
   };
  };

  uart2m0 {
   uart2m0_xfer: uart2m0-xfer {
    rockchip,pins = <2 26 1 &pcfg_pull_up>,
      <2 25 1 &pcfg_pull_none>;
   };
  };

  uart2m1 {
   uart2m1_xfer: uart2m1-xfer {
    rockchip,pins = <3 19 2 &pcfg_pull_up>,
      <3 18 2 &pcfg_pull_none>;
   };
  };

  uart2_5v {
   uart2_5v_cts: uart2_5v-cts {
    rockchip,pins = <1 28 1 &pcfg_pull_none>;
   };

   uart2_5v_rts: uart2_5v-rts {
    rockchip,pins = <1 29 1 &pcfg_pull_none>;
   };
  };
 };

 dmc: dmc@202b0000 {
                compatible = "rockchip,rv1108-dmc";
                reg = <0x202b0000 0x400
         0x20210000 0x400
         0x31070000 0x40
         0x10300000 0xf94
         0x20060000 0x38c
         0x20200000 0x1f0
         0x20010000 0x78>;
        };

 vop: vop@30040000 {
  compatible = "rockchip,rv1108-vop";
  reg = <0x30040000 0xe00>;
  reg-names = "regs";
  interrupts = <0 28 4>;
  clocks = <&cru 202>, <&cru 187>,
    <&cru 333>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  status = "disabled";

  vop_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vop_out_mipi: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&mipi_in_vop>;
   };
  };
 };
};
# 10 "arch/arm/dts/.rv1108-evb.dtb.pre.tmp" 2
# 1 "arch/arm/dts/rv1108-u-boot.dtsi" 1






&emmc {
 u-boot,dm-pre-reloc;
};

&dmc {
 u-boot,dm-pre-reloc;
};

&grf {
 u-boot,dm-pre-reloc;
};

&uart2 {
 u-boot,dm-pre-reloc;
};
&uart1 {
 u-boot,dm-pre-reloc;
};
&uart0 {
 u-boot,dm-pre-reloc;
};

&pinctrl {
 u-boot,dm-pre-reloc;
};

&gpio0 {
 u-boot,dm-pre-reloc;
};
# 11 "arch/arm/dts/.rv1108-evb.dtb.pre.tmp" 2
# 1 "arch/arm/dts/rv1108-sdram-ddr3-400.dtsi" 1






&dmc {
        rockchip,sdram-params = <
  0x3
  0x0
  0x1
  0x0
  0x0
  0x3
  0x0
  0x1
  0x1

  1
  133
  4
  1
  0

  0xc8

  0xc8
  0xc8
  0x1f4
  0x14
  0x4e
  0x4
  0x78
  0x6
  0x3
  0x0
  0x6
  0x5
  0xf
  0x15
  0x6
  0x4
  0x4
  0x6
  0x4
  0x200
  0x3
  0xa
  0x40
  0x2710
  0x1
  0x5
  0x5
  0x3
  0xc
  0x28
  0x100
  0x0
  0x4
  0x0
  0x618

  0x420
  0x40
  0x0
  0x0

  0x01
  0x60

  0x9028b18a
  0x18
  0x4a4
  0x15
 >;
};
# 12 "arch/arm/dts/.rv1108-evb.dtb.pre.tmp" 2
# 1 "./arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/dts/include/dt-bindings/input/input.h" 2
# 13 "arch/arm/dts/.rv1108-evb.dtb.pre.tmp" 2

/ {
 model = "Rockchip RV1108 Evaluation board";
 compatible = "rockchip,rv1108-evb", "rockchip,rv1108";

 memory@60000000 {
  device_type = "memory";
  reg = <0x60000000 0x08000000>;
 };

 chosen {
  stdout-path = "serial2:1500000n8";
 };

 adc-keys {
  compatible = "adc-keys";
  io-channels = <&saradc 0>;
  volup-key {
   linux,code = <115>;
   label = "volume up";
   press-threshold-microvolt = <18000>;
  };
 };

 backlight: backlight {
  compatible = "pwm-backlight";
  pwms = <&pwm0 0 25000 0>;
  default-brightness-level = <200>;
  brightness-levels = <
     0 1 2 3 4 5 6 7
     8 9 10 11 12 13 14 15
    16 17 18 19 20 21 22 23
    24 25 26 27 28 29 30 31
    32 33 34 35 36 37 38 39
    40 41 42 43 44 45 46 47
    48 49 50 51 52 53 54 55
    56 57 58 59 60 61 62 63
    64 65 66 67 68 69 70 71
    72 73 74 75 76 77 78 79
    80 81 82 83 84 85 86 87
    88 89 90 91 92 93 94 95
    96 97 98 99 100 101 102 103
   104 105 106 107 108 109 110 111
   112 113 114 115 116 117 118 119
   120 121 122 123 124 125 126 127
   128 129 130 131 132 133 134 135
   136 137 138 139 140 141 142 143
   144 145 146 147 148 149 150 151
   152 153 154 155 156 157 158 159
   160 161 162 163 164 165 166 167
   168 169 170 171 172 173 174 175
   176 177 178 179 180 181 182 183
   184 185 186 187 188 189 190 191
   192 193 194 195 196 197 198 199
   200 201 202 203 204 205 206 207
   208 209 210 211 212 213 214 215
   216 217 218 219 220 221 222 223
   224 225 226 227 228 229 230 231
   232 233 234 235 236 237 238 239
   240 241 242 243 244 245 246 247
   248 249 250 251 252 253 254 255>;
 };

 vcc5v0_otg: vcc5v0-otg-drv {
  compatible = "regulator-fixed";
  enable-active-high;
  regulator-name = "vcc5v0_otg";
  gpio = <&gpio0 8 0>;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };

 vcc_phy: vcc-phy-regulator {
  compatible = "regulator-fixed";
  enable-active-high;
  regulator-name = "vcc_phy";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
  regulator-boot-on;
 };
};

&display_subsystem {
 status = "okay";
};

&dsi {
 status = "okay";

 panel: panel@0 {
  compatible = "simple-panel-dsi";
  reset-gpios = <&gpio0 19 1>;
  enable-gpios = <&gpio0 21 0>;
  prepare-delay-ms = <20>;
  reset-delay-ms = <20>;
  init-delay-ms = <20>;
  enable-delay-ms = <20>;
  reg =<0>;
  dsi,flags = <((1UL << (0)) | (1UL << (1)) |
         (1UL << (11)) | (1UL << (9)))>;
  dsi,format = <0>;
  dsi,lanes = <4>;
  status = "okay";

  panel-init-sequence = [
   39 00 06 F0 55 AA 52 08 00
   39 00 05 B0 0F 0F 1E 14
   15 00 02 B2 00
   15 00 02 B6 03
   39 00 15 C0 03 00 06 07 08 09 00 00 00 00 02 00 0A 0B 0C 0D 00 00 00 00
   39 00 11 C1 08 24 24 01 18 24 9F 85 08 24 24 01 18 24 95 85
   39 00 19 C2 03 05 1B 24 13 31 01 05 1B 24 13 31 03 05 1B 38 00 11 02 05 1B 38 00 11
   39 00 19 C3 02 05 1B 24 13 11 03 05 1B 24 13 11 03 05 1B 38 00 11 02 05 1B 38 00 11
   39 00 06 F0 55 AA 52 08 01
   15 00 02 B5 1E
   15 00 02 B6 2D
   15 00 02 B7 04
   15 00 02 B8 05
   15 00 02 B9 04
   15 00 02 BA 14
   15 00 02 BB 2F
   15 00 02 BE 12
   39 00 04 C2 00 35 07
   39 00 06 F0 55 AA 52 08 02
   15 00 02 C9 13
   39 00 04 D4 02 04 2C
   39 00 24 E1 00 91 AE CB E6 54 FF 1e 33 43 55 4F 66 78 8B 55 9D AC C0 CF 55 E0 e8 F2 FB AA 03 0D 15 1F AA 27 2C 31 34
   39 00 24 E2 00 AD C6 E4 FD 55 11 2A 3B 49 55 54 6B 7C 8F 55 A1 AF C3 D1 55 E2 EA F3 FC AA 04 0E 15 20 AA 28 2D 32 35
   39 00 24 E3 55 05 1E 37 4B 55 5A 64 72 7F 55 8B A3 B8 D1 A5 E4 F6 0E 23 AA 39 42 4F 59 AA 64 70 7A 86 AA 90 96 9C 9F
   39 00 07 8F 5A 96 3C C3 A5 69
   15 00 02 89 00
   39 00 04 8C 55 49 53
   15 00 02 9A 5A
   39 00 05 FF A5 5A 13 86
   39 00 03 FE 01 54
   15 00 02 35 00
   15 96 02 11 00
   15 32 02 29 00
  ];

  display-timings {
   native-mode = <&timing_e555hbm2>;

   timing_e555hbm2: timing0 {
    clock-frequency = <62000000>;
    hactive = <720>;
    vactive = <1280>;
    hsync-len = <4>;
    hback-porch = <20>;
    hfront-porch = <32>;
    vsync-len = <4>;
    vback-porch = <15>;
    vfront-porch = <15>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <0>;
    pixelclk-active = <0>;
   };
  };
 };
};

&gmac {
 status = "okay";
 clock_in_out ="output";
 phy-supply = <&vcc_phy>;
 snps,reset-active-low;
 snps,reset-delays-us = <0 10000 1000000>;
 snps,reset-gpio = <&gpio1 17 1>;
};

&emmc {
 bus-width = <8>;
 cap-mmc-highspeed;
 supports-emmc;
 disable-wp;
 non-removable;
 num-slots = <1>;
 status = "okay";
};

&mipi_dphy {
 status = "okay";
};

&pwm0 {
 status = "okay";
};

&route_dsi {
 status = "okay";
};

&saradc {
 status = "okay";
};

&sdmmc {
 bus-width = <4>;
 cap-mmc-highspeed;
 cap-sd-highspeed;
 disable-wp;
 max-frequency = <150000000>;
 pinctrl-names = "default";
 pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>;
 status = "okay";
};

&sfc {
 compatible = "rockchip,rksfc";
 status = "okay";
};

&u2phy {
 status = "okay";
};

&u2phy_otg {
 status = "okay";
};

&u2phy_host {
 status = "okay";
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&uart2 {
 status = "okay";
};

&usb20_otg {
 vbus-supply = <&vcc5v0_otg>;
 status = "okay";
};

&usb_host_ehci {
 status = "okay";
};

&usb_host_ohci {
 status = "okay";
};

&vop {
 status = "okay";
};

&i2c0 {
 i2c-scl-rising-time-ns = <275>;
 i2c-scl-falling-time-ns = <16>;
 clock-frequency = <200000>;
 nack-retry = <1>;
 status = "okay";

 rk805: pmic@18 {
  compatible = "rockchip,rk805";
  status = "okay";
  reg = <0x18>;
  interrupt-parent = <&gpio1>;
  interrupts = <6 8>;
  pinctrl-names = "default";
  pinctrl-0 = <&pmic_int_l>;
  rockchip,system-power-controller;
  wakeup-source;
  gpio-controller;
  #gpio-cells = <2>;
  #clock-cells = <1>;
  clock-output-names = "xin32k", "rk805-clkout2";

  pwrkey {
   status = "okay";
  };

  regulators {
   vdd_arm: DCDC_REG1 {
    regulator-name = "vdd_arm";
    regulator-min-microvolt = <712500>;
    regulator-max-microvolt = <1450000>;
    regulator-ramp-delay = <6001>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };

   vdd_cam: DCDC_REG2 {
    regulator-name = "vdd_cam";
    regulator-min-microvolt = <712500>;
    regulator-max-microvolt = <2000000>;
    regulator-ramp-delay = <6001>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <2000000>;
    };
   };

   vcc_ddr: DCDC_REG3 {
    regulator-name = "vcc_ddr";
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
    };
   };

   vcc_io: DCDC_REG4 {
    regulator-name = "vcc_io";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <3300000>;
    };
   };

   vdd_10: LDO_REG1 {
    regulator-name = "vdd_10";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <1000000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };

   vcc_18emmc: LDO_REG2 {
    regulator-name = "vcc_18emmc";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1800000>;
    };
   };

   vdd_10_pmu: LDO_REG3 {
    regulator-name = "vdd_10_pmu";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <1000000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };
  };
 };
};

&pinctrl {
 pmic {
  pmic_int_l: pmic-int-l {
  rockchip,pins =
   <0 12 0 &pcfg_pull_up>;
  };
 };
};
