0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Taan/XilinxProjects/Lab01/Lab01.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sim_1/new/testDFlipFlop.v,1580051450,verilog,,,,testDFlipFlop,,,,,,,,
C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sim_1/new/testShift.v,1580130833,verilog,,,,testShift,,,,,,,,
C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sim_1/new/tester.v,1579712185,verilog,,,,tester,,,,,,,,
C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sources_1/new/dFlipFlop.v,1580050639,verilog,,C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sim_1/new/testDFlipFlop.v,,dFlipFlop,,,,,,,,
C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sources_1/new/fullAdder.v,1579676069,verilog,,C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sources_1/new/fullAdder2.v,,fullAdder,,,,,,,,
C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sources_1/new/fullAdder2.v,1579712034,verilog,,C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sim_1/new/tester.v,,fullAdder2,,,,,,,,
C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sources_1/new/shiftA.v,1580053688,verilog,,C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sources_1/new/shiftB.v,,shiftA,,,,,,,,
C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sources_1/new/shiftB.v,1580053794,verilog,,C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sources_1/new/shiftBits.v,,shiftB,,,,,,,,
C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sources_1/new/shiftBits.v,1580129521,verilog,,C:/Users/Taan/XilinxProjects/Lab01/Lab01.srcs/sim_1/new/testShift.v,,shiftBits,,,,,,,,
