{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479569283604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479569283604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 23:28:03 2016 " "Processing started: Sat Nov 19 23:28:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479569283604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479569283604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KEY_INTERFACE -c KEY_INTERFACE " "Command: quartus_map --read_settings_files=on --write_settings_files=off KEY_INTERFACE -c KEY_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479569283604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479569283807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tst.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tst.v" { { "Info" "ISGN_ENTITY_NAME" "1 TST " "Found entity 1: TST" {  } { { "SRC/TST.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479569283838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479569283838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "SRC/top_module.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/top_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479569283838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479569283838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/option_pwm_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/option_pwm_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPTION_PWM_MODULE " "Found entity 1: OPTION_PWM_MODULE" {  } { { "SRC/OPTION_PWM_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/OPTION_PWM_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479569283853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479569283853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_MODULE " "Found entity 1: KEY_MODULE" {  } { { "SRC/KEY_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/KEY_MODULE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479569283853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479569283853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_interface_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_interface_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_INTERFACE_MODULE " "Found entity 1: KEY_INTERFACE_MODULE" {  } { { "SRC/KEY_INTERFACE_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/KEY_INTERFACE_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479569283853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479569283853 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 KEY_DETECT_MODULE.v(20) " "Verilog HDL Expression warning at KEY_DETECT_MODULE.v(20): truncated literal to match 11 bits" {  } { { "SRC/KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/KEY_DETECT_MODULE.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1479569283853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_DETECT_MODULE " "Found entity 1: KEY_DETECT_MODULE" {  } { { "SRC/KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/KEY_DETECT_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479569283853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479569283853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/delay_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/delay_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 DELAY_MODULE " "Found entity 1: DELAY_MODULE" {  } { { "SRC/DELAY_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/DELAY_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479569283853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479569283853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tst_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tst_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TST_TOP " "Found entity 1: TST_TOP" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479569283853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479569283853 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pin_Out OPTION_PWM_MODULE.v(93) " "Verilog HDL Implicit Net warning at OPTION_PWM_MODULE.v(93): created implicit net for \"Pin_Out\"" {  } { { "SRC/OPTION_PWM_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/OPTION_PWM_MODULE.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1479569283853 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Key_Input TST_TOP.v(25) " "Verilog HDL Implicit Net warning at TST_TOP.v(25): created implicit net for \"Key_Input\"" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1479569283869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TST_TOP " "Elaborating entity \"TST_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479569283885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_INTERFACE_MODULE KEY_INTERFACE_MODULE:U1 " "Elaborating entity \"KEY_INTERFACE_MODULE\" for hierarchy \"KEY_INTERFACE_MODULE:U1\"" {  } { { "SRC/TST_TOP.v" "U1" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479569283900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_MODULE KEY_INTERFACE_MODULE:U1\|KEY_MODULE:gen_key_module\[0\].U11 " "Elaborating entity \"KEY_MODULE\" for hierarchy \"KEY_INTERFACE_MODULE:U1\|KEY_MODULE:gen_key_module\[0\].U11\"" {  } { { "SRC/KEY_INTERFACE_MODULE.v" "gen_key_module\[0\].U11" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/KEY_INTERFACE_MODULE.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479569283900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_DETECT_MODULE KEY_INTERFACE_MODULE:U1\|KEY_MODULE:gen_key_module\[0\].U11\|KEY_DETECT_MODULE:U_key_detect_module_Inst " "Elaborating entity \"KEY_DETECT_MODULE\" for hierarchy \"KEY_INTERFACE_MODULE:U1\|KEY_MODULE:gen_key_module\[0\].U11\|KEY_DETECT_MODULE:U_key_detect_module_Inst\"" {  } { { "SRC/KEY_MODULE.v" "U_key_detect_module_Inst" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/KEY_MODULE.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479569283900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DELAY_MODULE KEY_INTERFACE_MODULE:U1\|KEY_MODULE:gen_key_module\[0\].U11\|DELAY_MODULE:U_delay_module_Inst " "Elaborating entity \"DELAY_MODULE\" for hierarchy \"KEY_INTERFACE_MODULE:U1\|KEY_MODULE:gen_key_module\[0\].U11\|DELAY_MODULE:U_delay_module_Inst\"" {  } { { "SRC/KEY_MODULE.v" "U_delay_module_Inst" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/KEY_MODULE.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479569283900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TST TST:U2 " "Elaborating entity \"TST\" for hierarchy \"TST:U2\"" {  } { { "SRC/TST_TOP.v" "U2" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479569283900 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1479569284462 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SRC/KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/KEY_DETECT_MODULE.v" 39 -1 0 } } { "SRC/KEY_DETECT_MODULE.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/KEY_DETECT_MODULE.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479569284477 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479569284477 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Key_Out\[0\] GND " "Pin \"Key_Out\[0\]\" is stuck at GND" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479569284509 "|TST_TOP|Key_Out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Key_Out\[1\] GND " "Pin \"Key_Out\[1\]\" is stuck at GND" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479569284509 "|TST_TOP|Key_Out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Key_Out\[2\] GND " "Pin \"Key_Out\[2\]\" is stuck at GND" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479569284509 "|TST_TOP|Key_Out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Key_Out\[3\] GND " "Pin \"Key_Out\[3\]\" is stuck at GND" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479569284509 "|TST_TOP|Key_Out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1479569284509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479569284618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1479569284727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479569284821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479569284821 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_In\[0\] " "No output dependent on input pin \"Key_In\[0\]\"" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479569284852 "|TST_TOP|Key_In[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_In\[1\] " "No output dependent on input pin \"Key_In\[1\]\"" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479569284852 "|TST_TOP|Key_In[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_In\[2\] " "No output dependent on input pin \"Key_In\[2\]\"" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479569284852 "|TST_TOP|Key_In[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_In\[3\] " "No output dependent on input pin \"Key_In\[3\]\"" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479569284852 "|TST_TOP|Key_In[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key_In\[4\] " "No output dependent on input pin \"Key_In\[4\]\"" {  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479569284852 "|TST_TOP|Key_In[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1479569284852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479569284852 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479569284852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479569284852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479569284852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479569284883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 23:28:04 2016 " "Processing ended: Sat Nov 19 23:28:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479569284883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479569284883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479569284883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479569284883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479569285881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479569285881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 23:28:05 2016 " "Processing started: Sat Nov 19 23:28:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479569285881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479569285881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off KEY_INTERFACE -c KEY_INTERFACE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off KEY_INTERFACE -c KEY_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479569285881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479569285959 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "KEY_INTERFACE EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"KEY_INTERFACE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1479569285959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479569286022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479569286022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479569286022 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1479569286147 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479569286349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479569286349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479569286349 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1479569286349 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479569286349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479569286349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479569286349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479569286349 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479569286349 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1479569286349 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1479569286349 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 12 " "No exact pin location assignment(s) for 5 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_Out\[0\] " "Pin Key_Out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { Key_Out[0] } } } { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 17 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1479569286942 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_Out\[1\] " "Pin Key_Out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { Key_Out[1] } } } { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 17 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1479569286942 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_Out\[2\] " "Pin Key_Out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { Key_Out[2] } } } { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 17 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1479569286942 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_Out\[3\] " "Pin Key_Out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { Key_Out[3] } } } { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 17 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1479569286942 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Key_Out\[4\] " "Pin Key_Out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { Key_Out[4] } } } { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 17 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Key_Out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1479569286942 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1479569286942 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KEY_INTERFACE.sdc " "Synopsys Design Constraints File file not found: 'KEY_INTERFACE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1479569287129 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1479569287129 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1479569287129 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1479569287129 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1479569287129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R9 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLK~input (placed in PIN R9 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1479569287129 ""}  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 14 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1479569287129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RSTn~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RSTn~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1479569287129 ""}  } { { "SRC/TST_TOP.v" "" { Text "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/SRC/TST_TOP.v" 15 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RSTn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1479569287129 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1479569287395 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1479569287395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1479569287395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1479569287395 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1479569287395 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1479569287395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1479569287395 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1479569287395 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1479569287395 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1479569287395 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1479569287395 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 0 5 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1479569287395 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1479569287395 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1479569287395 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479569287395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479569287395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479569287395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 25 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479569287395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479569287395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479569287395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479569287395 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1479569287395 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1479569287395 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1479569287395 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED " "Node \"LED\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1479569287410 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1479569287410 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479569287410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1479569288050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479569288081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1479569288096 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1479569288564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479569288564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1479569288954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X9_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19" {  } { { "loc" "" { Generic "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X9_Y19"} 0 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1479569289485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1479569289485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479569289766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1479569289766 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1479569289766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479569289844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479569289953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479569290015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479569290156 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479569290390 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1479569290904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/output_files/KEY_INTERFACE.fit.smsg " "Generated suppressed messages file D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/output_files/KEY_INTERFACE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479569290967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479569291310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 23:28:11 2016 " "Processing ended: Sat Nov 19 23:28:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479569291310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479569291310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479569291310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479569291310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479569292371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479569292371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 23:28:12 2016 " "Processing started: Sat Nov 19 23:28:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479569292371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479569292371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off KEY_INTERFACE -c KEY_INTERFACE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off KEY_INTERFACE -c KEY_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479569292371 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1479569293151 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1479569293166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479569293431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 23:28:13 2016 " "Processing ended: Sat Nov 19 23:28:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479569293431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479569293431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479569293431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479569293431 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1479569294024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479569294555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479569294555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 23:28:14 2016 " "Processing started: Sat Nov 19 23:28:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479569294555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479569294555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta KEY_INTERFACE -c KEY_INTERFACE " "Command: quartus_sta KEY_INTERFACE -c KEY_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479569294555 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1479569294617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479569294711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479569294711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479569294757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479569294757 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KEY_INTERFACE.sdc " "Synopsys Design Constraints File file not found: 'KEY_INTERFACE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1479569294976 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1479569294976 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1479569294976 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1479569294976 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1479569295085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479569295085 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1479569295085 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1479569295101 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1479569295101 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1479569295101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.074 " "Worst-case setup slack is -3.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.074       -91.845 CLK  " "   -3.074       -91.845 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479569295101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.435 " "Worst-case hold slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 CLK  " "    0.435         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479569295101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479569295116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479569295116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -60.993 CLK  " "   -3.000       -60.993 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479569295116 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1479569295147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479569295163 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479569295366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479569295428 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1479569295444 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1479569295444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.859 " "Worst-case setup slack is -2.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.859       -83.898 CLK  " "   -2.859       -83.898 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479569295444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 CLK  " "    0.385         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479569295444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479569295444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479569295459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -60.993 CLK  " "   -3.000       -60.993 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479569295459 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1479569295490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479569295678 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1479569295678 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1479569295678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.707 " "Worst-case setup slack is -0.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.707       -18.525 CLK  " "   -0.707       -18.525 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479569295678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 CLK  " "    0.179         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479569295693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479569295693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479569295693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -44.274 CLK  " "   -3.000       -44.274 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479569295693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479569295693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1479569296068 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1479569296068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479569296130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 23:28:16 2016 " "Processing ended: Sat Nov 19 23:28:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479569296130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479569296130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479569296130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479569296130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479569297238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479569297238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 23:28:17 2016 " "Processing started: Sat Nov 19 23:28:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479569297238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479569297238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off KEY_INTERFACE -c KEY_INTERFACE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off KEY_INTERFACE -c KEY_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479569297238 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_8_1200mv_85c_slow.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_8_1200mv_85c_slow.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569297565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_8_1200mv_0c_slow.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_8_1200mv_0c_slow.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569297596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_min_1200mv_0c_fast.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_min_1200mv_0c_fast.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569297628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE.vo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE.vo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569297659 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_8_1200mv_85c_v_slow.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569297690 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_8_1200mv_0c_v_slow.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569297706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_min_1200mv_0c_v_fast.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569297737 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "KEY_INTERFACE_v.sdo D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/ simulation " "Generated file KEY_INTERFACE_v.sdo in folder \"D:/FPGA_PROC/ALTERA_MODULE_PROC/KEY_INTERFACE/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479569297768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479569297799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 23:28:17 2016 " "Processing ended: Sat Nov 19 23:28:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479569297799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479569297799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479569297799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479569297799 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479569298408 ""}
