// Seed: 3598761435
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire \id_10 ;
endmodule
module module_1 #(
    parameter id_8 = 32'd3
) (
    input supply1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wire id_6,
    output wand id_7,
    input wire _id_8,
    input uwire id_9,
    input uwire id_10,
    input tri0 id_11,
    output logic id_12
);
  always id_12 <= #id_10 -1'h0;
  wire [1  -  1 : 'h0] id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  wire [1 : id_8] id_15;
endmodule
