Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1bb6714d0f6413daf16167bc9f18534 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder8_tb_behav xil_defaultlib.adder8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'ovf' [Z:/DDCOLab/lab1/lab1/lab1.srcs/sim_1/new/adder8_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eightbit_adder
Compiling module xil_defaultlib.adder8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder8_tb_behav
