<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\hardware_design\gowin_fpga_clock\impl\gwsynthesis\SPIlcd_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\hardware_design\gowin_fpga_clock\src\LCDQig_pre1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 31 00:24:00 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1617</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1417</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>CP_1Hz_Z</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>U0/CP_1Hz_s0/Q </td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>xtal_clk</td>
<td>50.000(MHz)</td>
<td>83.281(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CP_1Hz_Z</td>
<td>50.000(MHz)</td>
<td>99.153(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>dht11_inst/clk_1M</td>
<td>50.000(MHz)</td>
<td>79.530(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CP_1Hz_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CP_1Hz_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.426</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_14_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.530</td>
</tr>
<tr>
<td>2</td>
<td>7.426</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_28_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.530</td>
</tr>
<tr>
<td>3</td>
<td>7.837</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_15_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.120</td>
</tr>
<tr>
<td>4</td>
<td>7.837</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_25_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.120</td>
</tr>
<tr>
<td>5</td>
<td>7.837</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_27_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.120</td>
</tr>
<tr>
<td>6</td>
<td>7.842</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_29_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.115</td>
</tr>
<tr>
<td>7</td>
<td>7.842</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_30_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.115</td>
</tr>
<tr>
<td>8</td>
<td>7.925</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_9_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.032</td>
</tr>
<tr>
<td>9</td>
<td>7.925</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_10_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.032</td>
</tr>
<tr>
<td>10</td>
<td>7.925</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_12_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.032</td>
</tr>
<tr>
<td>11</td>
<td>7.925</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_31_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.032</td>
</tr>
<tr>
<td>12</td>
<td>7.932</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_8_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.025</td>
</tr>
<tr>
<td>13</td>
<td>7.932</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_11_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.025</td>
</tr>
<tr>
<td>14</td>
<td>7.932</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_13_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.025</td>
</tr>
<tr>
<td>15</td>
<td>7.932</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_24_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.025</td>
</tr>
<tr>
<td>16</td>
<td>7.932</td>
<td>dht11_inst/data_temp_16_s0/Q</td>
<td>dht11_inst/data_valid_26_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.025</td>
</tr>
<tr>
<td>17</td>
<td>7.992</td>
<td>Buzzer1/cnt_1_s0/Q</td>
<td>Buzzer1/freq_cnt_4_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.608</td>
</tr>
<tr>
<td>18</td>
<td>8.131</td>
<td>Buzzer1/cnt_1_s0/Q</td>
<td>Buzzer1/freq_cnt_2_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.469</td>
</tr>
<tr>
<td>19</td>
<td>8.136</td>
<td>Buzzer1/cnt_1_s0/Q</td>
<td>Buzzer1/freq_cnt_7_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.464</td>
</tr>
<tr>
<td>20</td>
<td>8.269</td>
<td>Buzzer1/cnt_1_s0/Q</td>
<td>Buzzer1/freq_cnt_13_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.331</td>
</tr>
<tr>
<td>21</td>
<td>8.305</td>
<td>Buzzer1/cnt_1_s0/Q</td>
<td>Buzzer1/freq_cnt_16_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.295</td>
</tr>
<tr>
<td>22</td>
<td>8.470</td>
<td>Buzzer1/cnt_1_s0/Q</td>
<td>Buzzer1/freq_cnt_14_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.130</td>
</tr>
<tr>
<td>23</td>
<td>8.528</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5/Q</td>
<td>lcd_init_inst/init_data_4_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.072</td>
</tr>
<tr>
<td>24</td>
<td>8.544</td>
<td>Buzzer1/cnt_1_s0/Q</td>
<td>Buzzer1/freq_cnt_10_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.056</td>
</tr>
<tr>
<td>25</td>
<td>8.609</td>
<td>Buzzer1/cnt_1_s0/Q</td>
<td>Buzzer1/freq_cnt_8_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.991</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>dht11_inst/n25_s4/I2</td>
<td>dht11_inst/clk_1M_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.333</td>
<td>U0/n60_s0/I0</td>
<td>U0/CP_1Hz_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.726</td>
</tr>
<tr>
<td>3</td>
<td>0.418</td>
<td>lcd_show_char_inst/rom_addr_9_s0/Q</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1/AD[11]</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>4</td>
<td>0.531</td>
<td>S0/Q_3_s0/Q</td>
<td>show_string_number_inst/decimal_second_ones_3_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.836</td>
</tr>
<tr>
<td>5</td>
<td>0.531</td>
<td>H0/cntH_1_s1/Q</td>
<td>show_string_number_inst/decimal_hour_tens_1_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.836</td>
</tr>
<tr>
<td>6</td>
<td>0.533</td>
<td>S1/Q_3_s0/Q</td>
<td>show_string_number_inst/decimal_second_tens_3_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.837</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>dht11_inst/data_valid_11_s0/Q</td>
<td>dht11_inst/temp_3_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.570</td>
<td>dht11_inst/data_valid_14_s0/Q</td>
<td>dht11_inst/temp_6_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>9</td>
<td>0.570</td>
<td>dht11_inst/data_valid_26_s0/Q</td>
<td>dht11_inst/humi_2_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>10</td>
<td>0.570</td>
<td>dht11_inst/next_state_1_s1/Q</td>
<td>dht11_inst/cur_state_1_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>11</td>
<td>0.571</td>
<td>dht11_inst/data_temp_39_s0/Q</td>
<td>dht11_inst/data_valid_31_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.603</td>
<td>M0/Q_1_s1/Q</td>
<td>show_string_number_inst/decimal_minute_ones_1_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.907</td>
</tr>
<tr>
<td>13</td>
<td>0.603</td>
<td>H0/cntH_0_s1/Q</td>
<td>show_string_number_inst/decimal_hour_tens_0_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.908</td>
</tr>
<tr>
<td>14</td>
<td>0.646</td>
<td>dht11_inst/temp_4_s0/Q</td>
<td>show_string_number_inst/decimal_temp_tens_3_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.951</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>lcd_show_char_inst/data_2_s3/Q</td>
<td>lcd_show_char_inst/data_2_s3/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>lcd_show_char_inst/cnt_wr_color_data_3_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_3_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>show_string_number_inst/cnt1_0_s1/Q</td>
<td>show_string_number_inst/cnt1_0_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>lcd_write_inst/sclk_s2/Q</td>
<td>lcd_write_inst/sclk_s2/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>dht11_inst/clk_cnt_1_s0/Q</td>
<td>dht11_inst/clk_cnt_1_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>U0/Count_DIV_0_s0/Q</td>
<td>U0/Count_DIV_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>Buzzer1/BUZZER_s1/Q</td>
<td>Buzzer1/BUZZER_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>Buzzer1/cnt_24_s0/Q</td>
<td>Buzzer1/cnt_24_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>Buzzer1/cnt_18_s0/Q</td>
<td>Buzzer1/cnt_18_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>keyValue1/KeyPressu3/KEY_STATE_s5/Q</td>
<td>keyValue1/KeyPressu3/KEY_STATE_s5/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>keyValue1/KeyPressu3/KEY_FLAG_s5/Q</td>
<td>keyValue1/KeyPressu3/KEY_FLAG_s5/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.441</td>
<td>9.691</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>S0/Q_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.441</td>
<td>9.691</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>S0/Q_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.441</td>
<td>9.691</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>S0/Q_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.441</td>
<td>9.691</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CP_1Hz_Z</td>
<td>M1/Q_0_s3</td>
</tr>
<tr>
<td>5</td>
<td>8.441</td>
<td>9.691</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/count_1us_13_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.441</td>
<td>9.691</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/count_1us_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.441</td>
<td>9.691</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/count_1us_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.441</td>
<td>9.691</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/cur_state_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.441</td>
<td>9.691</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/cur_state_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.441</td>
<td>9.691</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/count_1us_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.560</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/data_valid_14_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/data_valid_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 40.437%; route: 7.005, 55.905%; tC2Q: 0.458, 3.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.560</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>dht11_inst/data_valid_28_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>dht11_inst/data_valid_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 40.437%; route: 7.005, 55.905%; tC2Q: 0.458, 3.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.149</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/data_valid_15_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/data_valid_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 41.808%; route: 6.594, 54.410%; tC2Q: 0.458, 3.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.149</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/data_valid_25_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/data_valid_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 41.808%; route: 6.594, 54.410%; tC2Q: 0.458, 3.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.149</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/data_valid_27_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/data_valid_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 41.808%; route: 6.594, 54.410%; tC2Q: 0.458, 3.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.145</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>dht11_inst/data_valid_29_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>dht11_inst/data_valid_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 41.824%; route: 6.590, 54.393%; tC2Q: 0.458, 3.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.145</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>dht11_inst/data_valid_30_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>dht11_inst/data_valid_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 41.824%; route: 6.590, 54.393%; tC2Q: 0.458, 3.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.062</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>dht11_inst/data_valid_9_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>dht11_inst/data_valid_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 42.113%; route: 6.507, 54.078%; tC2Q: 0.458, 3.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.062</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/data_valid_10_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/data_valid_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 42.113%; route: 6.507, 54.078%; tC2Q: 0.458, 3.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.062</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>dht11_inst/data_valid_12_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>dht11_inst/data_valid_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 42.113%; route: 6.507, 54.078%; tC2Q: 0.458, 3.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.062</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>dht11_inst/data_valid_31_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 42.113%; route: 6.507, 54.078%; tC2Q: 0.458, 3.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.054</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>dht11_inst/data_valid_8_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>dht11_inst/data_valid_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 42.139%; route: 6.499, 54.050%; tC2Q: 0.458, 3.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.054</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>dht11_inst/data_valid_11_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>dht11_inst/data_valid_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 42.139%; route: 6.499, 54.050%; tC2Q: 0.458, 3.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.054</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>dht11_inst/data_valid_13_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>dht11_inst/data_valid_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 42.139%; route: 6.499, 54.050%; tC2Q: 0.458, 3.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.054</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>dht11_inst/data_valid_24_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>dht11_inst/data_valid_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 42.139%; route: 6.499, 54.050%; tC2Q: 0.458, 3.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td>dht11_inst/data_temp_16_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C2[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_16_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][A]</td>
<td>dht11_inst/n319_s0/I0</td>
</tr>
<tr>
<td>4.313</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s0/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[0][B]</td>
<td>dht11_inst/n318_s0/CIN</td>
</tr>
<tr>
<td>4.370</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s0/COUT</td>
</tr>
<tr>
<td>4.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td>dht11_inst/n317_s0/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s0/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][B]</td>
<td>dht11_inst/n316_s0/CIN</td>
</tr>
<tr>
<td>4.484</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s0/COUT</td>
</tr>
<tr>
<td>4.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][A]</td>
<td>dht11_inst/n315_s0/CIN</td>
</tr>
<tr>
<td>4.541</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s0/COUT</td>
</tr>
<tr>
<td>4.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C5[2][B]</td>
<td>dht11_inst/n314_s0/CIN</td>
</tr>
<tr>
<td>4.598</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s0/COUT</td>
</tr>
<tr>
<td>4.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td>dht11_inst/n313_s0/CIN</td>
</tr>
<tr>
<td>5.161</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s0/SUM</td>
</tr>
<tr>
<td>6.935</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/n313_s1/I1</td>
</tr>
<tr>
<td>7.485</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/COUT</td>
</tr>
<tr>
<td>7.485</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>dht11_inst/n312_s1/CIN</td>
</tr>
<tr>
<td>8.048</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n312_s1/SUM</td>
</tr>
<tr>
<td>9.337</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>dht11_inst/n327_s0/I1</td>
</tr>
<tr>
<td>10.372</td>
<td>1.035</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>11.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>12.345</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>13.054</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>dht11_inst/data_valid_26_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>dht11_inst/data_valid_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.067, 42.139%; route: 6.499, 54.050%; tC2Q: 0.458, 3.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>Buzzer1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>Buzzer1/n71_s2/I1</td>
</tr>
<tr>
<td>3.349</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n71_s2/F</td>
</tr>
<tr>
<td>4.654</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>Buzzer1/n68_s2/I3</td>
</tr>
<tr>
<td>5.279</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n68_s2/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>Buzzer1/n67_s2/I1</td>
</tr>
<tr>
<td>6.335</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n67_s2/F</td>
</tr>
<tr>
<td>7.172</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>Buzzer1/n127_s4/I2</td>
</tr>
<tr>
<td>8.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n127_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>Buzzer1/n206_s2/I2</td>
</tr>
<tr>
<td>10.419</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n206_s2/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>Buzzer1/n202_s1/I2</td>
</tr>
<tr>
<td>12.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n202_s1/F</td>
</tr>
<tr>
<td>12.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>Buzzer1/freq_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>Buzzer1/freq_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.093, 43.877%; route: 6.056, 52.175%; tC2Q: 0.458, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>Buzzer1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>Buzzer1/n71_s2/I1</td>
</tr>
<tr>
<td>3.349</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n71_s2/F</td>
</tr>
<tr>
<td>4.654</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>Buzzer1/n68_s2/I3</td>
</tr>
<tr>
<td>5.279</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n68_s2/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>Buzzer1/n67_s2/I1</td>
</tr>
<tr>
<td>6.335</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n67_s2/F</td>
</tr>
<tr>
<td>7.172</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>Buzzer1/n127_s4/I2</td>
</tr>
<tr>
<td>8.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n127_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>Buzzer1/n206_s2/I2</td>
</tr>
<tr>
<td>10.419</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n206_s2/F</td>
</tr>
<tr>
<td>12.069</td>
<td>1.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td>Buzzer1/n204_s1/I3</td>
</tr>
<tr>
<td>12.695</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n204_s1/F</td>
</tr>
<tr>
<td>12.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C11[1][B]</td>
<td>Buzzer1/freq_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C11[1][B]</td>
<td>Buzzer1/freq_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.620, 40.281%; route: 6.391, 55.723%; tC2Q: 0.458, 3.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>Buzzer1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>Buzzer1/n71_s2/I1</td>
</tr>
<tr>
<td>3.349</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n71_s2/F</td>
</tr>
<tr>
<td>4.654</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>Buzzer1/n68_s2/I3</td>
</tr>
<tr>
<td>5.279</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n68_s2/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>Buzzer1/n67_s2/I1</td>
</tr>
<tr>
<td>6.335</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n67_s2/F</td>
</tr>
<tr>
<td>7.172</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>Buzzer1/n127_s4/I2</td>
</tr>
<tr>
<td>8.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n127_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>Buzzer1/n206_s2/I2</td>
</tr>
<tr>
<td>10.419</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n206_s2/F</td>
</tr>
<tr>
<td>11.590</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>Buzzer1/n199_s1/I2</td>
</tr>
<tr>
<td>12.689</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n199_s1/F</td>
</tr>
<tr>
<td>12.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>Buzzer1/freq_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[2][B]</td>
<td>Buzzer1/freq_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.093, 44.428%; route: 5.912, 51.574%; tC2Q: 0.458, 3.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>Buzzer1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>Buzzer1/n71_s2/I1</td>
</tr>
<tr>
<td>3.349</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n71_s2/F</td>
</tr>
<tr>
<td>4.654</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>Buzzer1/n68_s2/I3</td>
</tr>
<tr>
<td>5.279</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n68_s2/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>Buzzer1/n67_s2/I1</td>
</tr>
<tr>
<td>6.335</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n67_s2/F</td>
</tr>
<tr>
<td>7.172</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>Buzzer1/n127_s4/I2</td>
</tr>
<tr>
<td>8.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n127_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>Buzzer1/n206_s2/I2</td>
</tr>
<tr>
<td>10.419</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n206_s2/F</td>
</tr>
<tr>
<td>11.734</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>Buzzer1/n193_s1/I2</td>
</tr>
<tr>
<td>12.556</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n193_s1/F</td>
</tr>
<tr>
<td>12.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>Buzzer1/freq_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>Buzzer1/freq_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.816, 42.505%; route: 6.056, 53.450%; tC2Q: 0.458, 4.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>Buzzer1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>Buzzer1/n71_s2/I1</td>
</tr>
<tr>
<td>3.349</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n71_s2/F</td>
</tr>
<tr>
<td>4.654</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>Buzzer1/n68_s2/I3</td>
</tr>
<tr>
<td>5.279</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n68_s2/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>Buzzer1/n67_s2/I1</td>
</tr>
<tr>
<td>6.335</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n67_s2/F</td>
</tr>
<tr>
<td>7.172</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>Buzzer1/n127_s4/I2</td>
</tr>
<tr>
<td>8.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n127_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>Buzzer1/n206_s2/I2</td>
</tr>
<tr>
<td>10.419</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n206_s2/F</td>
</tr>
<tr>
<td>11.894</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>Buzzer1/n190_s1/I2</td>
</tr>
<tr>
<td>12.520</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n190_s1/F</td>
</tr>
<tr>
<td>12.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>Buzzer1/freq_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>Buzzer1/freq_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.620, 40.905%; route: 6.216, 55.037%; tC2Q: 0.458, 4.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>Buzzer1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>Buzzer1/n71_s2/I1</td>
</tr>
<tr>
<td>3.349</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n71_s2/F</td>
</tr>
<tr>
<td>4.654</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>Buzzer1/n68_s2/I3</td>
</tr>
<tr>
<td>5.279</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n68_s2/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>Buzzer1/n67_s2/I1</td>
</tr>
<tr>
<td>6.335</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n67_s2/F</td>
</tr>
<tr>
<td>7.172</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>Buzzer1/n127_s4/I2</td>
</tr>
<tr>
<td>8.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n127_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>Buzzer1/n206_s2/I2</td>
</tr>
<tr>
<td>10.419</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n206_s2/F</td>
</tr>
<tr>
<td>11.730</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>Buzzer1/n192_s1/I2</td>
</tr>
<tr>
<td>12.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n192_s1/F</td>
</tr>
<tr>
<td>12.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>Buzzer1/freq_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>Buzzer1/freq_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.620, 41.509%; route: 6.052, 54.373%; tC2Q: 0.458, 4.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][B]</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R2C16[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S4_WR_INITC_s5/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td>lcd_init_inst/n322_s7/I0</td>
</tr>
<tr>
<td>4.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n322_s7/F</td>
</tr>
<tr>
<td>5.257</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>lcd_init_inst/n322_s2/I2</td>
</tr>
<tr>
<td>6.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n322_s2/F</td>
</tr>
<tr>
<td>7.764</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>lcd_init_inst/n324_s8/I0</td>
</tr>
<tr>
<td>8.586</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n324_s8/F</td>
</tr>
<tr>
<td>9.391</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>lcd_init_inst/n324_s4/I1</td>
</tr>
<tr>
<td>10.213</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n324_s4/F</td>
</tr>
<tr>
<td>11.672</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>lcd_init_inst/n324_s1/I3</td>
</tr>
<tr>
<td>12.298</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n324_s1/F</td>
</tr>
<tr>
<td>12.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>lcd_init_inst/init_data_4_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>lcd_init_inst/init_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.401, 39.749%; route: 6.213, 56.112%; tC2Q: 0.458, 4.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>Buzzer1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>Buzzer1/n71_s2/I1</td>
</tr>
<tr>
<td>3.349</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n71_s2/F</td>
</tr>
<tr>
<td>4.654</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>Buzzer1/n68_s2/I3</td>
</tr>
<tr>
<td>5.279</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n68_s2/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>Buzzer1/n67_s2/I1</td>
</tr>
<tr>
<td>6.335</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n67_s2/F</td>
</tr>
<tr>
<td>7.172</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>Buzzer1/n127_s4/I2</td>
</tr>
<tr>
<td>8.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n127_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>Buzzer1/n206_s2/I2</td>
</tr>
<tr>
<td>10.419</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n206_s2/F</td>
</tr>
<tr>
<td>11.250</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>Buzzer1/n196_s1/I2</td>
</tr>
<tr>
<td>12.282</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n196_s1/F</td>
</tr>
<tr>
<td>12.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>Buzzer1/freq_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>Buzzer1/freq_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.026, 45.460%; route: 5.572, 50.395%; tC2Q: 0.458, 4.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/freq_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][B]</td>
<td>Buzzer1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>Buzzer1/n71_s2/I1</td>
</tr>
<tr>
<td>3.349</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n71_s2/F</td>
</tr>
<tr>
<td>4.654</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>Buzzer1/n68_s2/I3</td>
</tr>
<tr>
<td>5.279</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n68_s2/F</td>
</tr>
<tr>
<td>5.709</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>Buzzer1/n67_s2/I1</td>
</tr>
<tr>
<td>6.335</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n67_s2/F</td>
</tr>
<tr>
<td>7.172</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>Buzzer1/n127_s4/I2</td>
</tr>
<tr>
<td>8.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C12[2][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n127_s4/F</td>
</tr>
<tr>
<td>9.597</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>Buzzer1/n206_s2/I2</td>
</tr>
<tr>
<td>10.419</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n206_s2/F</td>
</tr>
<tr>
<td>11.590</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>Buzzer1/n198_s1/I3</td>
</tr>
<tr>
<td>12.216</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">Buzzer1/n198_s1/F</td>
</tr>
<tr>
<td>12.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">Buzzer1/freq_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>Buzzer1/freq_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>Buzzer1/freq_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.620, 42.036%; route: 5.912, 53.794%; tC2Q: 0.458, 4.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n25_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/n25_s4/I2</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n25_s4/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/clk_1M_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/n60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C9[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td style=" font-weight:bold;">U0/n60_s0/I0</td>
</tr>
<tr>
<td>0.726</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td style=" background: #97FFFF;">U0/n60_s0/F</td>
</tr>
<tr>
<td>0.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td style=" font-weight:bold;">U0/CP_1Hz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>U0/CP_1Hz_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>U0/CP_1Hz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 99.675%; route: 0.000, 0.000%; tC2Q: 0.002, 0.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>lcd_show_char_inst/rom_addr_9_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_9_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_1/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>S0/Q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_second_ones_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C9[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>S0/Q_3_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">S0/Q_3_s0/Q</td>
</tr>
<tr>
<td>1.590</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_ones_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>show_string_number_inst/decimal_second_ones_3_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_second_ones_3_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>show_string_number_inst/decimal_second_ones_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>H0/cntH_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_hour_tens_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C9[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>H0/cntH_1_s1/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">H0/cntH_1_s1/Q</td>
</tr>
<tr>
<td>1.590</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_hour_tens_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>show_string_number_inst/decimal_hour_tens_1_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_hour_tens_1_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>show_string_number_inst/decimal_hour_tens_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>S1/Q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_second_tens_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C9[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>S1/Q_3_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">S1/Q_3_s0/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_tens_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>show_string_number_inst/decimal_second_tens_3_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_second_tens_3_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>show_string_number_inst/decimal_second_tens_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.504, 60.176%; tC2Q: 0.333, 39.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_valid_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/temp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>dht11_inst/data_valid_11_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_11_s0/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/temp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>dht11_inst/temp_3_s0/CLK</td>
</tr>
<tr>
<td>0.755</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>dht11_inst/temp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_valid_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/temp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>dht11_inst/data_valid_14_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_14_s0/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/temp_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/temp_6_s0/CLK</td>
</tr>
<tr>
<td>0.755</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>dht11_inst/temp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_valid_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/humi_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>dht11_inst/data_valid_26_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_26_s0/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/humi_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[2][B]</td>
<td>dht11_inst/humi_2_s0/CLK</td>
</tr>
<tr>
<td>0.755</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[2][B]</td>
<td>dht11_inst/humi_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/next_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/cur_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>dht11_inst/next_state_1_s1/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/next_state_1_s1/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/cur_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>dht11_inst/cur_state_1_s0/CLK</td>
</tr>
<tr>
<td>0.755</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>dht11_inst/cur_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>dht11_inst/data_temp_39_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_39_s0/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>dht11_inst/data_valid_31_s0/CLK</td>
</tr>
<tr>
<td>0.755</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>M0/Q_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_minute_ones_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C9[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>M0/Q_1_s1/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">M0/Q_1_s1/Q</td>
</tr>
<tr>
<td>1.662</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_minute_ones_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>show_string_number_inst/decimal_minute_ones_1_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_minute_ones_1_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>show_string_number_inst/decimal_minute_ones_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.259%; tC2Q: 0.333, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>H0/cntH_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_hour_tens_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C9[1][B]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][A]</td>
<td>H0/cntH_0_s1/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C9[2][A]</td>
<td style=" font-weight:bold;">H0/cntH_0_s1/Q</td>
</tr>
<tr>
<td>1.662</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_hour_tens_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>show_string_number_inst/decimal_hour_tens_0_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_hour_tens_0_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>show_string_number_inst/decimal_hour_tens_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.271%; tC2Q: 0.333, 36.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/temp_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_temp_tens_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R5C8[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td>dht11_inst/temp_4_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C6[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/temp_4_s0/Q</td>
</tr>
<tr>
<td>1.333</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>show_string_number_inst/n104_s10/I0</td>
</tr>
<tr>
<td>1.705</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n104_s10/F</td>
</tr>
<tr>
<td>1.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_temp_tens_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>show_string_number_inst/decimal_temp_tens_3_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/decimal_temp_tens_3_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>show_string_number_inst/decimal_temp_tens_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.132%; route: 0.245, 25.804%; tC2Q: 0.333, 35.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/data_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>lcd_show_char_inst/data_2_s3/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C4[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_2_s3/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>lcd_show_char_inst/n530_s4/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n530_s4/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>lcd_show_char_inst/data_2_s3/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C4[1][A]</td>
<td>lcd_show_char_inst/data_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_3_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_3_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>lcd_show_char_inst/n286_s1/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n286_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_3_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/cnt1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>show_string_number_inst/cnt1_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R10C9[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>show_string_number_inst/n20_s1/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n20_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>show_string_number_inst/cnt1_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>show_string_number_inst/cnt1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/sclk_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/sclk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_write_inst/sclk_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/sclk_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_write_inst/n137_s5/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n137_s5/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/sclk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_write_inst/sclk_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>lcd_write_inst/sclk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/clk_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dht11_inst/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/clk_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dht11_inst/n23_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n23_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/clk_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dht11_inst/clk_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>dht11_inst/clk_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/Count_DIV_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/Count_DIV_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>U0/Count_DIV_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C10[0][A]</td>
<td style=" font-weight:bold;">U0/Count_DIV_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>U0/n33_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" background: #97FFFF;">U0/n33_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" font-weight:bold;">U0/Count_DIV_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>U0/Count_DIV_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>U0/Count_DIV_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/BUZZER_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/BUZZER_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>Buzzer1/BUZZER_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">Buzzer1/BUZZER_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>Buzzer1/n295_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n295_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">Buzzer1/BUZZER_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>Buzzer1/BUZZER_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>Buzzer1/BUZZER_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>Buzzer1/cnt_24_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_24_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>Buzzer1/n51_s1/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n51_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>Buzzer1/cnt_24_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>Buzzer1/cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>Buzzer1/cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Buzzer1/cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td>Buzzer1/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C11[1][A]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_18_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td>Buzzer1/n57_s1/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" background: #97FFFF;">Buzzer1/n57_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td style=" font-weight:bold;">Buzzer1/cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[1][A]</td>
<td>Buzzer1/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C11[1][A]</td>
<td>Buzzer1/cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyValue1/KeyPressu3/KEY_STATE_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>keyValue1/KeyPressu3/KEY_STATE_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>keyValue1/KeyPressu3/KEY_STATE_s5/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C11[0][A]</td>
<td style=" font-weight:bold;">keyValue1/KeyPressu3/KEY_STATE_s5/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>keyValue1/KeyPressu3/n128_s9/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" background: #97FFFF;">keyValue1/KeyPressu3/n128_s9/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td style=" font-weight:bold;">keyValue1/KeyPressu3/KEY_STATE_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>keyValue1/KeyPressu3/KEY_STATE_s5/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C11[0][A]</td>
<td>keyValue1/KeyPressu3/KEY_STATE_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>keyValue1/KeyPressu3/KEY_FLAG_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>keyValue1/KeyPressu3/KEY_FLAG_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>keyValue1/KeyPressu3/KEY_FLAG_s5/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">keyValue1/KeyPressu3/KEY_FLAG_s5/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>keyValue1/KeyPressu3/n108_s4/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" background: #97FFFF;">keyValue1/KeyPressu3/n108_s4/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">keyValue1/KeyPressu3/KEY_FLAG_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>464</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>keyValue1/KeyPressu3/KEY_FLAG_s5/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>keyValue1/KeyPressu3/KEY_FLAG_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>S0/Q_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.064</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>S0/Q_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>S0/Q_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>S0/Q_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.064</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>S0/Q_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>S0/Q_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>S0/Q_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.064</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>S0/Q_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>S0/Q_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>M1/Q_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>11.064</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>M1/Q_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>M1/Q_0_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/count_1us_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.064</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/count_1us_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/count_1us_13_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/count_1us_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.064</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/count_1us_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/count_1us_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/count_1us_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.064</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/count_1us_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/count_1us_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/cur_state_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.064</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/cur_state_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/cur_state_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/cur_state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.064</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/cur_state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/cur_state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.691</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/count_1us_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.064</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/count_1us_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/count_1us_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>464</td>
<td>xtal_clk_d</td>
<td>7.992</td>
<td>0.262</td>
</tr>
<tr>
<td>111</td>
<td>clk_1M</td>
<td>7.426</td>
<td>1.064</td>
</tr>
<tr>
<td>60</td>
<td>cur_state[0]</td>
<td>10.933</td>
<td>1.862</td>
</tr>
<tr>
<td>49</td>
<td>cnt_ascii_num[0]</td>
<td>9.222</td>
<td>1.860</td>
</tr>
<tr>
<td>46</td>
<td>data_temp_39_6</td>
<td>14.142</td>
<td>1.832</td>
</tr>
<tr>
<td>44</td>
<td>cnt_ascii_num[1]</td>
<td>9.642</td>
<td>2.158</td>
</tr>
<tr>
<td>41</td>
<td>cnt_s4_num[1]</td>
<td>9.629</td>
<td>2.154</td>
</tr>
<tr>
<td>40</td>
<td>cnt_s4_num[0]</td>
<td>9.587</td>
<td>2.134</td>
</tr>
<tr>
<td>39</td>
<td>cnt_ascii_num[2]</td>
<td>10.719</td>
<td>2.312</td>
</tr>
<tr>
<td>39</td>
<td>cnt_s4_num[2]</td>
<td>9.402</td>
<td>2.171</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C19</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
