Analysis & Synthesis report for Verilog1
Fri Mar 08 07:54:47 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |topado|Verilog1:inst|estado_atual
 10. State Machine - |topado|LCD:inst1|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: LCD:inst1
 16. Parameter Settings for User Entity Instance: Verilog1:inst
 17. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod1
 21. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div2
 22. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div3
 23. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod2
 24. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod3
 25. Parameter Settings for Inferred Entity Instance: Verilog1:inst|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div6
 27. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod5
 28. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div5
 29. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod4
 30. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div4
 31. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div7
 32. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod6
 33. Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod7
 34. lpm_mult Parameter Settings by Entity Instance
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 08 07:54:47 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Verilog1                                    ;
; Top-level Entity Name              ; topado                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,675                                       ;
;     Total combinational functions  ; 1,670                                       ;
;     Dedicated logic registers      ; 60                                          ;
; Total registers                    ; 60                                          ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; topado             ; Verilog1           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+
; Verilog1.v                       ; yes             ; User Verilog HDL File              ; D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v                            ;         ;
; LCD.v                            ; yes             ; User Verilog HDL File              ; D:/Users/belc/Desktop/ohalef/Verilog/LCD.v                                 ;         ;
; topado.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Users/belc/Desktop/ohalef/Verilog/topado.bdf                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_mhm.tdf                 ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_ekh.tdf            ;         ;
; db/alt_u_div_g4f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_g4f.tdf                  ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/add_sub_7pc.tdf                    ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/add_sub_8pc.tdf                    ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_jhm.tdf                 ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_bkh.tdf            ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_a4f.tdf                  ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_m9m.tdf                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_aat.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/mult_aat.tdf                       ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_5jm.tdf                 ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_tlh.tdf            ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_e7f.tdf                  ;         ;
; db/lpm_divide_5bm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_5bm.tdf                 ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_qlh.tdf            ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf                  ;         ;
; db/lpm_divide_fkm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_fkm.tdf                 ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_7nh.tdf            ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_2af.tdf                  ;         ;
; db/lpm_divide_jkm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_jkm.tdf                 ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_bnh.tdf            ;         ;
; db/alt_u_div_aaf.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_aaf.tdf                  ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_2jm.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                        ;
+---------------------------------------------+--------------------------------------+
; Resource                                    ; Usage                                ;
+---------------------------------------------+--------------------------------------+
; Estimated Total logic elements              ; 1,675                                ;
;                                             ;                                      ;
; Total combinational functions               ; 1670                                 ;
; Logic element usage by number of LUT inputs ;                                      ;
;     -- 4 input functions                    ; 359                                  ;
;     -- 3 input functions                    ; 514                                  ;
;     -- <=2 input functions                  ; 797                                  ;
;                                             ;                                      ;
; Logic elements by mode                      ;                                      ;
;     -- normal mode                          ; 1148                                 ;
;     -- arithmetic mode                      ; 522                                  ;
;                                             ;                                      ;
; Total registers                             ; 60                                   ;
;     -- Dedicated logic registers            ; 60                                   ;
;     -- I/O registers                        ; 0                                    ;
;                                             ;                                      ;
; I/O pins                                    ; 34                                   ;
;                                             ;                                      ;
; Embedded Multiplier 9-bit elements          ; 1                                    ;
;                                             ;                                      ;
; Maximum fan-out node                        ; Verilog1:inst|estado_atual.Desligado ;
; Maximum fan-out                             ; 103                                  ;
; Total fan-out                               ; 4560                                 ;
; Average fan-out                             ; 2.53                                 ;
+---------------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |topado                                   ; 1670 (1)            ; 60 (0)                    ; 0           ; 1            ; 1       ; 0         ; 34   ; 0            ; |topado                                                                                                           ; topado              ; work         ;
;    |LCD:inst1|                            ; 1561 (178)          ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1                                                                                                 ; LCD                 ; work         ;
;       |lpm_divide:Div0|                   ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_mhm:auto_generated|  ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div0|lpm_divide_mhm:auto_generated                                                   ; lpm_divide_mhm      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                       ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_g4f:divider|    ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider ; alt_u_div_g4f       ; work         ;
;       |lpm_divide:Div1|                   ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jhm:auto_generated|  ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                   ; lpm_divide_jhm      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|    ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Div2|                   ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_mhm:auto_generated|  ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div2|lpm_divide_mhm:auto_generated                                                   ; lpm_divide_mhm      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div2|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                       ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_g4f:divider|    ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div2|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider ; alt_u_div_g4f       ; work         ;
;       |lpm_divide:Div3|                   ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jhm:auto_generated|  ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div3|lpm_divide_jhm:auto_generated                                                   ; lpm_divide_jhm      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div3|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|    ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div3|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Div4|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_jkm:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div4|lpm_divide_jkm:auto_generated                                                   ; lpm_divide_jkm      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div4|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_aaf:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div4|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider ; alt_u_div_aaf       ; work         ;
;       |lpm_divide:Div5|                   ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_fkm:auto_generated|  ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div5|lpm_divide_fkm:auto_generated                                                   ; lpm_divide_fkm      ; work         ;
;             |sign_div_unsign_7nh:divider| ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|    ; 185 (185)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div5|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Div6|                   ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div6                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_5jm:auto_generated|  ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div6|lpm_divide_5jm:auto_generated                                                   ; lpm_divide_5jm      ; work         ;
;             |sign_div_unsign_tlh:divider| ; 186 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;                |alt_u_div_e7f:divider|    ; 186 (186)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div6|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider ; alt_u_div_e7f       ; work         ;
;       |lpm_divide:Div7|                   ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div7                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_2jm:auto_generated|  ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div7|lpm_divide_2jm:auto_generated                                                   ; lpm_divide_2jm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|    ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Div7|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod0|                   ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|  ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                   ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|    ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Mod1|                   ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|  ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated                                                   ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|    ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Mod2|                   ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|  ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated                                                   ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|    ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Mod3|                   ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_m9m:auto_generated|  ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod3|lpm_divide_m9m:auto_generated                                                   ; lpm_divide_m9m      ; work         ;
;             |sign_div_unsign_bkh:divider| ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod3|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh ; work         ;
;                |alt_u_div_a4f:divider|    ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod3|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f       ; work         ;
;       |lpm_divide:Mod4|                   ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod4|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|    ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod5|                   ; 91 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 91 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod5|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 91 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|    ; 91 (91)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod6|                   ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod6                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod6|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 127 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|    ; 127 (127)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;       |lpm_divide:Mod7|                   ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod7                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_5bm:auto_generated|  ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod7|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm      ; work         ;
;             |sign_div_unsign_qlh:divider| ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_87f:divider|    ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topado|LCD:inst1|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;    |Verilog1:inst|                        ; 108 (108)           ; 9 (9)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |topado|Verilog1:inst                                                                                             ; Verilog1            ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |topado|Verilog1:inst|lpm_mult:Mult0                                                                              ; lpm_mult            ; work         ;
;          |mult_aat:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |topado|Verilog1:inst|lpm_mult:Mult0|mult_aat:auto_generated                                                      ; mult_aat            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topado|Verilog1:inst|estado_atual                                                                                     ;
+------------------------+---------------------+---------------------+---------------------+------------------------+--------------------+
; Name                   ; estado_atual.OpMult ; estado_atual.OpSoma ; estado_atual.Ligado ; estado_atual.Desligado ; estado_atual.OpSub ;
+------------------------+---------------------+---------------------+---------------------+------------------------+--------------------+
; estado_atual.Desligado ; 0                   ; 0                   ; 0                   ; 0                      ; 0                  ;
; estado_atual.Ligado    ; 0                   ; 0                   ; 1                   ; 1                      ; 0                  ;
; estado_atual.OpSoma    ; 0                   ; 1                   ; 0                   ; 1                      ; 0                  ;
; estado_atual.OpMult    ; 1                   ; 0                   ; 0                   ; 1                      ; 0                  ;
; estado_atual.OpSub     ; 0                   ; 0                   ; 0                   ; 1                      ; 1                  ;
+------------------------+---------------------+---------------------+---------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------+
; State Machine - |topado|LCD:inst1|state ;
+-------------+---------------------------+
; Name        ; state.WAIT                ;
+-------------+---------------------------+
; state.WRITE ; 0                         ;
; state.WAIT  ; 1                         ;
+-------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; Verilog1:inst|SR                                   ; Verilog1:inst|R     ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; Verilog1:inst|estado_atual~2          ; Lost fanout        ;
; Verilog1:inst|estado_atual~3          ; Lost fanout        ;
; LCD:inst1|state~5                     ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 60    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 15    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 253:1              ; 3 bits    ; 504 LEs       ; 36 LEs               ; 468 LEs                ; Yes        ; |topado|LCD:inst1|RS               ;
; 266:1              ; 2 bits    ; 354 LEs       ; 28 LEs               ; 326 LEs                ; Yes        ; |topado|LCD:inst1|data[1]          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |topado|Verilog1:inst|Selector1    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |topado|Verilog1:inst|estado_atual ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |topado|Verilog1:inst|estado_atual ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |topado|Verilog1:inst|Selector8    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD:inst1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; MS             ; 50000 ; Signed Integer                ;
; WRITE          ; 0     ; Signed Integer                ;
; WAIT           ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Verilog1:inst ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; Desligado      ; 0     ; Signed Integer                    ;
; Ligado         ; 1     ; Signed Integer                    ;
; OpSoma         ; 2     ; Signed Integer                    ;
; OpMult         ; 3     ; Signed Integer                    ;
; OpSub          ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 7              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 7              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Verilog1:inst|lpm_mult:Mult0       ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_aat     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div6 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 7              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 10             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 14             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Div7 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD:inst1|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                       ;
+---------------------------------------+------------------------------+
; Name                                  ; Value                        ;
+---------------------------------------+------------------------------+
; Number of entity instances            ; 1                            ;
; Entity Instance                       ; Verilog1:inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                            ;
;     -- LPM_WIDTHB                     ; 8                            ;
;     -- LPM_WIDTHP                     ; 16                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
+---------------------------------------+------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 60                          ;
;     ENA               ; 7                           ;
;     ENA SLD           ; 8                           ;
;     plain             ; 45                          ;
; cycloneiii_lcell_comb ; 1670                        ;
;     arith             ; 522                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 436                         ;
;     normal            ; 1148                        ;
;         0 data inputs ; 99                          ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 592                         ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 359                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 40.90                       ;
; Average LUT depth     ; 26.76                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Mar 08 07:54:32 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog1 -c Verilog1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file verilog1.v
    Info (12023): Found entity 1: Verilog1 File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: LCD File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topado.bdf
    Info (12023): Found entity 1: topado
Info (12127): Elaborating entity "topado" for the top level hierarchy
Info (12128): Elaborating entity "LCD" for hierarchy "LCD:inst1"
Warning (10230): Verilog HDL assignment warning at LCD.v(49): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 49
Warning (10230): Verilog HDL assignment warning at LCD.v(72): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 72
Warning (10230): Verilog HDL assignment warning at LCD.v(73): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 73
Warning (10230): Verilog HDL assignment warning at LCD.v(74): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 74
Warning (10230): Verilog HDL assignment warning at LCD.v(87): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 87
Warning (10230): Verilog HDL assignment warning at LCD.v(88): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 88
Warning (10230): Verilog HDL assignment warning at LCD.v(89): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 89
Warning (10230): Verilog HDL assignment warning at LCD.v(98): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 98
Warning (10230): Verilog HDL assignment warning at LCD.v(101): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 101
Warning (10230): Verilog HDL assignment warning at LCD.v(104): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 104
Warning (10230): Verilog HDL assignment warning at LCD.v(107): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 107
Warning (10230): Verilog HDL assignment warning at LCD.v(110): truncated value with size 32 to match size of target (8) File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 110
Info (12128): Elaborating entity "Verilog1" for hierarchy "Verilog1:inst"
Warning (10230): Verilog HDL assignment warning at Verilog1.v(24): truncated value with size 32 to match size of target (3) File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 24
Warning (10230): Verilog HDL assignment warning at Verilog1.v(37): truncated value with size 32 to match size of target (3) File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 37
Warning (10230): Verilog HDL assignment warning at Verilog1.v(46): truncated value with size 32 to match size of target (3) File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 46
Warning (10230): Verilog HDL assignment warning at Verilog1.v(57): truncated value with size 32 to match size of target (3) File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 57
Warning (10230): Verilog HDL assignment warning at Verilog1.v(110): truncated value with size 32 to match size of target (3) File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 110
Warning (10230): Verilog HDL assignment warning at Verilog1.v(128): truncated value with size 32 to match size of target (3) File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 128
Warning (10240): Verilog HDL Always Construct warning at Verilog1.v(29): inferring latch(es) for variable "SR", which holds its previous value in one or more paths through the always construct File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 29
Info (10041): Inferred latch for "SR" at Verilog1.v(29) File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 29
Info (278001): Inferred 17 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Div0" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Div1" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Mod0" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Mod1" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 74
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Div2" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 87
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Div3" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 88
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Mod2" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 88
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Mod3" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 89
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Verilog1:inst|Mult0" File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Div6" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 104
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Mod5" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 104
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Div5" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 101
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Mod4" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 101
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Div4" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 98
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Div7" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Mod6" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 107
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCD:inst1|Mod7" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 110
Info (12130): Elaborated megafunction instantiation "LCD:inst1|lpm_divide:Div0" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 72
Info (12133): Instantiated megafunction "LCD:inst1|lpm_divide:Div0" with the following parameter: File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 72
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm File: D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_mhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf
    Info (12023): Found entity 1: alt_u_div_g4f File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_g4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/Users/belc/Desktop/ohalef/Verilog/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Users/belc/Desktop/ohalef/Verilog/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "LCD:inst1|lpm_divide:Div1" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 73
Info (12133): Instantiated megafunction "LCD:inst1|lpm_divide:Div1" with the following parameter: File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 73
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_jhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_a4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "LCD:inst1|lpm_divide:Mod0" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 73
Info (12133): Instantiated megafunction "LCD:inst1|lpm_divide:Mod0" with the following parameter: File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 73
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m File: D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_m9m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Verilog1:inst|lpm_mult:Mult0" File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 107
Info (12133): Instantiated megafunction "Verilog1:inst|lpm_mult:Mult0" with the following parameter: File: D:/Users/belc/Desktop/ohalef/Verilog/Verilog1.v Line: 107
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aat.tdf
    Info (12023): Found entity 1: mult_aat File: D:/Users/belc/Desktop/ohalef/Verilog/db/mult_aat.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "LCD:inst1|lpm_divide:Div6" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 104
Info (12133): Instantiated megafunction "LCD:inst1|lpm_divide:Div6" with the following parameter: File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 104
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_5jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_e7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "LCD:inst1|lpm_divide:Mod5" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 104
Info (12133): Instantiated megafunction "LCD:inst1|lpm_divide:Mod5" with the following parameter: File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 104
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_5bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "LCD:inst1|lpm_divide:Div5" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 101
Info (12133): Instantiated megafunction "LCD:inst1|lpm_divide:Div5" with the following parameter: File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 101
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf
    Info (12023): Found entity 1: lpm_divide_fkm File: D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_fkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_2af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "LCD:inst1|lpm_divide:Div4" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 98
Info (12133): Instantiated megafunction "LCD:inst1|lpm_divide:Div4" with the following parameter: File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 98
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm File: D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_jkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: D:/Users/belc/Desktop/ohalef/Verilog/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_aaf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "LCD:inst1|lpm_divide:Div7" File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 107
Info (12133): Instantiated megafunction "LCD:inst1|lpm_divide:Div7" with the following parameter: File: D:/Users/belc/Desktop/ohalef/Verilog/LCD.v Line: 107
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: D:/Users/belc/Desktop/ohalef/Verilog/db/lpm_divide_2jm.tdf Line: 25
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RW" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 102
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 37
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 42
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 47
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 52
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod5|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 57
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 87
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 92
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 97
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 47
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 52
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 57
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_a4f.tdf Line: 57
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_a4f.tdf Line: 57
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod4|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_87f.tdf Line: 62
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_a4f.tdf Line: 62
    Info (17048): Logic cell "LCD:inst1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[0]~10" File: D:/Users/belc/Desktop/ohalef/Verilog/db/alt_u_div_a4f.tdf Line: 62
Info (144001): Generated suppressed messages file D:/Users/belc/Desktop/ohalef/Verilog/output_files/Verilog1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1710 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 1675 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Fri Mar 08 07:54:47 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Users/belc/Desktop/ohalef/Verilog/output_files/Verilog1.map.smsg.


