

================================================================
== Vitis HLS Report for 'cnn_Pipeline_pad_for_rows_pad_for_cols'
================================================================
* Date:           Thu Jan 23 17:45:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.951 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      804|      804|  8.040 us|  8.040 us|  804|  804|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pad_for_rows_pad_for_cols  |      802|      802|        20|          1|          1|   784|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    145|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     72|    -|
|Register         |        -|   -|    271|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    271|    281|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_16_no_dsp_1_U2  |fdiv_32ns_32ns_32_16_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                             |                               |        0|   0|  0|   0|    0|
    +----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_121_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln10_fu_133_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln12_fu_161_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln16_1_fu_256_p2     |         +|   0|  0|  11|          11|          11|
    |add_ln16_2_fu_209_p2     |         +|   0|  0|  10|          10|          10|
    |add_ln16_3_fu_265_p2     |         +|   0|  0|  11|          11|          11|
    |add_ln16_fu_229_p2       |         +|   0|  0|  13|           5|           2|
    |empty_fu_224_p2          |         +|   0|  0|  13|           5|           2|
    |sub_ln16_fu_200_p2       |         -|   0|  0|  10|          10|          10|
    |icmp_ln10_fu_115_p2      |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln12_fu_139_p2      |      icmp|   0|  0|  13|           5|           4|
    |select_ln10_1_fu_153_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_fu_145_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 145|          90|          70|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_r_load               |   9|          2|    5|         10|
    |c_fu_54                               |   9|          2|    5|         10|
    |indvar_flatten_fu_62                  |   9|          2|   10|         20|
    |r_fu_58                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   42|         84|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln16_reg_340                   |   5|   0|    5|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_fu_54                            |   5|   0|    5|          0|
    |conv7_i_reg_335                    |  32|   0|   32|          0|
    |empty_reg_329                      |   5|   0|    5|          0|
    |img_in_load_reg_319                |  32|   0|   32|          0|
    |indvar_flatten_fu_62               |  10|   0|   10|          0|
    |r_fu_58                            |   5|   0|    5|          0|
    |select_ln10_1_reg_307              |   5|   0|    5|          0|
    |select_ln10_reg_301                |   5|   0|    5|          0|
    |select_ln10_1_reg_307              |  64|  32|    5|          0|
    |select_ln10_reg_301                |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 271|  64|  153|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_pad_for_rows_pad_for_cols|  return value|
|img_in_address0    |  out|   10|   ap_memory|                                  img_in|         array|
|img_in_ce0         |  out|    1|   ap_memory|                                  img_in|         array|
|img_in_q0          |   in|   32|   ap_memory|                                  img_in|         array|
|pad_img0_address0  |  out|   11|   ap_memory|                                pad_img0|         array|
|pad_img0_ce0       |  out|    1|   ap_memory|                                pad_img0|         array|
|pad_img0_we0       |  out|    1|   ap_memory|                                pad_img0|         array|
|pad_img0_d0        |  out|   32|   ap_memory|                                pad_img0|         array|
+-------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.95>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [CNN_Optimal/src/utils.cpp:12->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 23 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 24 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in, void @empty_0, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln10 = store i5 0, i5 %r" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 28 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 0, i5 %c" [CNN_Optimal/src/utils.cpp:12->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 29 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%icmp_ln10 = icmp_eq  i10 %indvar_flatten_load, i10 784" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 32 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln10_1 = add i10 %indvar_flatten_load, i10 1" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 33 'add' 'add_ln10_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc13.i, void %for.inc.preheader.exitStub" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 34 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [CNN_Optimal/src/utils.cpp:12->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 35 'load' 'c_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 36 'load' 'r_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln10 = add i5 %r_load, i5 1" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 37 'add' 'add_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.78ns)   --->   "%icmp_ln12 = icmp_eq  i5 %c_load, i5 28" [CNN_Optimal/src/utils.cpp:12->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 38 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.21ns)   --->   "%select_ln10 = select i1 %icmp_ln12, i5 0, i5 %c_load" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 39 'select' 'select_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.21ns)   --->   "%select_ln10_1 = select i1 %icmp_ln12, i5 %add_ln10, i5 %r_load" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 40 'select' 'select_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 %select_ln10, i5 1" [CNN_Optimal/src/utils.cpp:12->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 41 'add' 'add_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln10 = store i10 %add_ln10_1, i10 %indvar_flatten" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 42 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln10 = store i5 %select_ln10_1, i5 %r" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 43 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln12 = store i5 %add_ln12, i5 %c" [CNN_Optimal/src/utils.cpp:12->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 44 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln10_1, i5 0" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln10_1, i2 0" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %tmp_s" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 47 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln16 = sub i10 %tmp, i10 %zext_ln16" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 48 'sub' 'sub_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i5 %select_ln10" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 49 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln16_2 = add i10 %sub_ln16, i10 %zext_ln16_3" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 50 'add' 'add_ln16_2' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i10 %add_ln16_2" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 51 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i32 %img_in, i64 0, i64 %zext_ln16_4" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 52 'getelementptr' 'img_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%img_in_load = load i10 %img_in_addr" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 53 'load' 'img_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%img_in_load = load i10 %img_in_addr" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 54 'load' 'img_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %img_in_load" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 55 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [16/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 56 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 57 [15/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 57 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 58 [14/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 58 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 59 [13/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 59 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 60 [12/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 60 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 61 [11/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 61 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 62 [10/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 62 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 63 [9/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 63 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 64 [8/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 64 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 65 [7/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 65 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 66 [6/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 66 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 67 [5/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 67 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 68 [4/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 68 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 69 [3/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 69 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 70 [2/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 70 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 71 [1/1] (1.78ns)   --->   "%empty = add i5 %select_ln10_1, i5 3" [CNN_Optimal/src/utils.cpp:10->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 71 'add' 'empty' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 72 [1/16] (6.07ns)   --->   "%conv7_i = fdiv i32 %bitcast_ln16, i32 255" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 72 'fdiv' 'conv7_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (1.78ns)   --->   "%add_ln16 = add i5 %select_ln10, i5 3" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 73 'add' 'add_ln16' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pad_for_rows_pad_for_cols_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_358 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 76 'bitconcatenate' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i10 %tmp_358" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 77 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_359 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty, i1 0" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 78 'bitconcatenate' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i6 %tmp_359" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 79 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln16_1 = add i11 %zext_ln16_1, i11 %zext_ln16_2" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 80 'add' 'add_ln16_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [CNN_Optimal/src/utils.cpp:14->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 81 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i5 %add_ln16" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 82 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 83 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln16_3 = add i11 %add_ln16_1, i11 %zext_ln16_5" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 83 'add' 'add_ln16_3' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i11 %add_ln16_3" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 84 'zext' 'zext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i32 %pad_img0, i64 0, i64 %zext_ln16_6" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 85 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln16 = store i32 %conv7_i, i11 %pad_img0_addr" [CNN_Optimal/src/utils.cpp:16->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 86 'store' 'store_ln16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_20 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc.i" [CNN_Optimal/src/utils.cpp:12->CNN_Optimal/src/cnn.cpp:68]   --->   Operation 87 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pad_img0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 010000000000000000000]
r                     (alloca           ) [ 010000000000000000000]
indvar_flatten        (alloca           ) [ 010000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln10            (store            ) [ 000000000000000000000]
store_ln12            (store            ) [ 000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000000000]
icmp_ln10             (icmp             ) [ 011111111111111111110]
add_ln10_1            (add              ) [ 000000000000000000000]
br_ln10               (br               ) [ 000000000000000000000]
c_load                (load             ) [ 000000000000000000000]
r_load                (load             ) [ 000000000000000000000]
add_ln10              (add              ) [ 000000000000000000000]
icmp_ln12             (icmp             ) [ 000000000000000000000]
select_ln10           (select           ) [ 011111111111111111110]
select_ln10_1         (select           ) [ 011111111111111111110]
add_ln12              (add              ) [ 000000000000000000000]
store_ln10            (store            ) [ 000000000000000000000]
store_ln10            (store            ) [ 000000000000000000000]
store_ln12            (store            ) [ 000000000000000000000]
tmp                   (bitconcatenate   ) [ 000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln16             (zext             ) [ 000000000000000000000]
sub_ln16              (sub              ) [ 000000000000000000000]
zext_ln16_3           (zext             ) [ 000000000000000000000]
add_ln16_2            (add              ) [ 000000000000000000000]
zext_ln16_4           (zext             ) [ 000000000000000000000]
img_in_addr           (getelementptr    ) [ 010100000000000000000]
img_in_load           (load             ) [ 010010000000000000000]
bitcast_ln16          (bitcast          ) [ 010001111111111111110]
empty                 (add              ) [ 010000000000000000001]
conv7_i               (fdiv             ) [ 010000000000000000001]
add_ln16              (add              ) [ 010000000000000000001]
specloopname_ln0      (specloopname     ) [ 000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000]
tmp_358               (bitconcatenate   ) [ 000000000000000000000]
zext_ln16_1           (zext             ) [ 000000000000000000000]
tmp_359               (bitconcatenate   ) [ 000000000000000000000]
zext_ln16_2           (zext             ) [ 000000000000000000000]
add_ln16_1            (add              ) [ 000000000000000000000]
specpipeline_ln14     (specpipeline     ) [ 000000000000000000000]
zext_ln16_5           (zext             ) [ 000000000000000000000]
add_ln16_3            (add              ) [ 000000000000000000000]
zext_ln16_6           (zext             ) [ 000000000000000000000]
pad_img0_addr         (getelementptr    ) [ 000000000000000000000]
store_ln16            (store            ) [ 000000000000000000000]
br_ln12               (br               ) [ 000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pad_img0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_for_rows_pad_for_cols_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="c_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="r_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="img_in_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="10" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_in_load/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="pad_img0_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_addr/20 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln16_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/20 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="conv7_i/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="10" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln10_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln12_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="5" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln10_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="0" index="1" bw="10" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln10_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="c_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="r_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln10_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln12_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="5" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="select_ln10_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="select_ln10_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln12_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln10_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="10" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln10_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln12_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="1"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="1"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln16_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln16_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln16_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="1"/>
<pin id="208" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln16_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln16_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_4/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bitcast_ln16_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="empty_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="18"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/19 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln16_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="18"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/19 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_358_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="1"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_358/20 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln16_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/20 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_359_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="1"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_359/20 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln16_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/20 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln16_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/20 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln16_5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="1"/>
<pin id="264" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_5/20 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln16_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_3/20 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln16_6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_6/20 "/>
</bind>
</comp>

<comp id="276" class="1005" name="c_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="283" class="1005" name="r_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="290" class="1005" name="indvar_flatten_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln10_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="18"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="301" class="1005" name="select_ln10_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="1"/>
<pin id="303" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="307" class="1005" name="select_ln10_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="1"/>
<pin id="309" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="img_in_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="1"/>
<pin id="316" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr "/>
</bind>
</comp>

<comp id="319" class="1005" name="img_in_load_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_in_load "/>
</bind>
</comp>

<comp id="324" class="1005" name="bitcast_ln16_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="329" class="1005" name="empty_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="1"/>
<pin id="331" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="335" class="1005" name="conv7_i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv7_i "/>
</bind>
</comp>

<comp id="340" class="1005" name="add_ln16_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="1"/>
<pin id="342" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="127" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="127" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="139" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="133" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="130" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="145" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="121" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="153" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="161" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="182" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="241" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="269"><net_src comp="256" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="279"><net_src comp="54" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="286"><net_src comp="58" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="293"><net_src comp="62" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="300"><net_src comp="115" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="145" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="310"><net_src comp="153" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="317"><net_src comp="66" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="322"><net_src comp="73" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="327"><net_src comp="220" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="332"><net_src comp="224" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="338"><net_src comp="92" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="343"><net_src comp="229" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_in | {}
	Port: pad_img0 | {20 }
 - Input state : 
	Port: cnn_Pipeline_pad_for_rows_pad_for_cols : img_in | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln10 : 1
		store_ln12 : 1
		indvar_flatten_load : 1
		icmp_ln10 : 2
		add_ln10_1 : 2
		br_ln10 : 3
		c_load : 1
		r_load : 1
		add_ln10 : 2
		icmp_ln12 : 2
		select_ln10 : 3
		select_ln10_1 : 3
		add_ln12 : 4
		store_ln10 : 3
		store_ln10 : 4
		store_ln12 : 5
	State 2
		zext_ln16 : 1
		sub_ln16 : 2
		add_ln16_2 : 3
		zext_ln16_4 : 4
		img_in_addr : 5
		img_in_load : 6
	State 3
	State 4
		conv7_i : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		zext_ln16_1 : 1
		zext_ln16_2 : 1
		add_ln16_1 : 2
		add_ln16_3 : 3
		zext_ln16_6 : 4
		pad_img0_addr : 5
		store_ln16 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln10_1_fu_121  |    0    |    13   |
|          |    add_ln10_fu_133   |    0    |    13   |
|          |    add_ln12_fu_161   |    0    |    13   |
|    add   |   add_ln16_2_fu_209  |    0    |    10   |
|          |     empty_fu_224     |    0    |    13   |
|          |    add_ln16_fu_229   |    0    |    13   |
|          |   add_ln16_1_fu_256  |    0    |    10   |
|          |   add_ln16_3_fu_265  |    0    |    11   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln10_fu_115   |    0    |    13   |
|          |   icmp_ln12_fu_139   |    0    |    13   |
|----------|----------------------|---------|---------|
|  select  |  select_ln10_fu_145  |    0    |    5    |
|          | select_ln10_1_fu_153 |    0    |    5    |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln16_fu_200   |    0    |    10   |
|----------|----------------------|---------|---------|
|   fdiv   |       grp_fu_92      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_182      |    0    |    0    |
|bitconcatenate|     tmp_s_fu_189     |    0    |    0    |
|          |    tmp_358_fu_234    |    0    |    0    |
|          |    tmp_359_fu_245    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln16_fu_196   |    0    |    0    |
|          |  zext_ln16_3_fu_206  |    0    |    0    |
|          |  zext_ln16_4_fu_215  |    0    |    0    |
|   zext   |  zext_ln16_1_fu_241  |    0    |    0    |
|          |  zext_ln16_2_fu_252  |    0    |    0    |
|          |  zext_ln16_5_fu_262  |    0    |    0    |
|          |  zext_ln16_6_fu_271  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   142   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln16_reg_340   |    5   |
| bitcast_ln16_reg_324 |   32   |
|       c_reg_276      |    5   |
|    conv7_i_reg_335   |   32   |
|     empty_reg_329    |    5   |
|   icmp_ln10_reg_297  |    1   |
|  img_in_addr_reg_314 |   10   |
|  img_in_load_reg_319 |   32   |
|indvar_flatten_reg_290|   10   |
|       r_reg_283      |    5   |
| select_ln10_1_reg_307|    5   |
|  select_ln10_reg_301 |    5   |
+----------------------+--------+
|         Total        |   147  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_92    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   147  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   147  |   160  |
+-----------+--------+--------+--------+
