#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f831151da50 .scope module, "tb_MIPS_core" "tb_MIPS_core" 2 3;
 .timescale 0 0;
v0x7f83115332b0_0 .var "clk", 0 0;
S_0x7f831151dbb0 .scope module, "mips" "MIPS_main" 2 7, 3 12 0, S_0x7f831151da50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
RS_0x109437038 .resolv tri, v0x7f831152e030_0, v0x7f831152f0d0_0;
v0x7f83115320a0_0 .net8 "ALUSrc", 0 0, RS_0x109437038;  2 drivers
v0x7f8311532180_0 .net "MemRead", 0 0, v0x7f831152f190_0;  1 drivers
v0x7f8311532210_0 .net "MemToReg", 0 0, v0x7f831152f3c0_0;  1 drivers
v0x7f83115322e0_0 .net "MemWrite", 0 0, v0x7f831152f2f0_0;  1 drivers
v0x7f83115323b0_0 .var "PC", 31 0;
v0x7f83115324c0_0 .net "PCSrc", 0 0, v0x7f831152f030_0;  1 drivers
v0x7f8311532550_0 .net "RegDst", 0 0, v0x7f831152f450_0;  1 drivers
v0x7f8311532620_0 .net "RegRead", 0 0, v0x7f831152f4e0_0;  1 drivers
v0x7f83115326f0_0 .net "RegWrite", 0 0, v0x7f831152f580_0;  1 drivers
v0x7f8311532800_0 .net "address", 25 0, v0x7f8311531870_0;  1 drivers
RS_0x109437068 .resolv tri, v0x7f831152e0d0_0, v0x7f831152f240_0;
v0x7f8311532890_0 .net8 "branch_sig", 0 0, RS_0x109437068;  2 drivers
v0x7f8311532960_0 .net "clock", 0 0, v0x7f83115332b0_0;  1 drivers
v0x7f83115329f0_0 .net "funct", 5 0, v0x7f8311531930_0;  1 drivers
v0x7f8311532a80_0 .net "imm", 15 0, v0x7f83115319d0_0;  1 drivers
v0x7f8311532b50_0 .net "instruction", 31 0, v0x7f83115305c0_0;  1 drivers
v0x7f8311532c20_0 .net "memory_read_data", 31 0, v0x7f8311530030_0;  1 drivers
v0x7f8311532cb0_0 .net "opcode", 5 0, L_0x7f8311533380;  1 drivers
v0x7f8311532e40_0 .net "rd", 4 0, v0x7f8311531d10_0;  1 drivers
v0x7f8311532f10_0 .net "rs", 4 0, v0x7f8311531da0_0;  1 drivers
v0x7f8311532fa0_0 .net "rs_value", 31 0, v0x7f8311530fc0_0;  1 drivers
v0x7f8311533030_0 .net "rt", 4 0, v0x7f8311531e30_0;  1 drivers
v0x7f83115330c0_0 .net "rt_value", 31 0, v0x7f8311531060_0;  1 drivers
v0x7f8311533150_0 .net "shamt", 4 0, v0x7f8311531f40_0;  1 drivers
v0x7f8311533220_0 .net "write_data", 31 0, v0x7f831151e010_0;  1 drivers
E_0x7f831150bf70 .event posedge, v0x7f8311530dd0_0;
S_0x7f831151dd10 .scope module, "al_unit" "ALU" 3 45, 4 5 0, S_0x7f831151dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALU_result"
    .port_info 1 /OUTPUT 1 "branch_sig"
    .port_info 2 /OUTPUT 1 "AluSrc"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /INPUT 5 "rs"
    .port_info 5 /INPUT 5 "rt"
    .port_info 6 /INPUT 32 "rs_value"
    .port_info 7 /INPUT 32 "rt_value"
    .port_info 8 /INPUT 5 "shamt"
    .port_info 9 /INPUT 6 "funct"
    .port_info 10 /INPUT 16 "imm"
v0x7f831151e010_0 .var "ALU_result", 31 0;
v0x7f831152e030_0 .var "AluSrc", 0 0;
v0x7f831152e0d0_0 .var "branch_sig", 0 0;
v0x7f831152e180_0 .net "funct", 5 0, v0x7f8311531930_0;  alias, 1 drivers
v0x7f831152e230_0 .var/i "i", 31 0;
v0x7f831152e320_0 .net "imm", 15 0, v0x7f83115319d0_0;  alias, 1 drivers
v0x7f831152e3d0_0 .net "opcode", 5 0, L_0x7f8311533380;  alias, 1 drivers
v0x7f831152e480_0 .net "rs", 4 0, v0x7f8311531da0_0;  alias, 1 drivers
v0x7f831152e530_0 .net "rs_value", 31 0, v0x7f8311530fc0_0;  alias, 1 drivers
v0x7f831152e640_0 .net "rt", 4 0, v0x7f8311531e30_0;  alias, 1 drivers
v0x7f831152e6f0_0 .net "rt_value", 31 0, v0x7f8311531060_0;  alias, 1 drivers
v0x7f831152e7a0_0 .net "shamt", 4 0, v0x7f8311531f40_0;  alias, 1 drivers
v0x7f831152e850_0 .var "signExtend", 31 0;
v0x7f831152e900_0 .var/s "signed_rs", 31 0;
v0x7f831152e9b0_0 .var/s "signed_rt", 31 0;
v0x7f831152ea60_0 .var/s "temp", 31 0;
v0x7f831152eb10_0 .var "zeroExtend", 31 0;
E_0x7f831150bed0/0 .event edge, v0x7f831152e320_0, v0x7f831152e7a0_0, v0x7f831152e6f0_0, v0x7f831152e530_0;
E_0x7f831150bed0/1 .event edge, v0x7f831152e180_0;
E_0x7f831150bed0 .event/or E_0x7f831150bed0/0, E_0x7f831150bed0/1;
S_0x7f831152ed90 .scope module, "control_signals" "signal_gen" 3 43, 5 13 0, S_0x7f831151dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegRead"
    .port_info 1 /OUTPUT 1 "RegWrite"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "ALUSrc"
    .port_info 7 /OUTPUT 1 "PCSrc"
    .port_info 8 /OUTPUT 1 "MemToReg"
    .port_info 9 /INPUT 6 "opcode"
    .port_info 10 /INPUT 6 "funct"
v0x7f831152f030_0 .var "ALUSrc", 0 0;
v0x7f831152f0d0_0 .var "Branch", 0 0;
v0x7f831152f190_0 .var "MemRead", 0 0;
v0x7f831152f240_0 .var "MemToReg", 0 0;
v0x7f831152f2f0_0 .var "MemWrite", 0 0;
v0x7f831152f3c0_0 .var "PCSrc", 0 0;
v0x7f831152f450_0 .var "RegDst", 0 0;
v0x7f831152f4e0_0 .var "RegRead", 0 0;
v0x7f831152f580_0 .var "RegWrite", 0 0;
v0x7f831152f690_0 .net "funct", 5 0, v0x7f8311531930_0;  alias, 1 drivers
v0x7f831152f740_0 .net "opcode", 5 0, L_0x7f8311533380;  alias, 1 drivers
E_0x7f831152f000 .event edge, v0x7f831152e180_0, v0x7f831152e3d0_0;
S_0x7f831152f8b0 .scope module, "dataMemory" "memory_reader" 3 47, 6 5 0, S_0x7f831151dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /INPUT 5 "rs"
    .port_info 5 /INPUT 1 "MemRead"
    .port_info 6 /INPUT 1 "MemWrite"
    .port_info 7 /INPUT 1 "MemToReg"
v0x7f831152fba0_0 .net "MemRead", 0 0, v0x7f831152f190_0;  alias, 1 drivers
v0x7f831152fc60_0 .net "MemToReg", 0 0, v0x7f831152f3c0_0;  alias, 1 drivers
v0x7f831152fd10_0 .net "MemWrite", 0 0, v0x7f831152f2f0_0;  alias, 1 drivers
v0x7f831152fde0_0 .net "address", 31 0, v0x7f831151e010_0;  alias, 1 drivers
v0x7f831152fe90 .array "data_mem", 0 255, 31 0;
v0x7f831152ff60_0 .net "opcode", 5 0, L_0x7f8311533380;  alias, 1 drivers
v0x7f8311530030_0 .var "read_data", 31 0;
v0x7f83115300c0 .array "reg_mem", 0 31, 31 0;
v0x7f8311530150_0 .net "rs", 4 0, v0x7f8311531da0_0;  alias, 1 drivers
v0x7f8311530260_0 .net "write_data", 31 0, v0x7f8311531060_0;  alias, 1 drivers
E_0x7f831152fb40 .event edge, v0x7f831151e010_0;
E_0x7f831152fb70 .event edge, v0x7f831152f2f0_0, v0x7f831151e010_0;
S_0x7f8311530380 .scope module, "instr_mem" "instr_reader" 3 39, 7 4 0, S_0x7f831151dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction"
    .port_info 1 /INPUT 32 "pc"
v0x7f83115305c0_0 .var "instruction", 31 0;
v0x7f8311530680 .array "instructions", 0 1, 31 0;
v0x7f8311530720_0 .net "pc", 31 0, v0x7f83115323b0_0;  1 drivers
E_0x7f8311530570 .event edge, v0x7f8311530720_0;
S_0x7f83115307d0 .scope module, "registers" "register_reader" 3 49, 8 4 0, S_0x7f831151dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data_1"
    .port_info 1 /OUTPUT 32 "read_data_2"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 5 "rs"
    .port_info 4 /INPUT 5 "rt"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 6 "opcode"
    .port_info 7 /INPUT 1 "RegRead"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /INPUT 1 "RegDst"
    .port_info 10 /INPUT 1 "clk"
v0x7f8311530bb0_0 .net "RegDst", 0 0, v0x7f831152f450_0;  alias, 1 drivers
v0x7f8311530c50_0 .net "RegRead", 0 0, v0x7f831152f4e0_0;  alias, 1 drivers
v0x7f8311530d00_0 .net "RegWrite", 0 0, v0x7f831152f580_0;  alias, 1 drivers
v0x7f8311530dd0_0 .net "clk", 0 0, v0x7f83115332b0_0;  alias, 1 drivers
v0x7f8311530e60_0 .net "opcode", 5 0, L_0x7f8311533380;  alias, 1 drivers
v0x7f8311530f30_0 .net "rd", 4 0, v0x7f8311531d10_0;  alias, 1 drivers
v0x7f8311530fc0_0 .var "read_data_1", 31 0;
v0x7f8311531060_0 .var "read_data_2", 31 0;
v0x7f8311531130 .array "registers", 0 31, 31 0;
v0x7f8311531240_0 .net "rs", 4 0, v0x7f8311531da0_0;  alias, 1 drivers
v0x7f83115312d0_0 .net "rt", 4 0, v0x7f8311531e30_0;  alias, 1 drivers
v0x7f8311531370_0 .net "write_data", 31 0, v0x7f831151e010_0;  alias, 1 drivers
E_0x7f8311530b30 .event edge, v0x7f831152e640_0, v0x7f831152e480_0;
E_0x7f8311530b70 .event edge, v0x7f831151e010_0, v0x7f8311530f30_0;
S_0x7f8311531550 .scope module, "splitter" "ins_parser" 3 41, 9 4 0, S_0x7f831151dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "opcode"
    .port_info 1 /OUTPUT 5 "rs"
    .port_info 2 /OUTPUT 5 "rt"
    .port_info 3 /OUTPUT 5 "rd"
    .port_info 4 /OUTPUT 5 "shamt"
    .port_info 5 /OUTPUT 6 "funct"
    .port_info 6 /OUTPUT 16 "imm"
    .port_info 7 /OUTPUT 26 "address"
    .port_info 8 /INPUT 32 "instruction"
    .port_info 9 /INPUT 32 "p_count"
v0x7f8311531870_0 .var "address", 25 0;
v0x7f8311531930_0 .var "funct", 5 0;
v0x7f83115319d0_0 .var "imm", 15 0;
v0x7f8311531a60_0 .net "instruction", 31 0, v0x7f83115305c0_0;  alias, 1 drivers
v0x7f8311531b10_0 .net "opcode", 5 0, L_0x7f8311533380;  alias, 1 drivers
v0x7f8311531c60_0 .net "p_count", 31 0, v0x7f83115323b0_0;  alias, 1 drivers
v0x7f8311531d10_0 .var "rd", 4 0;
v0x7f8311531da0_0 .var "rs", 4 0;
v0x7f8311531e30_0 .var "rt", 4 0;
v0x7f8311531f40_0 .var "shamt", 4 0;
E_0x7f8311531840 .event edge, v0x7f83115305c0_0;
L_0x7f8311533380 .part v0x7f83115305c0_0, 26, 6;
    .scope S_0x7f8311530380;
T_0 ;
    %vpi_call 7 12 "$readmemb", "instructions.mem", v0x7f8311530680, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f8311530380;
T_1 ;
    %wait E_0x7f8311530570;
    %ix/getv 4, v0x7f8311530720_0;
    %load/vec4a v0x7f8311530680, 4;
    %store/vec4 v0x7f83115305c0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8311531550;
T_2 ;
    %wait E_0x7f8311531840;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8311531da0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8311531e30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8311531d10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f8311531f40_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f8311531930_0, 0, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f83115319d0_0, 0, 16;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x7f8311531870_0, 0, 26;
    %load/vec4 v0x7f8311531b10_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7f8311531a60_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x7f8311531f40_0, 0, 5;
    %load/vec4 v0x7f8311531a60_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f8311531d10_0, 0, 5;
    %load/vec4 v0x7f8311531a60_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f8311531e30_0, 0, 5;
    %load/vec4 v0x7f8311531a60_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f8311531da0_0, 0, 5;
    %load/vec4 v0x7f8311531a60_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7f8311531930_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8311531b10_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8311531b10_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f8311531a60_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x7f8311531870_0, 0, 26;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7f8311531a60_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f8311531e30_0, 0, 5;
    %load/vec4 v0x7f8311531a60_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f8311531da0_0, 0, 5;
    %load/vec4 v0x7f8311531a60_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7f83115319d0_0, 0, 16;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f831152ed90;
T_3 ;
    %wait E_0x7f831152f000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152f580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152f030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152f3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152f240_0, 0, 1;
    %load/vec4 v0x7f831152f740_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f4e0_0, 0, 1;
    %load/vec4 v0x7f831152f690_0;
    %cmpi/ne 8, 0, 6;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f580_0, 0, 1;
T_3.2 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f831152f740_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f030_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f580_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f0d0_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f030_0, 0, 1;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f831152f740_0;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f4e0_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152f3c0_0, 0, 1;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f831151dd10;
T_4 ;
    %wait E_0x7f831150bed0;
    %load/vec4 v0x7f831152e530_0;
    %store/vec4 v0x7f831152e900_0, 0, 32;
    %load/vec4 v0x7f831152e6f0_0;
    %store/vec4 v0x7f831152e9b0_0, 0, 32;
    %load/vec4 v0x7f831152e3d0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f831152e180_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %jmp T_4.14;
T_4.2 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e9b0_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.14;
T_4.3 ;
    %load/vec4 v0x7f831152e530_0;
    %load/vec4 v0x7f831152e6f0_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.14;
T_4.4 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e9b0_0;
    %sub;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.14;
T_4.5 ;
    %load/vec4 v0x7f831152e530_0;
    %load/vec4 v0x7f831152e6f0_0;
    %sub;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.14;
T_4.6 ;
    %load/vec4 v0x7f831152e530_0;
    %load/vec4 v0x7f831152e6f0_0;
    %and;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.14;
T_4.7 ;
    %load/vec4 v0x7f831152e530_0;
    %load/vec4 v0x7f831152e6f0_0;
    %or;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.14;
T_4.8 ;
    %load/vec4 v0x7f831152e530_0;
    %load/vec4 v0x7f831152e6f0_0;
    %or;
    %inv;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.14;
T_4.9 ;
    %load/vec4 v0x7f831152e6f0_0;
    %store/vec4 v0x7f831152ea60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f831152e230_0, 0, 32;
T_4.15 ;
    %load/vec4 v0x7f831152e230_0;
    %load/vec4 v0x7f831152e7a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_4.16, 5;
    %load/vec4 v0x7f831152ea60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7f831152ea60_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f831152ea60_0, 0, 32;
    %load/vec4 v0x7f831152e230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f831152e230_0, 0, 32;
    %jmp T_4.15;
T_4.16 ;
    %load/vec4 v0x7f831152ea60_0;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.14;
T_4.10 ;
    %load/vec4 v0x7f831152e6f0_0;
    %ix/getv 4, v0x7f831152e7a0_0;
    %shiftr 4;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.14;
T_4.11 ;
    %load/vec4 v0x7f831152e6f0_0;
    %ix/getv 4, v0x7f831152e7a0_0;
    %shiftl 4;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.14;
T_4.12 ;
    %load/vec4 v0x7f831152e530_0;
    %load/vec4 v0x7f831152e6f0_0;
    %cmp/u;
    %jmp/0xz  T_4.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f831151e010_0, 0, 32;
T_4.18 ;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e9b0_0;
    %cmp/s;
    %jmp/0xz  T_4.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f831151e010_0, 0, 32;
T_4.20 ;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f831152e320_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7f831152e320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f831152e850_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f831152e320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f831152eb10_0, 0, 32;
    %load/vec4 v0x7f831152e3d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %jmp T_4.37;
T_4.21 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e850_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.22 ;
    %load/vec4 v0x7f831152e530_0;
    %load/vec4 v0x7f831152e850_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.23 ;
    %load/vec4 v0x7f831152e530_0;
    %load/vec4 v0x7f831152eb10_0;
    %and;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.24 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e9b0_0;
    %sub;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %load/vec4 v0x7f831151e010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152e0d0_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152e0d0_0, 0, 1;
T_4.39 ;
    %jmp T_4.37;
T_4.25 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e9b0_0;
    %sub;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %load/vec4 v0x7f831151e010_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f831152e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f831152e0d0_0, 0, 1;
T_4.41 ;
    %jmp T_4.37;
T_4.26 ;
    %load/vec4 v0x7f831152e320_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.27 ;
    %load/vec4 v0x7f831152e530_0;
    %load/vec4 v0x7f831152eb10_0;
    %or;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.28 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e850_0;
    %cmp/s;
    %jmp/0xz  T_4.42, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.43;
T_4.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f831151e010_0, 0, 32;
T_4.43 ;
    %jmp T_4.37;
T_4.29 ;
    %load/vec4 v0x7f831152e530_0;
    %load/vec4 v0x7f831152e850_0;
    %cmp/u;
    %jmp/0xz  T_4.44, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.45;
T_4.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f831151e010_0, 0, 32;
T_4.45 ;
    %jmp T_4.37;
T_4.30 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e850_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.31 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e850_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.32 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e850_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.33 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e850_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.34 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e850_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.35 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152eb10_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v0x7f831152e900_0;
    %load/vec4 v0x7f831152e850_0;
    %add;
    %store/vec4 v0x7f831151e010_0, 0, 32;
    %jmp T_4.37;
T_4.37 ;
    %pop/vec4 1;
T_4.1 ;
    %vpi_call 4 181 "$display", "Opcode : %6b, RS : %32b, RT : %32b, signExtendImm = %32b, Result : %32b\012", v0x7f831152e3d0_0, v0x7f831152e530_0, v0x7f831152e6f0_0, v0x7f831152e850_0, v0x7f831151e010_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f831152f8b0;
T_5 ;
    %wait E_0x7f831152fb70;
    %load/vec4 v0x7f831152fd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 6 18 "$readmemb", "data.mem", v0x7f831152fe90, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7f831152ff60_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7f8311530260_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x7f831152fde0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f831152fe90, 4, 5;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f831152ff60_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7f8311530260_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x7f831152fde0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f831152fe90, 4, 5;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f8311530260_0;
    %ix/getv 4, v0x7f831152fde0_0;
    %store/vec4a v0x7f831152fe90, 4, 0;
T_5.5 ;
T_5.3 ;
    %vpi_call 6 29 "$writememb", "data.mem", v0x7f831152fe90 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f831152f8b0;
T_6 ;
    %wait E_0x7f831152fb40;
    %vpi_call 6 34 "$readmemb", "data.mem", v0x7f831152fe90, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 6 35 "$readmemb", "registers.mem", v0x7f83115300c0, 32'sb00000000000000000000000000011111, 32'sb00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7f831152fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %ix/getv 4, v0x7f831152fde0_0;
    %load/vec4a v0x7f831152fe90, 4;
    %store/vec4 v0x7f8311530030_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7f831152fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7f8311530030_0;
    %load/vec4 v0x7f8311530150_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f83115300c0, 4, 0;
    %vpi_call 6 41 "$writememb", "registers.mem", v0x7f83115300c0 {0 0 0};
T_6.2 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f83115307d0;
T_7 ;
    %wait E_0x7f8311530b70;
    %vpi_call 8 16 "$readmemb", "registers.mem", v0x7f8311531130 {0 0 0};
    %load/vec4 v0x7f8311530d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f8311530bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f8311530e60_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x7f8311531370_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f8311530f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f8311531130, 4, 5;
T_7.4 ;
    %load/vec4 v0x7f8311530e60_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x7f8311531370_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7f8311530f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f8311531130, 4, 5;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x7f8311531370_0;
    %load/vec4 v0x7f8311530f30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f8311531130, 4, 0;
T_7.7 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7f8311530e60_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x7f8311531370_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f83115312d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f8311531130, 4, 5;
T_7.8 ;
    %load/vec4 v0x7f8311530e60_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x7f8311531370_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7f83115312d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7f8311531130, 4, 5;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x7f8311531370_0;
    %load/vec4 v0x7f83115312d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f8311531130, 4, 0;
T_7.11 ;
T_7.3 ;
    %vpi_call 8 43 "$writememb", "registers.mem", v0x7f8311531130 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f83115307d0;
T_8 ;
    %wait E_0x7f8311530b30;
    %vpi_call 8 49 "$readmemb", "registers.mem", v0x7f8311531130 {0 0 0};
    %load/vec4 v0x7f8311530c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f8311531240_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f8311531130, 4;
    %store/vec4 v0x7f8311530fc0_0, 0, 32;
    %load/vec4 v0x7f83115312d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f8311531130, 4;
    %store/vec4 v0x7f8311531060_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f831151dbb0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f83115323b0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x7f831151dbb0;
T_10 ;
    %wait E_0x7f831150bf70;
    %load/vec4 v0x7f8311532cb0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7f8311532800_0;
    %pad/u 32;
    %store/vec4 v0x7f83115323b0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f8311532cb0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f83115329f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f8311532fa0_0;
    %store/vec4 v0x7f83115323b0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f8311533220_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8311532890_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7f83115323b0_0;
    %addi 1, 0, 32;
    %load/vec4 v0x7f8311532a80_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7f83115323b0_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7f83115323b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f83115323b0_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f831151da50;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83115332b0_0, 0, 1;
    %delay 600, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7f831151da50;
T_12 ;
    %delay 100, 0;
    %load/vec4 v0x7f83115332b0_0;
    %inv;
    %store/vec4 v0x7f83115332b0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "MIPS_tb.v";
    "./MIPS_main.v";
    "./alu32bit.v";
    "./control_unit.v";
    "./read_mem.v";
    "./read_ins.v";
    "./read_registers.v";
    "./ins_parse.v";
