// Seed: 2476311438
module module_0 (
    input uwire id_0,
    output wand id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wand void id_4,
    input wand id_5,
    input supply0 id_6,
    input wand id_7,
    input tri id_8,
    input tri0 id_9,
    output wire id_10
);
  wor id_12;
  assign id_1 = 1;
  wor  id_13 = id_5;
  tri1 id_14 = id_3;
  assign id_12 = 1;
  wire id_15;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wand id_4,
    output logic id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8
);
  always @(*) id_0 = id_3 ^ id_3 * id_2;
  module_0(
      id_3, id_1, id_1, id_8, id_3, id_3, id_6, id_6, id_3, id_2, id_4
  );
  wire id_10, id_11, id_12;
  always id_5 <= id_3 == 1;
  wor  id_13 = id_3;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
