{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640878909493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640878909499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 23:41:49 2021 " "Processing started: Thu Dec 30 23:41:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640878909499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878909499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MYCPU -c MYCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MYCPU -c MYCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878909499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640878909769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640878909769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "REG0_2.bdf" "" { Schematic "G:/computer/MYCPU/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "LDR0_2.bdf" "" { Schematic "G:/computer/MYCPU/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romip1.v 1 1 " "Found 1 design units, including 1 entities, in source file romip1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIP1 " "Found entity 1: ROMIP1" {  } { { "ROMIP1.v" "" { Text "G:/computer/MYCPU/ROMIP1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romip.v 1 1 " "Found 1 design units, including 1 entities, in source file romip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIP " "Found entity 1: ROMIP" {  } { { "ROMIP.v" "" { Text "G:/computer/MYCPU/ROMIP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram.v 1 1 " "Found 1 design units, including 1 entities, in source file myram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyRAM " "Found entity 1: MyRAM" {  } { { "MyRAM.v" "" { Text "G:/computer/MYCPU/MyRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UPC " "Found entity 1: UPC" {  } { { "UPC.bdf" "" { Schematic "G:/computer/MYCPU/UPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 step " "Found entity 1: step" {  } { { "step.bdf" "" { Schematic "G:/computer/MYCPU/step.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.bdf" "" { Schematic "G:/computer/MYCPU/ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsmd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regsmd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGSMD " "Found entity 1: REGSMD" {  } { { "REGSMD.bdf" "" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mycpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MYCPU " "Found entity 1: MYCPU" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mc " "Found entity 1: mc" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "decoder_D.bdf" "" { Schematic "G:/computer/MYCPU/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "decoder_C.bdf" "" { Schematic "G:/computer/MYCPU/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoderb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoderB " "Found entity 1: decoderB" {  } { { "decoderB.bdf" "" { Schematic "G:/computer/MYCPU/decoderB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoderA " "Found entity 1: decoderA" {  } { { "decoderA.bdf" "" { Schematic "G:/computer/MYCPU/decoderA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmotdemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmotdemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CmotDemo " "Found entity 1: CmotDemo" {  } { { "CmotDemo.bdf" "" { Schematic "G:/computer/MYCPU/CmotDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file my_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_alu " "Found entity 1: my_alu" {  } { { "my_alu.v" "" { Text "G:/computer/MYCPU/my_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917884 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mycounter.v(10) " "Verilog HDL information at Mycounter.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "Mycounter.v" "" { Text "G:/computer/MYCPU/Mycounter.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640878917886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file mycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mycounter " "Found entity 1: Mycounter" {  } { { "Mycounter.v" "" { Text "G:/computer/MYCPU/Mycounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878917886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878917886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/MYCPU/lpm_bustri0.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878918192 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/MYCPU/lpm_bustri0.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878918192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878918192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romnew.v 1 1 " "Found 1 design units, including 1 entities, in source file romnew.v" { { "Info" "ISGN_ENTITY_NAME" "1 romnew " "Found entity 1: romnew" {  } { { "romnew.v" "" { Text "G:/computer/MYCPU/romnew.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878918194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878918194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.v" "" { Text "G:/computer/MYCPU/ROM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878918196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878918196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romm.v 1 1 " "Found 1 design units, including 1 entities, in source file romm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMm " "Found entity 1: ROMm" {  } { { "ROMm.v" "" { Text "G:/computer/MYCPU/ROMm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878918198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878918198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MYCPU " "Elaborating entity \"MYCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640878918240 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "AR\[7..0\] " "Pin \"AR\[7..0\]\" is missing source" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 568 952 1128 584 "AR\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1640878918241 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND instg " "Primitive \"GND\" of instance \"instg\" not used" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 808 920 952 840 "instg" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640878918241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD ALU_MD:inst8 " "Elaborating entity \"ALU_MD\" for hierarchy \"ALU_MD:inst8\"" {  } { { "MYCPU.bdf" "inst8" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 64 192 360 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918241 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "R1\[7..0\] " "Pin \"R1\[7..0\]\" is missing source" {  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 456 488 664 472 "R1\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1640878918242 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "R2\[7..0\] " "Pin \"R2\[7..0\]\" is missing source" {  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 496 488 664 512 "R2\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1640878918242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_alu ALU_MD:inst8\|my_alu:inst12 " "Elaborating entity \"my_alu\" for hierarchy \"ALU_MD:inst8\|my_alu:inst12\"" {  } { { "ALU_MD.bdf" "inst12" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 176 976 1128 320 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH ALU_MD:inst8\|LPM_LATCH:inst8 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"ALU_MD:inst8\|LPM_LATCH:inst8\"" {  } { { "ALU_MD.bdf" "inst8" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 152 696 808 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst8\|LPM_LATCH:inst8 " "Elaborated megafunction instantiation \"ALU_MD:inst8\|LPM_LATCH:inst8\"" {  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 152 696 808 264 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst8\|LPM_LATCH:inst8 " "Instantiated megafunction \"ALU_MD:inst8\|LPM_LATCH:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918258 ""}  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 152 696 808 264 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640878918258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 ALU_MD:inst8\|lpm_bustri0:inst2 " "Elaborating entity \"lpm_bustri0\" for hierarchy \"ALU_MD:inst8\|lpm_bustri0:inst2\"" {  } { { "ALU_MD.bdf" "inst2" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 32 544 624 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "G:/computer/MYCPU/lpm_bustri0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/MYCPU/lpm_bustri0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"ALU_MD:inst8\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918274 ""}  } { { "lpm_bustri0.vhd" "" { Text "G:/computer/MYCPU/lpm_bustri0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640878918274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD:inst8\|LDR0_2:inst " "Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD:inst8\|LDR0_2:inst\"" {  } { { "ALU_MD.bdf" "inst" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 104 168 288 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M ALU_MD:inst8\|LDR0_2:inst\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"ALU_MD:inst8\|LDR0_2:inst\|74139M:inst\"" {  } { { "LDR0_2.bdf" "inst" { Schematic "G:/computer/MYCPU/LDR0_2.bdf" { { 88 288 392 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst8\|LDR0_2:inst\|74139M:inst " "Elaborated megafunction instantiation \"ALU_MD:inst8\|LDR0_2:inst\|74139M:inst\"" {  } { { "LDR0_2.bdf" "" { Schematic "G:/computer/MYCPU/LDR0_2.bdf" { { 88 288 392 184 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD:inst8\|REG0_2:inst1 " "Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD:inst8\|REG0_2:inst1\"" {  } { { "ALU_MD.bdf" "inst1" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 72 336 480 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UPC UPC:inst1 " "Elaborating entity \"UPC\" for hierarchy \"UPC:inst1\"" {  } { { "MYCPU.bdf" "inst1" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 56 728 872 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C UPC:inst1\|decoder_C:inst1 " "Elaborating entity \"decoder_C\" for hierarchy \"UPC:inst1\|decoder_C:inst1\"" {  } { { "UPC.bdf" "inst1" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 248 336 432 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 UPC:inst1\|decoder_C:inst1\|74138:inst " "Elaborating entity \"74138\" for hierarchy \"UPC:inst1\|decoder_C:inst1\|74138:inst\"" {  } { { "decoder_C.bdf" "inst" { Schematic "G:/computer/MYCPU/decoder_C.bdf" { { 368 1128 1248 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UPC:inst1\|decoder_C:inst1\|74138:inst " "Elaborated megafunction instantiation \"UPC:inst1\|decoder_C:inst1\|74138:inst\"" {  } { { "decoder_C.bdf" "" { Schematic "G:/computer/MYCPU/decoder_C.bdf" { { 368 1128 1248 528 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMm UPC:inst1\|ROMm:inst999 " "Elaborating entity \"ROMm\" for hierarchy \"UPC:inst1\|ROMm:inst999\"" {  } { { "UPC.bdf" "inst999" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 56 816 1000 136 "inst999" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\"" {  } { { "ROMm.v" "altsyncram_component" { Text "G:/computer/MYCPU/ROMm.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\"" {  } { { "ROMm.v" "" { Text "G:/computer/MYCPU/ROMm.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component " "Instantiated megafunction \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uPC.mif " "Parameter \"init_file\" = \"uPC.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROMm " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROMm\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918379 ""}  } { { "ROMm.v" "" { Text "G:/computer/MYCPU/ROMm.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640878918379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhd1 " "Found entity 1: altsyncram_hhd1" {  } { { "db/altsyncram_hhd1.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_hhd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878918421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878918421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hhd1 UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated " "Elaborating entity \"altsyncram_hhd1\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/computer/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rte2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rte2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rte2 " "Found entity 1: altsyncram_rte2" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878918464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878918464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rte2 UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1 " "Elaborating entity \"altsyncram_rte2\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\"" {  } { { "db/altsyncram_hhd1.tdf" "altsyncram1" { Text "G:/computer/MYCPU/db/altsyncram_hhd1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hhd1.tdf" "mgl_prim2" { Text "G:/computer/MYCPU/db/altsyncram_hhd1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hhd1.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_hhd1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928877 " "Parameter \"NODE_NAME\" = \"1380928877\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878918607 ""}  } { { "db/altsyncram_hhd1.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_hhd1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640878918607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "e:/computer/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/computer/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878918875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "e:/computer/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc UPC:inst1\|mc:inst2 " "Elaborating entity \"mc\" for hierarchy \"UPC:inst1\|mc:inst2\"" {  } { { "UPC.bdf" "inst2" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 48 560 696 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CmotDemo UPC:inst1\|CmotDemo:inst " "Elaborating entity \"CmotDemo\" for hierarchy \"UPC:inst1\|CmotDemo:inst\"" {  } { { "UPC.bdf" "inst" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 40 280 416 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D UPC:inst1\|decoder_D:inst9 " "Elaborating entity \"decoder_D\" for hierarchy \"UPC:inst1\|decoder_D:inst9\"" {  } { { "UPC.bdf" "inst9" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 400 944 1040 528 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderA UPC:inst1\|decoderA:inst7 " "Elaborating entity \"decoderA\" for hierarchy \"UPC:inst1\|decoderA:inst7\"" {  } { { "UPC.bdf" "inst7" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 400 712 808 560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919046 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "decoderA.bdf" "" { Schematic "G:/computer/MYCPU/decoderA.bdf" { { 176 400 448 208 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640878919047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderB UPC:inst1\|decoderB:inst8 " "Elaborating entity \"decoderB\" for hierarchy \"UPC:inst1\|decoderB:inst8\"" {  } { { "UPC.bdf" "inst8" { Schematic "G:/computer/MYCPU/UPC.bdf" { { 256 528 624 416 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step step:inst3 " "Elaborating entity \"step\" for hierarchy \"step:inst3\"" {  } { { "MYCPU.bdf" "inst3" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 352 120 216 480 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGSMD REGSMD:inst2 " "Elaborating entity \"REGSMD\" for hierarchy \"REGSMD:inst2\"" {  } { { "MYCPU.bdf" "inst2" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 432 352 528 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH REGSMD:inst2\|LPM_LATCH:inst6 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"REGSMD:inst2\|LPM_LATCH:inst6\"" {  } { { "REGSMD.bdf" "inst6" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 328 712 824 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "REGSMD:inst2\|LPM_LATCH:inst6 " "Elaborated megafunction instantiation \"REGSMD:inst2\|LPM_LATCH:inst6\"" {  } { { "REGSMD.bdf" "" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 328 712 824 440 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "REGSMD:inst2\|LPM_LATCH:inst6 " "Instantiated megafunction \"REGSMD:inst2\|LPM_LATCH:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919054 ""}  } { { "REGSMD.bdf" "" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 328 712 824 440 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640878919054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mycounter REGSMD:inst2\|Mycounter:inst3 " "Elaborating entity \"Mycounter\" for hierarchy \"REGSMD:inst2\|Mycounter:inst3\"" {  } { { "REGSMD.bdf" "inst3" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 424 312 472 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mycounter.v(22) " "Verilog HDL assignment warning at Mycounter.v(22): truncated value with size 32 to match size of target (8)" {  } { { "Mycounter.v" "" { Text "G:/computer/MYCPU/Mycounter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640878919058 "|MYCPU|REGSMD:inst2|Mycounter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyRAM MyRAM:inst6 " "Elaborating entity \"MyRAM\" for hierarchy \"MyRAM:inst6\"" {  } { { "MYCPU.bdf" "inst6" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 448 656 832 560 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyRAM:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyRAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "MyRAM.v" "altsyncram_component" { Text "G:/computer/MYCPU/MyRAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyRAM:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyRAM:inst6\|altsyncram:altsyncram_component\"" {  } { { "MyRAM.v" "" { Text "G:/computer/MYCPU/MyRAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyRAM:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyRAM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MYCPU.mif " "Parameter \"init_file\" = \"MYCPU.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878919072 ""}  } { { "MyRAM.v" "" { Text "G:/computer/MYCPU/MyRAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640878919072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_90k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_90k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_90k1 " "Found entity 1: altsyncram_90k1" {  } { { "db/altsyncram_90k1.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_90k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878919113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878919113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_90k1 MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated " "Elaborating entity \"altsyncram_90k1\" for hierarchy \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/computer/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878919113 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640878919273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.30.23:42:02 Progress: Loading sld76a2780c/alt_sld_fab_wrapper_hw.tcl " "2021.12.30.23:42:02 Progress: Loading sld76a2780c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878922635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878925197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878925305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878928440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878928545 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878928651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878928773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878928777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878928778 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1640878929467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld76a2780c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld76a2780c/alt_sld_fab.v" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878929667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878929667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878929742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878929742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878929744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878929744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878929812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878929812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878929893 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878929893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878929893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/computer/MYCPU/db/ip/sld76a2780c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640878929963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878929963 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[7\] BUS\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"BUS\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878931377 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\] BUS\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"BUS\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878931377 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[5\] BUS\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"BUS\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878931377 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\] BUS\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"BUS\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878931377 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\] BUS\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"BUS\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878931377 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\] BUS\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"BUS\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878931377 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\] BUS\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"BUS\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878931377 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\] BUS\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst8\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"BUS\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1640878931377 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1640878931377 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[7\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"inst5\[7\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640878931378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[6\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"inst5\[6\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640878931378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[5\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"inst5\[5\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640878931378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[4\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"inst5\[4\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640878931378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[3\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"inst5\[3\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640878931378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[2\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"inst5\[2\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640878931378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[1\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"inst5\[1\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640878931378 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst5\[0\] MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst5\[0\]\" to the node \"MyRAM:inst6\|altsyncram:altsyncram_component\|altsyncram_90k1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 328 560 608 360 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1640878931378 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1640878931378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[7\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[6\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[5\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[4\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[3\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[2\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[1\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "REGSMD:inst2\|lpm_latch:inst7\|latches\[0\] " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_rte2.tdf" "" { Text "G:/computer/MYCPU/db/altsyncram_rte2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[7\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[6\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[5\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[4\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[3\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[2\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[1\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[0\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst4\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931380 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[7\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931382 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[6\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931382 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[5\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931382 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[4\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931382 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[3\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931382 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[2\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931382 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[1\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931382 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[0\] " "Latch ALU_MD:inst8\|REG0_2:inst1\|lpm_latch:inst5\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REGSMD:inst2\|lpm_latch:inst9\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal REGSMD:inst2\|lpm_latch:inst9\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640878931382 ""}  } { { "lpm_latch.tdf" "" { Text "e:/computer/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640878931382 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UPC:inst1\|mc:inst2\|inst5 UPC:inst1\|mc:inst2\|inst5~_emulated UPC:inst1\|mc:inst2\|inst5~1 " "Register \"UPC:inst1\|mc:inst2\|inst5\" is converted into an equivalent circuit using register \"UPC:inst1\|mc:inst2\|inst5~_emulated\" and latch \"UPC:inst1\|mc:inst2\|inst5~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { { 224 696 760 304 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640878931382 "|MYCPU|UPC:inst1|mc:inst2|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UPC:inst1\|mc:inst2\|inst4 UPC:inst1\|mc:inst2\|inst4~_emulated UPC:inst1\|mc:inst2\|inst4~1 " "Register \"UPC:inst1\|mc:inst2\|inst4\" is converted into an equivalent circuit using register \"UPC:inst1\|mc:inst2\|inst4~_emulated\" and latch \"UPC:inst1\|mc:inst2\|inst4~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { { 120 696 760 200 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640878931382 "|MYCPU|UPC:inst1|mc:inst2|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UPC:inst1\|mc:inst2\|inst3 UPC:inst1\|mc:inst2\|inst3~_emulated UPC:inst1\|mc:inst2\|inst3~1 " "Register \"UPC:inst1\|mc:inst2\|inst3\" is converted into an equivalent circuit using register \"UPC:inst1\|mc:inst2\|inst3~_emulated\" and latch \"UPC:inst1\|mc:inst2\|inst3~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { { 320 496 560 400 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640878931382 "|MYCPU|UPC:inst1|mc:inst2|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UPC:inst1\|mc:inst2\|inst2 UPC:inst1\|mc:inst2\|inst2~_emulated UPC:inst1\|mc:inst2\|inst2~1 " "Register \"UPC:inst1\|mc:inst2\|inst2\" is converted into an equivalent circuit using register \"UPC:inst1\|mc:inst2\|inst2~_emulated\" and latch \"UPC:inst1\|mc:inst2\|inst2~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { { 224 496 560 304 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640878931382 "|MYCPU|UPC:inst1|mc:inst2|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UPC:inst1\|mc:inst2\|inst1 UPC:inst1\|mc:inst2\|inst1~_emulated UPC:inst1\|mc:inst2\|inst1~1 " "Register \"UPC:inst1\|mc:inst2\|inst1\" is converted into an equivalent circuit using register \"UPC:inst1\|mc:inst2\|inst1~_emulated\" and latch \"UPC:inst1\|mc:inst2\|inst1~1\"" {  } { { "mc.bdf" "" { Schematic "G:/computer/MYCPU/mc.bdf" { { 120 496 560 200 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640878931382 "|MYCPU|UPC:inst1|mc:inst2|inst1"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1640878931382 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[7\] GND " "Pin \"AR\[7\]\" is stuck at GND" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 568 952 1128 584 "AR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640878931498 "|MYCPU|AR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[6\] GND " "Pin \"AR\[6\]\" is stuck at GND" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 568 952 1128 584 "AR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640878931498 "|MYCPU|AR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[5\] GND " "Pin \"AR\[5\]\" is stuck at GND" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 568 952 1128 584 "AR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640878931498 "|MYCPU|AR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[4\] GND " "Pin \"AR\[4\]\" is stuck at GND" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 568 952 1128 584 "AR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640878931498 "|MYCPU|AR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[3\] GND " "Pin \"AR\[3\]\" is stuck at GND" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 568 952 1128 584 "AR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640878931498 "|MYCPU|AR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[2\] GND " "Pin \"AR\[2\]\" is stuck at GND" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 568 952 1128 584 "AR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640878931498 "|MYCPU|AR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[1\] GND " "Pin \"AR\[1\]\" is stuck at GND" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 568 952 1128 584 "AR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640878931498 "|MYCPU|AR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR\[0\] GND " "Pin \"AR\[0\]\" is stuck at GND" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 568 952 1128 584 "AR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640878931498 "|MYCPU|AR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640878931498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878931583 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/computer/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640878932280 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1640878932280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878932375 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/computer/MYCPU/output_files/MYCPU.map.smsg " "Generated suppressed messages file G:/computer/MYCPU/output_files/MYCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878932886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640878933575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640878933575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "955 " "Implemented 955 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640878933643 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640878933643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "780 " "Implemented 780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640878933643 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640878933643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640878933643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640878933659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 23:42:13 2021 " "Processing ended: Thu Dec 30 23:42:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640878933659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640878933659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640878933659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640878933659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1640878936767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640878936772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 23:42:16 2021 " "Processing started: Thu Dec 30 23:42:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640878936772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640878936772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MYCPU -c MYCPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MYCPU -c MYCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640878936772 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1640878936867 ""}
{ "Info" "0" "" "Project  = MYCPU" {  } {  } 0 0 "Project  = MYCPU" 0 0 "Fitter" 0 0 1640878936868 ""}
{ "Info" "0" "" "Revision = MYCPU" {  } {  } 0 0 "Revision = MYCPU" 0 0 "Fitter" 0 0 1640878936868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640878936921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640878936921 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MYCPU 10CL055YF484I7G " "Selected device 10CL055YF484I7G for design \"MYCPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640878936930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640878936979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640878936979 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640878937147 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YF484I7G " "Device 10CL016YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640878937247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YF484I7G " "Device 10CL040YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640878937247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YF484I7G " "Device 10CL080YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640878937247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL120YF484I7G " "Device 10CL120YF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640878937247 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640878937247 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/computer/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 2367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640878937250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/computer/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 2369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640878937250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/computer/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 2371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640878937250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/computer/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 2373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640878937250 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "e:/computer/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/computer/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 2375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640878937250 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640878937250 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640878937251 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1640878937304 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "138 138 " "No exact pin location assignment(s) for 138 pins of 138 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1640878937695 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "TimeQuest Timing Analyzer is analyzing 61 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1640878937955 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640878937955 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640878937955 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640878937955 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1640878937955 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MYCPU.sdc " "Synopsys Design Constraints File file not found: 'MYCPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640878937958 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step:inst3\|inst2 " "Node: step:inst3\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a18~porta_address_reg0 step:inst3\|inst2 " "Register UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a18~porta_address_reg0 is being clocked by step:inst3\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878937961 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640878937961 "|MYCPU|step:inst3|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step:inst3\|inst4 " "Node: step:inst3\|inst4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UPC:inst1\|mc:inst2\|inst7 step:inst3\|inst4 " "Register UPC:inst1\|mc:inst2\|inst7 is being clocked by step:inst3\|inst4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878937961 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640878937961 "|MYCPU|step:inst3|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a12~porta_address_reg0 " "Node: UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a12~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_MD:inst8\|lpm_latch:inst8\|latches\[3\] UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a12~porta_address_reg0 " "Latch ALU_MD:inst8\|lpm_latch:inst8\|latches\[3\] is being clocked by UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a12~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878937961 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640878937961 "|MYCPU|UPC:inst1|ROMm:inst999|altsyncram:altsyncram_component|altsyncram_hhd1:auto_generated|altsyncram_rte2:altsyncram1|ram_block3a12~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register step:inst3\|inst2 CLK " "Register step:inst3\|inst2 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878937961 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640878937961 "|MYCPU|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a15~porta_address_reg0 " "Node: UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a15~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[7\] UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a15~porta_address_reg0 " "Latch REGSMD:inst2\|lpm_latch:inst7\|latches\[7\] is being clocked by UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a15~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878937961 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640878937961 "|MYCPU|UPC:inst1|ROMm:inst999|altsyncram:altsyncram_component|altsyncram_hhd1:auto_generated|altsyncram_rte2:altsyncram1|ram_block3a15~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 " "Node: UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register REGSMD:inst2\|Mycounter:inst3\|s\[1\] UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 " "Register REGSMD:inst2\|Mycounter:inst3\|s\[1\] is being clocked by UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878937961 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640878937961 "|MYCPU|UPC:inst1|ROMm:inst999|altsyncram:altsyncram_component|altsyncram_hhd1:auto_generated|altsyncram_rte2:altsyncram1|ram_block3a6~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640878937965 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640878937965 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1640878937965 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1640878937967 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640878937967 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640878937967 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640878937967 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1640878937967 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938024 ""}  } { { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 1855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step:inst3\|inst2  " "Automatically promoted node step:inst3\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step:inst3\|inst3 " "Destination node step:inst3\|inst3" {  } { { "step.bdf" "" { Schematic "G:/computer/MYCPU/step.bdf" { { 256 584 648 336 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step:inst3\|inst1~0 " "Destination node step:inst3\|inst1~0" {  } { { "step.bdf" "" { Schematic "G:/computer/MYCPU/step.bdf" { { 104 440 504 184 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938024 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T1~output " "Destination node T1~output" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 408 960 1136 424 "T1" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 2227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938024 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640878938024 ""}  } { { "step.bdf" "" { Schematic "G:/computer/MYCPU/step.bdf" { { 256 408 472 336 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst8\|inst10  " "Automatically promoted node ALU_MD:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938024 ""}  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 248 560 624 296 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst8\|inst11  " "Automatically promoted node ALU_MD:inst8\|inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938024 ""}  } { { "ALU_MD.bdf" "" { Schematic "G:/computer/MYCPU/ALU_MD.bdf" { { 320 560 624 368 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst8\|REG0_2:inst1\|inst1~1  " "Automatically promoted node ALU_MD:inst8\|REG0_2:inst1\|inst1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938024 ""}  } { { "REG0_2.bdf" "" { Schematic "G:/computer/MYCPU/REG0_2.bdf" { { 384 336 400 432 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst8\|REG0_2:inst1\|inst~0  " "Automatically promoted node ALU_MD:inst8\|REG0_2:inst1\|inst~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938024 ""}  } { { "REG0_2.bdf" "" { Schematic "G:/computer/MYCPU/REG0_2.bdf" { { 240 336 400 288 "inst" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGSMD:inst2\|inst1  " "Automatically promoted node REGSMD:inst2\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938024 ""}  } { { "REGSMD.bdf" "" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 304 192 256 352 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGSMD:inst2\|inst10  " "Automatically promoted node REGSMD:inst2\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938024 ""}  } { { "REGSMD.bdf" "" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 608 1016 1080 656 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGSMD:inst2\|inst4  " "Automatically promoted node REGSMD:inst2\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938024 ""}  } { { "REGSMD.bdf" "" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 504 552 616 552 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGSMD:inst2\|inst5  " "Automatically promoted node REGSMD:inst2\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938025 ""}  } { { "REGSMD.bdf" "" { Schematic "G:/computer/MYCPU/REGSMD.bdf" { { 600 552 616 648 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step:inst3\|inst4  " "Automatically promoted node step:inst3\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step:inst3\|inst5 " "Destination node step:inst3\|inst5" {  } { { "step.bdf" "" { Schematic "G:/computer/MYCPU/step.bdf" { { 248 912 976 328 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step:inst3\|inst1~0 " "Destination node step:inst3\|inst1~0" {  } { { "step.bdf" "" { Schematic "G:/computer/MYCPU/step.bdf" { { 104 440 504 184 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UPC:inst1\|CmotDemo:inst\|inst~0 " "Destination node UPC:inst1\|CmotDemo:inst\|inst~0" {  } { { "CmotDemo.bdf" "" { Schematic "G:/computer/MYCPU/CmotDemo.bdf" { { 376 888 936 440 "inst" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UPC:inst1\|CmotDemo:inst\|inst3~1 " "Destination node UPC:inst1\|CmotDemo:inst\|inst3~1" {  } { { "CmotDemo.bdf" "" { Schematic "G:/computer/MYCPU/CmotDemo.bdf" { { 376 944 992 440 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UPC:inst1\|CmotDemo:inst\|inst4~1 " "Destination node UPC:inst1\|CmotDemo:inst\|inst4~1" {  } { { "CmotDemo.bdf" "" { Schematic "G:/computer/MYCPU/CmotDemo.bdf" { { 376 1000 1048 440 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UPC:inst1\|CmotDemo:inst\|inst11~4 " "Destination node UPC:inst1\|CmotDemo:inst\|inst11~4" {  } { { "CmotDemo.bdf" "" { Schematic "G:/computer/MYCPU/CmotDemo.bdf" { { 280 1120 1168 344 "inst11" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step:inst3\|inst1~1 " "Destination node step:inst3\|inst1~1" {  } { { "step.bdf" "" { Schematic "G:/computer/MYCPU/step.bdf" { { 104 440 504 184 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938025 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T3~output " "Destination node T3~output" {  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 448 960 1136 464 "T3" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 2229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640878938025 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640878938025 ""}  } { { "step.bdf" "" { Schematic "G:/computer/MYCPU/step.bdf" { { 256 752 816 336 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step:inst3\|inst  " "Automatically promoted node step:inst3\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938025 ""}  } { { "step.bdf" "" { Schematic "G:/computer/MYCPU/step.bdf" { { 280 248 312 328 "inst" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938025 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP~input (placed in PIN AB9 (DIFFIO_B18n)) " "Automatically promoted node STEP~input (placed in PIN AB9 (DIFFIO_B18n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640878938025 ""}  } { { "MYCPU.bdf" "" { Schematic "G:/computer/MYCPU/MYCPU.bdf" { { 392 -48 120 408 "STEP" "" } } } } { "temporary_test_loc" "" { Generic "G:/computer/MYCPU/" { { 0 { 0 ""} 0 2354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640878938025 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640878938267 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640878938267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640878938267 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640878938268 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640878938270 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640878938271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640878938271 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640878938271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640878938288 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1640878938290 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640878938290 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 2.5V 10 127 0 " "Number of I/O pins in group: 137 (unused VREF, 2.5V VCCIO, 10 input, 127 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1640878938293 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1640878938293 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1640878938293 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640878938293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 40 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640878938293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 41 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640878938293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640878938293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640878938293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640878938293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640878938293 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640878938293 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1640878938293 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1640878938293 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640878938413 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640878938420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640878939394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640878939522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640878939546 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640878940526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640878940526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640878940818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y32 X43_Y42 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y32 to location X43_Y42" {  } { { "loc" "" { Generic "G:/computer/MYCPU/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y32 to location X43_Y42"} { { 12 { 0 ""} 33 32 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640878942081 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640878942081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640878942213 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1640878942213 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640878942213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640878942217 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640878942322 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640878942335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640878942544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640878942545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640878942871 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640878943246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/computer/MYCPU/output_files/MYCPU.fit.smsg " "Generated suppressed messages file G:/computer/MYCPU/output_files/MYCPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640878943611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5526 " "Peak virtual memory: 5526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640878944000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 23:42:24 2021 " "Processing ended: Thu Dec 30 23:42:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640878944000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640878944000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640878944000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640878944000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640878944955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640878944960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 23:42:24 2021 " "Processing started: Thu Dec 30 23:42:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640878944960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640878944960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MYCPU -c MYCPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MYCPU -c MYCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640878944960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1640878945189 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640878946502 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640878946547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640878946712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 23:42:26 2021 " "Processing ended: Thu Dec 30 23:42:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640878946712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640878946712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640878946712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640878946712 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640878947299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640878947817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640878947822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 30 23:42:27 2021 " "Processing started: Thu Dec 30 23:42:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640878947822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878947822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MYCPU -c MYCPU " "Command: quartus_sta MYCPU -c MYCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878947822 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1640878947912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948093 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "61 " "TimeQuest Timing Analyzer is analyzing 61 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948330 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640878948349 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1640878948349 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1640878948349 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948349 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MYCPU.sdc " "Synopsys Design Constraints File file not found: 'MYCPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948351 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step:inst3\|inst2 " "Node: step:inst3\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 step:inst3\|inst2 " "Register UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 is being clocked by step:inst3\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948353 "|MYCPU|step:inst3|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step:inst3\|inst4 " "Node: step:inst3\|inst4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UPC:inst1\|mc:inst2\|inst7 step:inst3\|inst4 " "Register UPC:inst1\|mc:inst2\|inst7 is being clocked by step:inst3\|inst4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948353 "|MYCPU|step:inst3|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register step:inst3\|inst4 CLK " "Register step:inst3\|inst4 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948353 "|MYCPU|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 " "Node: UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_MD:inst8\|lpm_latch:inst8\|latches\[2\] UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 " "Latch ALU_MD:inst8\|lpm_latch:inst8\|latches\[2\] is being clocked by UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948353 "|MYCPU|UPC:inst1|ROMm:inst999|altsyncram:altsyncram_component|altsyncram_hhd1:auto_generated|altsyncram_rte2:altsyncram1|ram_block3a6~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640878948356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640878948356 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948356 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1640878948358 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1640878948366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.229 " "Worst-case setup slack is 46.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.229               0.000 altera_reserved_tck  " "   46.229               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.412 " "Worst-case hold slack is 0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 altera_reserved_tck  " "    0.412               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.753 " "Worst-case recovery slack is 97.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.753               0.000 altera_reserved_tck  " "   97.753               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.187 " "Worst-case removal slack is 1.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187               0.000 altera_reserved_tck  " "    1.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.545 " "Worst-case minimum pulse width slack is 49.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.545               0.000 altera_reserved_tck  " "   49.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948381 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948399 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948399 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948399 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948399 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.275 ns " "Worst Case Available Settling Time: 344.275 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948399 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948399 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948399 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1640878948402 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948714 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step:inst3\|inst2 " "Node: step:inst3\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 step:inst3\|inst2 " "Register UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 is being clocked by step:inst3\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948795 "|MYCPU|step:inst3|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step:inst3\|inst4 " "Node: step:inst3\|inst4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UPC:inst1\|mc:inst2\|inst7 step:inst3\|inst4 " "Register UPC:inst1\|mc:inst2\|inst7 is being clocked by step:inst3\|inst4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948795 "|MYCPU|step:inst3|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register step:inst3\|inst4 CLK " "Register step:inst3\|inst4 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948795 "|MYCPU|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 " "Node: UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_MD:inst8\|lpm_latch:inst8\|latches\[2\] UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 " "Latch ALU_MD:inst8\|lpm_latch:inst8\|latches\[2\] is being clocked by UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948795 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948795 "|MYCPU|UPC:inst1|ROMm:inst999|altsyncram:altsyncram_component|altsyncram_hhd1:auto_generated|altsyncram_rte2:altsyncram1|ram_block3a6~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640878948798 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640878948798 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.727 " "Worst-case setup slack is 46.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.727               0.000 altera_reserved_tck  " "   46.727               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.053 " "Worst-case recovery slack is 98.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.053               0.000 altera_reserved_tck  " "   98.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.055 " "Worst-case removal slack is 1.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.055               0.000 altera_reserved_tck  " "    1.055               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.414 " "Worst-case minimum pulse width slack is 49.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414               0.000 altera_reserved_tck  " "   49.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948816 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.063 ns " "Worst Case Available Settling Time: 345.063 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948837 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948837 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948837 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1640878948841 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step:inst3\|inst2 " "Node: step:inst3\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 step:inst3\|inst2 " "Register UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 is being clocked by step:inst3\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948950 "|MYCPU|step:inst3|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "step:inst3\|inst4 " "Node: step:inst3\|inst4 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register UPC:inst1\|mc:inst2\|inst7 step:inst3\|inst4 " "Register UPC:inst1\|mc:inst2\|inst7 is being clocked by step:inst3\|inst4" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948950 "|MYCPU|step:inst3|inst4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register step:inst3\|inst4 CLK " "Register step:inst3\|inst4 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948950 "|MYCPU|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 " "Node: UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_MD:inst8\|lpm_latch:inst8\|latches\[2\] UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0 " "Latch ALU_MD:inst8\|lpm_latch:inst8\|latches\[2\] is being clocked by UPC:inst1\|ROMm:inst999\|altsyncram:altsyncram_component\|altsyncram_hhd1:auto_generated\|altsyncram_rte2:altsyncram1\|ram_block3a6~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640878948950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948950 "|MYCPU|UPC:inst1|ROMm:inst999|altsyncram:altsyncram_component|altsyncram_hhd1:auto_generated|altsyncram_rte2:altsyncram1|ram_block3a6~porta_address_reg0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640878948953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1640878948953 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.367 " "Worst-case setup slack is 48.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.367               0.000 altera_reserved_tck  " "   48.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 altera_reserved_tck  " "    0.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.909 " "Worst-case recovery slack is 98.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.909               0.000 altera_reserved_tck  " "   98.909               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.542 " "Worst-case removal slack is 0.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 altera_reserved_tck  " "    0.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.441 " "Worst-case minimum pulse width slack is 49.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.441               0.000 altera_reserved_tck  " "   49.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640878948973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948973 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.613 ns " "Worst Case Available Settling Time: 347.613 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948994 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1640878948994 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878948994 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878949347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878949349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640878949410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 30 23:42:29 2021 " "Processing ended: Thu Dec 30 23:42:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640878949410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640878949410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640878949410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878949410 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Quartus Prime Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1640878950054 ""}
