
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006053                       # Number of seconds simulated (Second)
simTicks                                   6052669750                       # Number of ticks simulated (Tick)
finalTick                                  6052669750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     44.61                       # Real time elapsed on the host (Second)
hostTickRate                                135673250                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2294120                       # Number of bytes of host memory used (Byte)
simInsts                                     16692525                       # Number of instructions simulated (Count)
simOps                                       16922835                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   374169                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     379332                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles            24210679                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.numInsts             16692525                       # Number of instructions committed (Count)
system.cpu_cluster.cpus.numOps               16922835                       # Number of ops (including micro ops) committed (Count)
system.cpu_cluster.cpus.numDiscardedOps        566933                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.cpi                  1.450390                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.689470                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu_cluster.cpus.committedInstType_0::No_OpClass           59      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntAlu      8486067     50.15%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntMult           15      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntDiv            3      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatAdd            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatCmp            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatCvt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMult            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMultAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatDiv            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMisc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatSqrt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAdd           55      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAddAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAlu           90      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdCmp           92      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdCvt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMisc           70      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMult            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMultAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShift            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShiftAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdDiv            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSqrt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatAdd            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatAlu            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatCmp            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatCvt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatDiv            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMisc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMult            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatSqrt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceAdd            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceAlu            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceCmp            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAes            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAesMix            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha1Hash            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha1Hash2            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha256Hash            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha256Hash2            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShaSigma2            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShaSigma3            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdPredAlu            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::MemRead      6575242     38.85%     89.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::MemWrite      1861142     11.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::total     16922835                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.branchPred.lookups      2839889                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted      2581217                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       336336                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups      1388251                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBHits      1385391                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.997940                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed        89920                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect         1021                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups          202                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits           42                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses          160                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           68                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data      8884823                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total      8884823                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data      8884847                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total      8884847                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data          342                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total          342                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data          344                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total          344                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data     25410750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total     25410750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data     25410750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total     25410750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data      8885165                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total      8885165                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data      8885191                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total      8885191                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.000038                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.000038                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.000039                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.000039                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 74300.438596                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 74300.438596                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 73868.459302                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 73868.459302                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks           80                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total           80                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data          100                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total          100                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data          100                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total          100                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data          242                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total          242                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data          244                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total          254                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data     17895500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total     17895500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data     18084500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher       771989                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total     18856489                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.000027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.000027                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.000027                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.000029                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 73948.347107                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 73948.347107                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 74116.803279                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 77198.900000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 74238.145669                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.replacements          128                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::samples          345                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::mean 73734.057971                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::gmean 61544.805863                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::stdev 25217.529624                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::0-8191           28      8.12%      8.12% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::8192-16383            0      0.00%      8.12% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::16384-24575            5      1.45%      9.57% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::24576-32767            4      1.16%     10.72% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::32768-40959            0      0.00%     10.72% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::40960-49151            2      0.58%     11.30% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::49152-57343            0      0.00%     11.30% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::57344-65535            1      0.29%     11.59% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::65536-73727          130     37.68%     49.28% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::73728-81919           62     17.97%     67.25% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::81920-90111           48     13.91%     81.16% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::90112-98303           10      2.90%     84.06% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::98304-106495           51     14.78%     98.84% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::106496-114687            4      1.16%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::114688-122879            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::122880-131071            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::total          345                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::total           10                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher       771989                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::total       771989                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 77198.900000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::total 77198.900000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data            3                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data        19000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total        19000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data        19000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total        19000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data        18750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total        18750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data        18750                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total        18750                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data      7023931                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total      7023931                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data          130                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total          130                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data      9388250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total      9388250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data      7024061                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total      7024061                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 72217.307692                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 72217.307692                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data          123                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total          123                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data      8900500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total      8900500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 72361.788618                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 72361.788618                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data           24                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total           24                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data           26                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total           26                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.076923                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.076923                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       189000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       189000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.076923                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.076923                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data        94500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total        94500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data            3                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total            3                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data            1                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total            1                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data         4250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total         4250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.250000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.250000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data         4250                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total         4250                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data         4000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total         4000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.250000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.250000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data         4000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total         4000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SwapReq.hits::cpu_cluster.cpus.data           31                       # number of SwapReq hits (Count)
system.cpu_cluster.cpus.dcache.SwapReq.hits::total           31                       # number of SwapReq hits (Count)
system.cpu_cluster.cpus.dcache.SwapReq.misses::cpu_cluster.cpus.data            1                       # number of SwapReq misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.misses::total            1                       # number of SwapReq misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.missLatency::cpu_cluster.cpus.data         4250                       # number of SwapReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.missLatency::total         4250                       # number of SwapReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.accesses::cpu_cluster.cpus.data           32                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.accesses::total           32                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.missRate::cpu_cluster.cpus.data     0.031250                       # miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.missRate::total     0.031250                       # miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus.data         4250                       # average SwapReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SwapReq.avgMissLatency::total         4250                       # average SwapReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SwapReq.mshrMisses::cpu_cluster.cpus.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus.data         4000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissLatency::total         4000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus.data     0.031250                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissRate::total     0.031250                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus.data         4000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SwapReq.avgMshrMissLatency::total         4000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data       419500                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total       419500                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 59928.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 59928.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total            3                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data        95750                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total        95750                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.428571                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.428571                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 31916.666667                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 31916.666667                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      1860892                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      1860892                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data          205                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total          205                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     15603000                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     15603000                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      1861097                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      1861097                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.000110                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.000110                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 76112.195122                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 76112.195122                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data           89                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total           89                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data          116                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total          116                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data      8899250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total      8899250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.000062                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.000062                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 76717.672414                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 76717.672414                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.prefetcher.demandMshrMisses          242                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIssued           11                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUnused            4                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUseful            5                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.dcache.prefetcher.accuracy     0.454545                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.coverage     0.020243                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInCache            1                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfLate            1                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIdentified           23                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   127.358468                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs      8885141                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs          256                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs 34707.582031                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick       180750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   122.157427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher     5.201041                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.954355                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.040633                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.994988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1022            5                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          123                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1022::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::3          107                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1022     0.039062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024     0.960938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses     35541180                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses     35541180                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.fetch2.intInstructions      8810720                       # Number of integer instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.vecInstructions          447                       # Number of SIMD instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.loadInstructions      9197109                       # Number of memory load instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.storeInstructions      2215784                       # Number of memory store instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.amoInstructions           36                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst      6181626                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total      6181626                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst      6181626                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total      6181626                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst          586                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total          586                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst          586                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total          586                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     45131750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     45131750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     45131750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     45131750                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst      6182212                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total      6182212                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst      6182212                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total      6182212                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000095                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000095                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000095                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000095                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 77016.638225                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 77016.638225                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 77016.638225                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 77016.638225                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst          586                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total          586                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst          586                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total          586                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     44985500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     44985500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     44985500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     44985500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76767.064846                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 76767.064846                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76767.064846                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 76767.064846                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.replacements          172                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.missLatencyHistogram::samples          585                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::mean 77148.290598                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::gmean 69036.964632                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::stdev 32742.475301                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::0-32767           34      5.81%      5.81% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::32768-65535            0      0.00%      5.81% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::65536-98303          502     85.81%     91.62% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::98304-131071           40      6.84%     98.46% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::131072-163839            2      0.34%     98.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::163840-196607            0      0.00%     98.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::196608-229375            0      0.00%     98.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::229376-262143            0      0.00%     98.80% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::262144-294911            2      0.34%     99.15% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::294912-327679            2      0.34%     99.49% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::327680-360447            3      0.51%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::total          585                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst      6181626                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total      6181626                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst          586                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total          586                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     45131750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     45131750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst      6182212                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total      6182212                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000095                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000095                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 77016.638225                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 77016.638225                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst          586                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total          586                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     44985500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     44985500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76767.064846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 76767.064846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   368.201505                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs      6182211                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs          585                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs 10567.882051                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick        87750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   368.201505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.719144                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.719144                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          413                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::3          339                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.806641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     12365009                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     12365009                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.alignFaults             0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults             0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.thread_0.numInsts     16692525                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps      16922835                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.workload.numSyscalls           11                       # Number of system calls (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst           21                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data           23                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total            44                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst           21                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data           23                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total           44                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst          565                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data          220                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total          795                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst          565                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data          220                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total          795                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     44619000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data     17807750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.dcache.prefetcher       769240                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total     63195990                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     44619000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data     17807750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.dcache.prefetcher       769240                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total     63195990                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst          586                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data          243                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total          839                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst          586                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data          243                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total          839                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.964164                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.905350                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.947557                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.964164                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.905350                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.947557                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 78971.681416                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 80944.318182                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher        76924                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 79491.811321                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 78971.681416                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 80944.318182                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher        76924                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 79491.811321                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks           40                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total            40                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst          565                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          220                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total          795                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst          565                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          220                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total          795                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     43914000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data     17532750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher       756740                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total     62203490                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     43914000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data     17532750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher       756740                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total     62203490                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.964164                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.905350                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.947557                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.964164                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.905350                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.947557                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 77723.893805                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 79694.318182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher        75674                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 78243.383648                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 77723.893805                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 79694.318182                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher        75674                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 78243.383648                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.replacements                595                       # number of replacements (Count)
system.cpu_cluster.l2.missLatencyHistogram::samples          794                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::mean 79591.926952                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::gmean 76716.900769                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::stdev 26481.068192                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::0-32767           17      2.14%      2.14% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::32768-65535            0      0.00%      2.14% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::65536-98303          684     86.15%     88.29% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::98304-131071           84     10.58%     98.87% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::131072-163839            2      0.25%     99.12% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::163840-196607            0      0.00%     99.12% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::196608-229375            0      0.00%     99.12% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::229376-262143            0      0.00%     99.12% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::262144-294911            2      0.25%     99.37% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::294912-327679            2      0.25%     99.62% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::327680-360447            3      0.38%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::total          794                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks          140                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.l2.CleanEvict.mshrMisses::total          140                       # number of CleanEvict MSHR misses (Count)
system.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data        90500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total        90500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 30166.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 30166.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data            7                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total            7                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data          111                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total          111                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data      8892750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total      8892750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data          118                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total          118                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.940678                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.940678                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 80114.864865                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 80114.864865                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data          111                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total          111                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      8754000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total      8754000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.940678                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.940678                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 78864.864865                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 78864.864865                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.inst           21                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data           16                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total           37                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.inst          565                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data          109                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total          684                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.inst     44619000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data      8915000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.dcache.prefetcher       769240                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total     54303240                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.inst          586                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data          125                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total          721                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.964164                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.872000                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.948682                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 78971.681416                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 81788.990826                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.dcache.prefetcher        76924                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 79390.701754                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst          565                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          109                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total          684                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst     43914000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      8778750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher       756740                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total     53449490                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.964164                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.872000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.948682                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 77723.893805                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 80538.990826                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher        75674                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 78142.529240                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.hits::cpu_cluster.cpus.data            1                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.l2.SCUpgradeReq.hits::total            1                       # number of SCUpgradeReq hits (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks           80                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total           80                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks           80                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total           80                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse       255.658873                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs              998                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs            851                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.172738                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick           86250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks    27.276862                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.inst   172.086574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.data    54.877402                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher     1.418035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.106550                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.inst     0.672213                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.data     0.214365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.005539                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.998667                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0           93                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3          163                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses          19123                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses         19123                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l3.demandHits::cpu_cluster.cpus.inst           13                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l3.demandHits::cpu_cluster.cpus.data            4                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l3.demandHits::total            17                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l3.overallHits::cpu_cluster.cpus.inst           13                       # number of overall hits (Count)
system.cpu_cluster.l3.overallHits::cpu_cluster.cpus.data            4                       # number of overall hits (Count)
system.cpu_cluster.l3.overallHits::total           17                       # number of overall hits (Count)
system.cpu_cluster.l3.demandMisses::cpu_cluster.cpus.inst          551                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.demandMisses::cpu_cluster.cpus.data          216                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.demandMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.demandMisses::total          777                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.overallMisses::cpu_cluster.cpus.inst          551                       # number of overall misses (Count)
system.cpu_cluster.l3.overallMisses::cpu_cluster.cpus.data          216                       # number of overall misses (Count)
system.cpu_cluster.l3.overallMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of overall misses (Count)
system.cpu_cluster.l3.overallMisses::total          777                       # number of overall misses (Count)
system.cpu_cluster.l3.demandMissLatency::cpu_cluster.cpus.inst     41626750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.demandMissLatency::cpu_cluster.cpus.data     16654750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.demandMissLatency::cpu_cluster.cpus.dcache.prefetcher       714760                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.demandMissLatency::total     58996260                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::cpu_cluster.cpus.inst     41626750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::cpu_cluster.cpus.data     16654750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::cpu_cluster.cpus.dcache.prefetcher       714760                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::total     58996260                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.demandAccesses::cpu_cluster.cpus.inst          564                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.demandAccesses::cpu_cluster.cpus.data          220                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.demandAccesses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.demandAccesses::total          794                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::cpu_cluster.cpus.inst          564                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::cpu_cluster.cpus.data          220                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::total          794                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.demandMissRate::cpu_cluster.cpus.inst     0.976950                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.demandMissRate::cpu_cluster.cpus.data     0.981818                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.demandMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.demandMissRate::total     0.978589                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::cpu_cluster.cpus.inst     0.976950                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::cpu_cluster.cpus.data     0.981818                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::total     0.978589                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.demandAvgMissLatency::cpu_cluster.cpus.inst 75547.640653                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMissLatency::cpu_cluster.cpus.data 77105.324074                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher        71476                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMissLatency::total 75928.262548                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::cpu_cluster.cpus.inst 75547.640653                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::cpu_cluster.cpus.data 77105.324074                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher        71476                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::total 75928.262548                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l3.demandMshrMisses::cpu_cluster.cpus.inst          551                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMisses::cpu_cluster.cpus.data          216                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMisses::total          777                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::cpu_cluster.cpus.inst          551                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::cpu_cluster.cpus.data          216                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::total          777                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMissLatency::cpu_cluster.cpus.inst     38871750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissLatency::cpu_cluster.cpus.data     15574750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher       664760                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissLatency::total     55111260                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::cpu_cluster.cpus.inst     38871750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::cpu_cluster.cpus.data     15574750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher       664760                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::total     55111260                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissRate::cpu_cluster.cpus.inst     0.976950                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.demandMshrMissRate::cpu_cluster.cpus.data     0.981818                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.demandMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.demandMshrMissRate::total     0.978589                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::cpu_cluster.cpus.inst     0.976950                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::cpu_cluster.cpus.data     0.981818                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::total     0.978589                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 70547.640653                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMshrMissLatency::cpu_cluster.cpus.data 72105.324074                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher        66476                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMshrMissLatency::total 70928.262548                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 70547.640653                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::cpu_cluster.cpus.data 72105.324074                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher        66476                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::total 70928.262548                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l3.missLatencyHistogram::samples          777                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::mean 75928.262548                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::gmean 74093.572436                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::stdev 25148.011334                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::0-32767            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::32768-65535            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::65536-98303          759     97.68%     97.68% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::98304-131071            9      1.16%     98.84% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::131072-163839            2      0.26%     99.10% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::163840-196607            0      0.00%     99.10% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::196608-229375            0      0.00%     99.10% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::229376-262143            0      0.00%     99.10% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::262144-294911            2      0.26%     99.36% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::294912-327679            2      0.26%     99.61% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::327680-360447            3      0.39%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::total          777                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.InvalidateReq.misses::cpu_cluster.cpus.data            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l3.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l3.InvalidateReq.accesses::cpu_cluster.cpus.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l3.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l3.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data        64250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.InvalidateReq.mshrMissLatency::total        64250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 21416.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.InvalidateReq.avgMshrMissLatency::total 21416.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.misses::cpu_cluster.cpus.data          111                       # number of ReadExReq misses (Count)
system.cpu_cluster.l3.ReadExReq.misses::total          111                       # number of ReadExReq misses (Count)
system.cpu_cluster.l3.ReadExReq.missLatency::cpu_cluster.cpus.data      8337750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.missLatency::total      8337750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.accesses::cpu_cluster.cpus.data          111                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadExReq.accesses::total          111                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadExReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 75114.864865                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.avgMissLatency::total 75114.864865                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.mshrMisses::cpu_cluster.cpus.data          111                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l3.ReadExReq.mshrMisses::total          111                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l3.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data      7782750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.mshrMissLatency::total      7782750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 70114.864865                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.avgMshrMissLatency::total 70114.864865                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.hits::cpu_cluster.cpus.inst           13                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l3.ReadSharedReq.hits::cpu_cluster.cpus.data            4                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l3.ReadSharedReq.hits::total           17                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l3.ReadSharedReq.misses::cpu_cluster.cpus.inst          551                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.misses::cpu_cluster.cpus.data          105                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.misses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.misses::total          666                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.missLatency::cpu_cluster.cpus.inst     41626750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.missLatency::cpu_cluster.cpus.data      8317000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.missLatency::cpu_cluster.cpus.dcache.prefetcher       714760                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.missLatency::total     50658510                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.accesses::cpu_cluster.cpus.inst          564                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.accesses::cpu_cluster.cpus.data          109                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.accesses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.accesses::total          683                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.976950                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.963303                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.missRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.missRate::total     0.975110                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 75547.640653                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 79209.523810                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.dcache.prefetcher        71476                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::total 76063.828829                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst          551                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          105                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           10                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::total          666                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst     38871750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      7792000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher       664760                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::total     47328510                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.976950                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.963303                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::total     0.975110                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 70547.640653                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 74209.523810                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher        66476                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::total 71063.828829                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.WritebackDirty.hits::writebacks           40                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l3.WritebackDirty.hits::total           40                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l3.WritebackDirty.accesses::writebacks           40                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l3.WritebackDirty.accesses::total           40                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l3.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l3.tags.tagsInUse       676.986448                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l3.tags.totalRefs             1011                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l3.tags.sampledRefs            778                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l3.tags.avgRefs           1.299486                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l3.tags.warmupTick           81000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l3.tags.occupancies::writebacks     0.894347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l3.tags.occupancies::cpu_cluster.cpus.inst   465.458713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l3.tags.occupancies::cpu_cluster.cpus.data   200.659440                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l3.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher     9.973949                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l3.tags.avgOccs::writebacks     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.avgOccs::cpu_cluster.cpus.inst     0.001776                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.avgOccs::cpu_cluster.cpus.data     0.000765                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.000038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.avgOccs::total     0.002582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.occupanciesTaskId::1022           10                       # Occupied blocks per task id (Count)
system.cpu_cluster.l3.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
system.cpu_cluster.l3.tags.ageTaskId_1022::3           10                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ageTaskId_1024::0           81                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ageTaskId_1024::3          687                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ratioOccsTaskId::1022     0.000038                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l3.tags.ratioOccsTaskId::1024     0.002930                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l3.tags.tagAccesses          33226                       # Number of tag accesses (Count)
system.cpu_cluster.l3.tags.dataAccesses         33226                       # Number of data accesses (Count)
system.cpu_cluster.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadResp          720                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty          120                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict          775                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq            1                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp            1                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq          118                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp          118                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq          721                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         1343                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port          642                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total         1985                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        37440                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        21312                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total        58752                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                 595                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic          2560                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples         1438                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.361613                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.480635                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0          918     63.84%     63.84% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          520     36.16%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total         1438                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       307990                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       292500                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy       127500                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests         1143                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests          302                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          518                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL3Bus.transDist::ReadResp          683                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::WritebackDirty           40                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::CleanEvict          177                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::ReadExReq          111                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::ReadExResp          111                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::ReadSharedReq          683                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::InvalidateReq            3                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.pktCount_system.cpu_cluster.l2.mem_side_port::system.cpu_cluster.l3.cpu_side_port         1811                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL3Bus.pktSize_system.cpu_cluster.l2.mem_side_port::system.cpu_cluster.l3.cpu_side_port        53376                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL3Bus.snoops                   0                       # Total snoops (Count)
system.cpu_cluster.toL3Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL3Bus.snoopFanout::samples          797                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::mean            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::0          797    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::total          797                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL3Bus.reqLayer0.occupancy       263510                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL3Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL3Bus.respLayer0.occupancy       397750                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL3Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL3Bus.snoop_filter.totRequests         1014                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitSingleRequests          217                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       271.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples       112.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.dcache.prefetcher::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000570500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState               2325                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                        387                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                      387                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                  387                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                    361                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                     26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                  24768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             4092078.54104381                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                   6052593250                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                  15639775.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.inst        17344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.data         7168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.dcache.prefetcher          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.inst 2865512.363366595469                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.data 1184270.792240069015                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.dcache.prefetcher 42295.385437145320                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.inst          271                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.data          112                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.dcache.prefetcher            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.inst      7607500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.data      3075750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.dcache.prefetcher        78500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.inst     28071.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.data     27462.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.dcache.prefetcher     19625.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.inst        17344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.data         7168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.dcache.prefetcher          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total         24768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu_cluster.cpus.inst        17344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        17344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.inst          271                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.data          112                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.dcache.prefetcher            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total            387                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.inst      2865512                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.data      1184271                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.dcache.prefetcher        42295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total          4092079                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu_cluster.cpus.inst      2865512                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      2865512                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.inst      2865512                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.data      1184271                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.dcache.prefetcher        42295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total         4092079                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                 387                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0           54                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1           18                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2           28                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4           52                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5           76                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6           27                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7           12                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8           31                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11            8                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14           59                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15           12                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat                3505500                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat              1935000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat          10761750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                9058.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          27808.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                274                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           70.80                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples          109                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   218.422018                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   145.208480                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   232.916465                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127           43     39.45%     39.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           35     32.11%     71.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383           13     11.93%     83.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511            4      3.67%     87.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639            4      3.67%     90.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            2      1.83%     92.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            5      4.59%     97.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            1      0.92%     98.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151            2      1.83%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total          109                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                24768                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW               4.092079                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              70.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy         556920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy         284625                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy       1963500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 477575280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy    119023980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy   2223994560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy   2823398865                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   466.471653                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   5780771750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    202020000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT     69878000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy         249900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy         129030                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy        799680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 477575280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy    112836060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy   2229205440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy   2820795390                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   466.041517                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE   5794410250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF    202020000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     56239500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.inst::samples       280.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.data::samples       104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.dcache.prefetcher::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000474000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState               2331                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                        390                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                      390                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                  390                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                    356                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                     34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                  24960                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             4123800.08012167                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                   6052398250                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                  15518969.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.inst        17920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.data         6656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.dcache.prefetcher          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.inst 2960676.980600172654                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.data 1099680.021365778288                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.dcache.prefetcher 63443.078155717980                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.inst          280                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.data          104                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.dcache.prefetcher            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.inst      6979001                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.data      2917750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.dcache.prefetcher       140000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.inst     24925.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.data     28055.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.dcache.prefetcher     23333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.inst        17920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.data         6656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.dcache.prefetcher          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total         24960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu_cluster.cpus.inst        17920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        17920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.inst          280                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.data          104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.dcache.prefetcher            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total            390                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.inst      2960677                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.data      1099680                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.dcache.prefetcher        63443                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total          4123800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu_cluster.cpus.inst      2960677                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      2960677                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.inst      2960677                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.data      1099680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.dcache.prefetcher        63443                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total         4123800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                 390                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0           53                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1           18                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2           33                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3            9                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4           52                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5           72                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6           34                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7           14                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8           31                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9            3                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11            6                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14           58                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15            7                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat                2724251                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              1950000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat          10036751                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                6985.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          25735.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                280                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           71.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples          105                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   226.742857                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   151.872017                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   236.824709                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127           38     36.19%     36.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255           34     32.38%     68.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383           13     12.38%     80.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511            7      6.67%     87.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639            3      2.86%     90.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767            2      1.90%     92.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            5      4.76%     97.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151            3      2.86%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total          105                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                24960                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW               4.123800                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              71.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy         549780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy         280830                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       2034900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 477575280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy    118924230                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy   2224078560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy   2823443580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   466.479041                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   5781023750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    202020000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT     69626000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy         235620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy         117645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy        749700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 477575280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy    107115540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy   2234022720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy   2819816505                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   465.879789                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE   5806954500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF    202020000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     43695250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 666                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                111                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               111                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            666                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls0.port          776                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls1.port          781                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l3.mem_side_port::total         1557                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1557                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls0.port        24768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls1.port        24960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l3.mem_side_port::total        49728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    49728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                780                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      780    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  780                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6052669750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              533745                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              544494                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            4141250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            780                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                3.300000                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu_cluster.cpus.idleCycles             204848                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu_cluster.cpus.tickCycles           24005831                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
