var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[25.433, 13.5817, 12.7247, 25.2119, 0], "total":[110382, 217440, 684, 0, 283], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[66800, 133600, 182, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[5110, 12356, 18, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 12 global loads and 8 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 12 global loads and 8 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"set_positions", "compute_units":1, "type":"function", "total_percent":[3.33572, 1.95166, 1.53857, 7.18762, 0], "total_kernel_resources":[15235, 26291, 195, 0, 72], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"set_positions.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[353, 376, 12, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[353, 376, 12, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"set_positions.cl:24", "type":"resource", "data":[526, 2050, 15, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":24}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:25", "type":"resource", "data":[1728, 3213.5, 21, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":25}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[195, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:26", "type":"resource", "data":[1715.5, 3213.5, 21, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":26}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[195.5, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:30", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":30}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"set_positions.cl:32", "type":"resource", "data":[6091, 8598, 84, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":32}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[6080, 8598, 84, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"set_positions.cl:33", "type":"resource", "data":[1728, 3213.5, 21, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":33}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[195, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:34", "type":"resource", "data":[1715.5, 3213.5, 21, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":34}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[195.5, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"set_positions_pointers_and_rows", "compute_units":1, "type":"function", "total_percent":[3.08267, 1.77551, 1.44335, 6.08183, 0], "total_kernel_resources":[13110, 24664, 165, 0, 103], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"set_positions_pointers_and_rows.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[657, 710, 22, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[657, 710, 22, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[8, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":5, "data":[5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 1, 0, 0, 0]}]}, {"name":"set_positions.cl:50", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":50}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"set_positions.cl:52", "type":"resource", "data":[12, 2, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":52}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"set_positions.cl:53", "type":"resource", "data":[263, 1025, 7.5, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":53}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[252, 1025, 7.5, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:54", "type":"resource", "data":[1944, 4365.5, 22, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":54}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Select", "type":"resource", "count":1, "data":[25, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[399, 2216, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:55", "type":"resource", "data":[1766, 3257.5, 21.5, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":55}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Select", "type":"resource", "count":2, "data":[46.5, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[199.5, 1108, 0.5, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:57", "type":"resource", "data":[236.5, 1080, 0, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":57}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 16, 0, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[25, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[195.5, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:61", "type":"resource", "data":[1808, 3174.5, 28.5, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":61}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1772, 3174.5, 28.5, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Select", "type":"resource", "count":1, "data":[25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"set_positions.cl:62", "type":"resource", "data":[1766, 3257.5, 21.5, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":62}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Select", "type":"resource", "count":2, "data":[46.5, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[199.5, 1108, 0.5, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:63", "type":"resource", "data":[3276.5, 5379, 42, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":63}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 16, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Select", "type":"resource", "count":1, "data":[25, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[195.5, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"set_positions_rows", "compute_units":1, "type":"function", "total_percent":[2.52806, 1.43809, 1.19745, 4.49687, 0], "total_kernel_resources":[10127, 20462, 122, 0, 108], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"set_positions_rows.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[732, 809, 21, 0, 5], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[732, 809, 21, 0, 5]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"set_positions.cl:77", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":77}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"set_positions.cl:78", "type":"resource", "data":[515, 2050, 15, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":78}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:79", "type":"resource", "data":[399, 2216, 1, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":79}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[399, 2216, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:80", "type":"resource", "data":[1786.5, 3273.5, 21.5, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":80}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 16, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Select", "type":"resource", "count":2, "data":[50, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[199.5, 1108, 0.5, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:82", "type":"resource", "data":[234, 1064, 0, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":82}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":2, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[25, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[195.5, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:86", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":86}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"set_positions.cl:88", "type":"resource", "data":[1556.5, 2149.5, 21, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":88}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1520, 2149.5, 21, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Select", "type":"resource", "count":1, "data":[25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"set_positions.cl:89", "type":"resource", "data":[241, 1124, 0.5, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":89}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 16, 0, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[25, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[199.5, 1108, 0.5, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"set_positions.cl:90", "type":"resource", "data":[3274, 5363, 42, 0, 15.5], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":90}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":3, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Select", "type":"resource", "count":1, "data":[25, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[195.5, 1064, 0, 0, 15.5], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[66800,133600,182,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[5110,12356,18,0,0],"details":[{"text":"Global interconnect for 12 global loads and 8 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 12 global loads and 8 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[353,376,12,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[356,377,12,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"24"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"24"}]],"name":"Load","type":"resource"}],"data":[526,2050,15,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":24}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:24","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"25"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"25"}]],"name":"Load","type":"resource"},{"count":1,"data":[195,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"25"}]],"name":"Store","type":"resource"}],"data":[1728,3213.5,21,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":25}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"26"}]],"name":"Load","type":"resource"},{"count":1,"data":[195.5,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"26"}]],"name":"Store","type":"resource"}],"data":[1715.5,3213.5,21,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":26}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"30"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"30"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"30"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":30}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"32"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[6080,8598,84,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"32"}]],"name":"Load","type":"resource"}],"data":[6091,8598,84,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":32}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"33"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"33"}]],"name":"Load","type":"resource"},{"count":1,"data":[195,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"33"}]],"name":"Store","type":"resource"}],"data":[1728,3213.5,21,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":33}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:33","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"34"}]],"name":"Load","type":"resource"},{"count":1,"data":[195.5,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"34"}]],"name":"Store","type":"resource"}],"data":[1715.5,3213.5,21,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":34}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:34","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15235,26291,195,0,72],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"set_positions","total_kernel_resources":[15235,26291,195,0,72],"total_percent":[3.33572,1.95166,1.53857,7.18762,0],"type":"function"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[657,710,22,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":5,"data":[5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[665,711,22,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"50"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":50}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:50","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"52"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"52"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,2,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":52}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:52","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"53"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[252,1025,7.5,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"53"}]],"name":"Load","type":"resource"}],"data":[263,1025,7.5,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":53}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:53","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"54"}]],"name":"Load","type":"resource"},{"count":1,"data":[25,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"54"}]],"name":"Select","type":"resource"},{"count":1,"data":[399,2216,1,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"54"}]],"name":"Store","type":"resource"}],"data":[1944,4365.5,22,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":54}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:54","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"55"}]],"name":"Load","type":"resource"},{"count":2,"data":[46.5,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"55"}]],"name":"Select","type":"resource"},{"count":1,"data":[199.5,1108,0.5,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"55"}]],"name":"Store","type":"resource"}],"data":[1766,3257.5,21.5,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":55}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:55","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,16,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"57"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[25,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"57"}]],"name":"Select","type":"resource"},{"count":1,"data":[195.5,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"57"}]],"name":"Store","type":"resource"}],"data":[236.5,1080,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":57}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:57","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"61"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[1772,3174.5,28.5,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"61"}]],"name":"Load","type":"resource"},{"count":1,"data":[25,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"61"}]],"name":"Select","type":"resource"}],"data":[1808,3174.5,28.5,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":61}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:61","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"62"}]],"name":"Load","type":"resource"},{"count":2,"data":[46.5,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"62"}]],"name":"Select","type":"resource"},{"count":1,"data":[199.5,1108,0.5,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"62"}]],"name":"Store","type":"resource"}],"data":[1766,3257.5,21.5,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":62}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:62","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,16,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"63"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"63"}]],"name":"Load","type":"resource"},{"count":1,"data":[25,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"63"}]],"name":"Select","type":"resource"},{"count":1,"data":[195.5,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"63"}]],"name":"Store","type":"resource"}],"data":[3276.5,5379,42,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":63}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:63","replace_name":"true","type":"resource"}],"compute_units":1,"data":[13110,24664,165,0,103],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"set_positions_pointers_and_rows","total_kernel_resources":[13110,24664,165,0,103],"total_percent":[3.08267,1.77551,1.44335,6.08183,0],"type":"function"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[732,809,21,0,5],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"}],"data":[736,809,21,0,5],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"77"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":77}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:77","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"78"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"78"}]],"name":"Load","type":"resource"}],"data":[515,2050,15,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":78}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:78","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[399,2216,1,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"79"}]],"name":"Store","type":"resource"}],"data":[399,2216,1,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":79}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"80"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[16,16,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"80"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"80"}]],"name":"Load","type":"resource"},{"count":2,"data":[50,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"80"}]],"name":"Select","type":"resource"},{"count":1,"data":[199.5,1108,0.5,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"80"}]],"name":"Store","type":"resource"}],"data":[1786.5,3273.5,21.5,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":80}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:80","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"82"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"82"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[25,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"82"}]],"name":"Select","type":"resource"},{"count":1,"data":[195.5,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"82"}]],"name":"Store","type":"resource"}],"data":[234,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":82}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"86"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"86"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":86}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"88"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"88"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1520,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"88"}]],"name":"Load","type":"resource"},{"count":1,"data":[25,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"88"}]],"name":"Select","type":"resource"}],"data":[1556.5,2149.5,21,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":88}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:88","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"89"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[16,16,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"89"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[25,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"89"}]],"name":"Select","type":"resource"},{"count":1,"data":[199.5,1108,0.5,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"89"}]],"name":"Store","type":"resource"}],"data":[241,1124,0.5,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":89}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"90"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"90"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"90"}]],"name":"Load","type":"resource"},{"count":1,"data":[25,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"90"}]],"name":"Select","type":"resource"},{"count":1,"data":[195.5,1064,0,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":"90"}]],"name":"Store","type":"resource"}],"data":[3274,5363,42,0,15.5],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl","line":90}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl:90","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10127,20462,122,0,108],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"set_positions_rows","total_kernel_resources":[10127,20462,122,0,108],"total_percent":[2.52806,1.43809,1.19745,4.49687,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[43582,83840,502,0,283],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[110382,217440,684,0,283],"total_percent":[25.433,13.5817,12.7247,25.2119,0],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"set_positions", "children":[{"type":"bb", "id":3, "name":"set_positions.B0", "children":[{"type":"inst", "id":4, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":24}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":5, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"227", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Loads from":"global_id", "Start Cycle":"227", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"453", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"679", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"453", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":10, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":26}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"679", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":11, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":12, "name":"End", "details":[{"type":"table", "Start Cycle":"681", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"681"}]}]}, {"type":"kernel", "id":14, "name":"set_positions_pointers_and_rows", "children":[{"type":"bb", "id":15, "name":"set_positions_pointers_and_rows.B0", "children":[{"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":53}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":61}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"227", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"545", "Latency":"134", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":55}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"453", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":55}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"679", "Latency":"134", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":63}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"453", "Latency":"225", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":63}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"813", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":24, "name":"End", "details":[{"type":"table", "Start Cycle":"815", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"815"}]}]}, {"type":"kernel", "id":25, "name":"set_positions_rows", "children":[{"type":"bb", "id":26, "name":"set_positions_rows.B0", "children":[{"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":78}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"2", "Latency":"209", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":79}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"396", "Latency":"118", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":80}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"212", "Latency":"209", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":80}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"514", "Latency":"118", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":90}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"422", "Latency":"209", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":82}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"632", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":33, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":34, "name":"End", "details":[{"type":"table", "Start Cycle":"634", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"634"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":13, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":4, "to":12}, {"from":5, "to":12}, {"from":6, "to":12}, {"from":7, "to":12}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":10, "to":12}, {"from":11, "to":4}, {"from":4, "to":5}, {"from":4, "to":6}, {"from":4, "to":7}, {"from":5, "to":7}, {"from":6, "to":7}, {"from":4, "to":8}, {"from":5, "to":8}, {"from":6, "to":8}, {"from":7, "to":8}, {"from":4, "to":9}, {"from":5, "to":9}, {"from":6, "to":9}, {"from":4, "to":10}, {"from":5, "to":10}, {"from":6, "to":10}, {"from":9, "to":10}, {"from":13, "to":5}, {"from":13, "to":4}, {"from":13, "to":9}, {"from":13, "to":7}, {"from":8, "to":13}, {"from":13, "to":6}, {"from":10, "to":13}, {"from":16, "to":24}, {"from":17, "to":24}, {"from":18, "to":24}, {"from":19, "to":24}, {"from":20, "to":24}, {"from":21, "to":24}, {"from":22, "to":24}, {"from":23, "to":16}, {"from":16, "to":17}, {"from":17, "to":18}, {"from":16, "to":18}, {"from":16, "to":19}, {"from":17, "to":19}, {"from":18, "to":20}, {"from":16, "to":20}, {"from":17, "to":20}, {"from":19, "to":20}, {"from":16, "to":21}, {"from":17, "to":21}, {"from":20, "to":22}, {"from":16, "to":22}, {"from":17, "to":22}, {"from":21, "to":22}, {"from":20, "to":13}, {"from":13, "to":16}, {"from":18, "to":13}, {"from":13, "to":21}, {"from":13, "to":17}, {"from":13, "to":19}, {"from":22, "to":13}, {"from":27, "to":34}, {"from":28, "to":34}, {"from":29, "to":34}, {"from":30, "to":34}, {"from":31, "to":34}, {"from":32, "to":34}, {"from":33, "to":27}, {"from":27, "to":28}, {"from":27, "to":29}, {"from":28, "to":30}, {"from":27, "to":30}, {"from":29, "to":30}, {"from":27, "to":31}, {"from":29, "to":31}, {"from":30, "to":32}, {"from":31, "to":32}, {"from":27, "to":32}, {"from":29, "to":32}, {"from":28, "to":13}, {"from":13, "to":31}, {"from":13, "to":27}, {"from":32, "to":13}, {"from":30, "to":13}, {"from":13, "to":29}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: set_positions", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":12}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}, {"name":"Kernel: set_positions_pointers_and_rows", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":39}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}, {"name":"Kernel: set_positions_rows", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":68}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"set_positions", "id":3168585184, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":18}]], "type":"kernel", "children":[{"name":"set_positions.B0", "id":3170091456, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"681.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}, {"name":"set_positions_pointers_and_rows", "id":3177448816, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":47}]], "type":"kernel", "children":[{"name":"set_positions_pointers_and_rows.B0", "id":3178113104, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"815.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}, {"name":"set_positions_rows", "id":3185823664, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":74}]], "type":"kernel", "children":[{"name":"set_positions_rows.B0", "id":3185165904, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"634.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"set_positions", "data":["NDRange", "No", [256, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (256, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":12}]]}, {"name":"set_positions_pointers_and_rows", "data":["NDRange", "No", [256, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (256, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":39}]]}, {"name":"set_positions_rows", "data":["NDRange", "No", [256, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (256, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":68}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"set_positions", "data":[15235, 26291, 195, 0, 72], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":12}]]}, {"name":"set_positions_pointers_and_rows", "data":[13110, 24664, 165, 0, 103], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":39}]]}, {"name":"set_positions_rows", "data":[10127, 20462, 122, 0, 108], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":68}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[38472, 71417, 482, 0, 283]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[5110, 12356, 18, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[66800, 133600, 182, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[110382, 217440, 684, 0, 283], "data_percent":[12.9192, 12.7247, 25.2119, 0]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":32}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":32}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":25}], [{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":33}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":26}], [{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":34}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":61}], [{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":54}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":55}], [{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":62}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":63}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":80}], [{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":88}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "line":90}]]}]}};
var warningsJSON={"nodes":[{"details":[{"text":"Compiler Warning: addpipe in board_spec.xml is set to 1 which is no longer supported"}],"name":"addpipe in board_spec.xml is set to 1 which is no longer supported"}]};
var fileJSON=[{"path":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "name":"set_positions.cl", "has_active_debug_locs":false, "absName":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/set_positions.cl", "content":"//#ifndef RUN\012//\012//#include \"../clion_defines.cl\"\012//#define GROUP_SIZE 256\012//#define restrict\012//#define local\012//#endif\012\012#define __local local\012\012__attribute__((reqd_work_group_size(256,1,1)))\012__kernel void set_positions(__global uint* restrict newRows,\012                            __global uint* restrict newCols,\012                            __global const uint* restrict rows,\012                            __global const uint* restrict cols,\012                            __global const uint* restrict positions,\012                            uint size\012                            ) {\012\012    uint local_id = get_local_id(0);\012    uint group_id = get_group_id(0);\012    uint global_id = get_global_id(0);\012\012    if (global_id == size - 1 && positions[global_id] != size) {\012        newRows[positions[global_id]] = rows[global_id];\012        newCols[positions[global_id]] = cols[global_id];\012        return;\012    }\012\012    if (global_id >= size) return;\012\012    if (positions[global_id] != positions[global_id + 1]) {\012        newRows[positions[global_id]] = rows[global_id];\012        newCols[positions[global_id]] = cols[global_id];\012    }\012}\012\012__attribute__((reqd_work_group_size(256,1,1)))\012__kernel void set_positions_pointers_and_rows(__global uint* restrict newRowsPosition,\012                                              __global uint* restrict newRows,\012                                              __global const uint* restrict rowsPositions,\012                                              __global const uint* restrict rows,\012                                              __global const uint* restrict positions,\012                                              uint nnz, // old nzr\012                                              uint old_nzr,\012                                              uint new_nzr\012) {\012    uint global_id = get_global_id(0);\012\012    if (global_id >= old_nzr) return;\012\012    if (global_id == old_nzr - 1) {\012        if (positions[global_id] != old_nzr) {\012            newRowsPosition[positions[global_id]] = rowsPositions[global_id];\012            newRows[positions[global_id]] = rows[global_id];\012        }\012        newRowsPosition[new_nzr] = nnz;\012        return;\012    }\012\012    if (positions[global_id] != positions[global_id + 1]) {\012        newRowsPosition[positions[global_id]] = rowsPositions[global_id];\012        newRows[positions[global_id]] = rows[global_id];\012    }\012}\012\012__attribute__((reqd_work_group_size(256,1,1)))\012__kernel void set_positions_rows(__global uint* restrict rows_pointers,\012                                 __global uint* restrict rows_compressed,\012                                 __global const uint* restrict rows,\012                                 __global const uint* restrict positions,\012                                 uint size,\012                                 uint nzr\012) {\012    uint global_id = get_global_id(0);\012\012    if (global_id == size - 1) {\012        if (positions[global_id] != size) {\012            rows_pointers[positions[global_id]] = global_id;\012            rows_compressed[positions[global_id]] = rows[global_id];\012        }\012        rows_pointers[nzr] = size;\012        return;\012    }\012\012    if (global_id >= size) return;\012\012    if (positions[global_id] != positions[global_id + 1]) {\012        rows_pointers[positions[global_id]] = global_id;\012        rows_compressed[positions[global_id]] = rows[global_id];\012    }\012}"}];
var alpha_viewer=false;