;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 721, 0
	SPL 0, <-2
	SLT 721, 0
	DJN 0, @2
	DJN 0, @2
	SUB @127, @100
	DJN 0, @2
	ADD -44, -91
	SPL 0, #209
	ADD -44, -91
	SUB -47, <-20
	SUB @-120, 108
	SUB @-120, 108
	SUB -47, <-20
	SUB 220, 63
	SPL 0, <-2
	ADD 220, 63
	SUB @-127, 100
	SUB 12, @10
	MOV -1, <-20
	SUB -207, <-120
	ADD @-127, 100
	DAT #-44, #-91
	DAT #130, #9
	DAT #130, #9
	SLT #164, @702
	SLT #164, @702
	DJN 0, @2
	JMP 0, -10
	SLT #164, @702
	SUB @-127, 100
	SUB @127, 106
	ADD @100, 90
	JMP -207, @-120
	SUB @-127, 100
	MOV -7, <-20
	SUB @-127, 170
	ADD -44, -91
	SPL 0, <-2
	JMZ <126, 106
	JMZ <126, 106
	ADD -44, -91
	MOV -7, <-20
	DJN 0, @2
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
