[ActiveSupport PAR]
; Global primary clocks
GLOBAL_PRIMARY_USED = 2;
; Global primary clock #0
GLOBAL_PRIMARY_0_SIGNALNAME = clk125;
GLOBAL_PRIMARY_0_DRIVERTYPE = PLL;
GLOBAL_PRIMARY_0_LOADNUM = 112;
; Global primary clock #1
GLOBAL_PRIMARY_1_SIGNALNAME = clk_50;
GLOBAL_PRIMARY_1_DRIVERTYPE = PLL;
GLOBAL_PRIMARY_1_LOADNUM = 75;
; # of global secondary clocks
GLOBAL_SECONDARY_USED = 0;
; I/O Bank 0 Usage
BANK_0_USED = 29;
BANK_0_AVAIL = 56;
BANK_0_VCCIO = 1.5V;
BANK_0_VREF1 = NA;
BANK_0_VREF2 = NA;
; I/O Bank 1 Usage
BANK_1_USED = 27;
BANK_1_AVAIL = 48;
BANK_1_VCCIO = 1.5V;
BANK_1_VREF1 = NA;
BANK_1_VREF2 = NA;
; I/O Bank 2 Usage
BANK_2_USED = 46;
BANK_2_AVAIL = 48;
BANK_2_VCCIO = 1.5V;
BANK_2_VREF1 = NA;
BANK_2_VREF2 = NA;
; I/O Bank 3 Usage
BANK_3_USED = 50;
BANK_3_AVAIL = 64;
BANK_3_VCCIO = 1.5V;
BANK_3_VREF1 = NA;
BANK_3_VREF2 = NA;
; I/O Bank 4 Usage
BANK_4_USED = 22;
BANK_4_AVAIL = 24;
BANK_4_VCCIO = 1.5V;
BANK_4_VREF1 = NA;
BANK_4_VREF2 = NA;
; I/O Bank 6 Usage
BANK_6_USED = 64;
BANK_6_AVAIL = 64;
BANK_6_VCCIO = 1.5V;
BANK_6_VREF1 = 0.75V@VREF1;
BANK_6_VREF2 = NA;
; I/O Bank 7 Usage
BANK_7_USED = 48;
BANK_7_AVAIL = 48;
BANK_7_VCCIO = 1.5V;
BANK_7_VREF1 = 0.75V@VREF1;
BANK_7_VREF2 = NA;
; I/O Bank 8 Usage
BANK_8_USED = 10;
BANK_8_AVAIL = 13;
BANK_8_VCCIO = 1.5V;
BANK_8_VREF1 = NA;
BANK_8_VREF2 = NA;
