<!DOCTYPE html>
<head>
    <meta charset="UTF-8">
    <title>Hi ! It's Harsh Dev</title>
</head>
<body>
    <table cellspacing="20">
        <tr>
            <td><img src ="images/formal image lpu cv-modified.png" alt="harsh image"></td>
            <td><h1>Harsh Dev</h1>
                <p><em><strong>Student</strong> at <a href="https://www.lpu.in/">Lovely Professional University</a></em>
                <br>
                <em>Department of Electrical and Electronics Engineering</em>
                <br>
                <em>Jalandhar, Punjab, India</em>
                <br>
                <em><a href ="Contact-me.html">Contact Me</a></em></p>
                <p>Looking to pursue a challenging carrier in VLSI field and getting familiar with current technology, thus enhancing my knowledge and skills for complementing the company's growth.
                <br>
                Tools and Languages :
                <br>
                HDL: Xilinx ISE
                <br>
                Pre-layout Simulator: Altera Modelsim & Quartus Prime
                <br>
                Synthesis tool: RTL Compiler
                <br>
                Programming Skills : Verilog , Basic C/C++</p>
            </td>
        </tr>
    </table>
    <hr size = "3" noshade>
    <h2><strong>Academic Qualifications</strong></h2>
    <ul>
    <h3><strong><li>Bachelor of Technology in Electrical and Electronics Engineering</li></strong></h3>
    Lovely Professional University - Phagwara, Punjab
    <br>
    06/2019 - Present, CGPA - 8.25(7th semester)
    <h3><strong><li>XII (Central Board of Secondary Education)</li></strong></h3>
    St. Joseph's High School - Patna, Bihar
    <br>
    05/2017 - 04/2019, CGPA - 7.4
    <h3><strong><li>X (Central Board of Secondary Education)</li></strong></h3>
    St. Joseph's High School - Patna, Bihar
    <br>
    03/2010 - 04/2017, CGPA - 8.6
    </ul>
    <hr size = "3" noshade>
    <h2><strong>Projects</strong></h2>
    <ul>
        <h3><li><strong>Design and verification of Synchronous and Asynchronous FIFO using Verilog. (01/2022 - 02/2022)</strong></h3>
                <ul>
                    <li>
                        FIFO is a design component used for interfacing data transfer between
                        two components either working on same frequency or a different
                        frequency
                    </li>
                    <li>
                        Both are implemented using Verilog and the RTL code verified using Verilog.
                    </li>
                </ul>
            </li>

        <h3><li><strong>Traffic Light Controller using Verilog HDL. (10/2021 - 11/2021)</strong></h3>
                <ul>
                    <li>Designed of traffic light controller with Red-yellow-green state machine (30 sec,10sec,60sec) format.</li>
                </ul>
            </li>
        
        <h3><li><strong>Control LED using voice command using Arduino with android application. (09/2019 - 10/2019)</strong></h3>
                <ul>
                    <li>
                        Controlled 3 LED (Red, Green, Blue) using voice control, used Bluetooth
                        HC-05 module and an android app IoTBoys. LEDs on/off on a voice
                        command
                    </li>
                </ul>
            </li>
    </ul>
    <hr size = "3" noshade>
    <h2><strong>Internships</strong></h2>
    <ul>
        <li>
            <h3>
                Trainee
            </h3>
                <strong><a href ="https://www.highradius.com/">HighRadius Coorporation</a></strong>
                <br>
                    <em>Hyderabad, Telangana</em>
                <br>
                02/2022 - Present
                <br>
                    Autonomous Software for Order to Cash, Treasury & Record to Report
                <br>
                <em>
                    <strong>Achievements/Tasks</strong>
                    <ul>
                        <li>
                            Working as Consulting Intern
                        </li>
                        
                    </ul> 
                </em>
        </li>
        <li>
            <h3>
                <a href ="https://elearn.maven-silicon.com/ahb2apb-bridge-design">AHB-APB Bridge RTL design using Verilog HDL</a> 
            </h3>
                <strong><a href ="https://elearn.maven-silicon.com/">Maven Silicon Softech Pvt Ltd</a></strong>
                <br>
                    <em>Bangalore, Karnataka</em>
                <br>
                07/2021 - 08/2021
                <br>
                <em>VLSI Training Company</em>
                <br>
                <em>
                    <strong>
                        Achievements/Tasks
                    </strong>
                </em>
                <ul>
                    <li>
                        Undergone 45 days training. Worked on <strong>AHB2APB Bridge RTL design</strong> using Verilog HDL inquisitively.
                    </li>
                    <li>
                        It is an open-source SOC bus protocol for high performance buses to communicate with low power devices.
                    </li>
                    <li>
                        Tools used Intel Quartus Prime, Altera Modelsim.
                    </li>
                </ul>

        </li>
        
    </ul>
    <hr size = "3" noshade>
    <table cellspacing = "10">
    <h2>Technical Skills</h2>
    </table>
    <table>
        <tr>
           <td>
            <table>
                <tr>
                    <td>Saas Solution</td>
                    <td>⭐⭐⭐</td>
                </tr>
                <tr>
                    <td>Cash Application</td>
                    <td>⭐⭐⭐</td>
                </tr>
                <tr>
                    <td>Order to Cash</td>
                    <td>⭐⭐⭐</td>
                </tr>
                <tr>
                    <td>SQL</td>
                    <td>⭐⭐</td>
                </tr>
                <tr>
                    <td>Basic Python</td>
                    <td>⭐⭐⭐</td>
                </tr>
                <tr>
                    <td>Verilog HDL</td>
                    <td>⭐⭐⭐⭐</td>
                </tr>
            </table>
           </td>
        
            <td>
            <table>
                <tr>
                    <td>Digital Electronics</td>
                    <td>⭐⭐⭐⭐</td>
                </tr>
                <tr>
                    <td>Xilinx Vivado</td>
                    <td>⭐⭐⭐⭐</td>
                </tr>
                <tr>
                    <td>I2C</td>
                    <td>⭐⭐</td>
                </tr>
                <tr>
                    <td>SPI</td>
                    <td>⭐⭐⭐⭐</td>
                </tr>
                <tr>
                    <td>UART</td>
                    <td>⭐⭐⭐⭐</td>
                </tr>
                <tr>
                    <td>MATLAB</td>
                    <td>⭐⭐⭐⭐</td>
                </tr>
            </table>
            </td>
        </tr>
    </table>
    <hr size = "3" noshade>
    <h2>Certifications</h2>
    <ul>
        <li>
            <h3><a href = "https://elearn.maven-silicon.com/vlsi-design-course">VLSI Design Methodologies</a></h3>
            <strong>Maven Silicon</strong>
            <em>(05/2021 - 06/2021)</em>
            <ul>
                <li>
                    <em>VLSI Design Methodologies course is a front end VLSI course which imparts the VLSI Design Flow, Digital Design and RTL programming using Verilog HDL.</em>
                </li>
            </ul>
        </li>
        <li>
            <h3><a href = "https://elearn.maven-silicon.com/vlsi-system-on-chip-design-webinar">VLSI System on Chip</a></h3>
            <strong>Maven Silicon</strong>
            <em>(04/2021 - 05/2021)</em>
            <ul>
                <li>
                    <em>VLSI Technology, SoC Architecture and Design Process.</em>
                </li>
            </ul>
        </li>
    </ul>
    <hr size = "3" noshade>
    <h2>Position of Responsibility</h2>
    <ul>
        <li><h3>Division of Carrier Services, Lovely Professional University</h3><em>(05/2020 - Present)</em></li>
        <ul>
            <li><em>Student Placement Coordinator</em></li>
        </ul>
    </ul>
    <ul>
        <li><h3>National Service Scheme, Lovely Professional University</h3><em>(05/2020 - Present)</em></li>
        <ul>
            <li><em>Volunteer</em></li>
        </ul>
    </ul>
    <ul>
        <li><h3>Division of Alumni Relations, Lovely Professional University</h3><em>(01/2020 - Present)</em></li>
        <ul>
            <li><em>Team Member</em></li>
        </ul>
    </ul>
    <ul>
        <li><h3>Student Organization SPADE, Lovely Professional University</h3><em>(02/2020 - 04/2021)</em></li>
        <ul>
            <li><em>Head Representative (Graphic Design Department)</em></li>
        </ul>
    </ul>
    <hr size = "3" noshade>

    <h2>Achivements/Participations</h2>
    <ul>
        <li><h3>Gravithon 2021: ECE & EEE- Bug the Basic Competition</h3><em>(08/2021 - 09/2021</em></li>
        <ul>
            <li><em>Got 3rd Position, conducted by Student Organisation Gravity, Lovely Professional
                University, Phagwara, Punjab.</em></li>
        </ul>
    </ul>
    <ul>
        <li><h3>Electro Enigma Dig the Digital (National TechFest Gravithon2021)</h3><em>(07/2021 - 08/2021)</em></li>
        <ul>
            <li><em>Conducted by Student Organisation Gravity, Lovely Professional University, Phagwara, Punjab.</em></li>
        </ul>
    </ul>
    <ul>
        <li><h3>Attended workshop - Internet of Innovation with Arduino</h3><em>(01/2021 - 02/2021)</em></li>
        <ul>
            <li><em>Conducted by Division of Innovation and Entrepreneurship, Lovely Professional university, Phagwara, Punjab.</em></li>
        </ul>
    </ul>
    <ul>
        <li><h3>Youth Skillup Summit</h3><em>(10/2020 - 10/2020)</em></li>
        <ul>
            <li><em>Conducted by AIESEC, Jalandhar, Punjab.</em></li>
        </ul>
    </ul>
    <hr size = "3" noshade>
    <h2>Languages</h2>
    <ul>
        <li><h3>English</h3>
            <ul>
                <li>
                    <em>Professional Working Proficiency</em>
                </li>
            </ul>
        </li>
        <li><h3>Hindi</h3>
            <ul>
                <li>
                    <em>Native or Bilingual Proficiency</em>
                </li>
            </ul>
        </li>
    </ul>
    <hr size ="3" noshade>
</body>
</html>