# Intra-Cell PnR


## 볼만한 자료들
- [Transistor Level Micro Placement and Routing for Two-Dimensional Digital VLSI Cell Synthesis] https://apps.dtic.mil/sti/tr/pdf/ADA364419.pdf
    - 1999년에 Michael A. Riepe의 박사 논문 (미시간대학교)
    - 좀 더 요약된 자료: https://web.eecs.umich.edu/techreports/cse/1998/CSE-TR-364-98.pdf

## Papers

### 전통 EDA 분야 papers

### AI 분야 papers
- [[NeurIPS '24] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs](https://proceedings.neurips.cc/paper_files/paper/2024/file/fb23cf87a9e04d7677b73c47acd060ef-Paper-Conference.pdf)
    - Tags: Intra-Cell, Placement, Routing


    





