<stg><name>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:2 %icmp_ln147 = icmp_eq  i8 %i_1, i8 208

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 208, i64 208, i64 208

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:4 %add_ln147 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln147 = br i1 %icmp_ln147, void %for.inc.split, void %VITIS_LOOP_155_4.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:0 %i_cast = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln147"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:2 %buf_V_addr = getelementptr i3 %buf_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
for.inc.split:3 %store_ln150 = store i3 0, i8 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %buf_V_1_addr = getelementptr i3 %buf_V_1, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
for.inc.split:5 %store_ln150 = store i3 0, i8 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %buf_V_2_addr = getelementptr i3 %buf_V_2, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
for.inc.split:7 %store_ln150 = store i3 0, i8 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %buf_V_3_addr = getelementptr i3 %buf_V_3, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
for.inc.split:9 %store_ln150 = store i3 0, i8 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %buf_V_4_addr = getelementptr i3 %buf_V_4, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buf_V_4_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
for.inc.split:11 %store_ln150 = store i3 0, i8 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %buf_V_5_addr = getelementptr i3 %buf_V_5, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buf_V_5_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
for.inc.split:13 %store_ln150 = store i3 0, i8 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %buf_V_6_addr = getelementptr i3 %buf_V_6, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buf_V_6_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
for.inc.split:15 %store_ln150 = store i3 0, i8 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %buf_V_7_addr = getelementptr i3 %buf_V_7, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="buf_V_7_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="3" op_1_bw="8">
<![CDATA[
for.inc.split:17 %store_ln150 = store i3 0, i8 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:18 %store_ln147 = store i8 %add_ln147, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:19 %br_ln147 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
VITIS_LOOP_155_4.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
