# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../lab2.srcs/sim_1/new/16_bit_ripple_test.vhd" \

# Do not sort compile order
nosort
