From b4ef5a89545d081081a0f3cf68ec74b4aad13594 Mon Sep 17 00:00:00 2001
From: "bo.yang" <bo.yang@amlogic.com>
Date: Mon, 17 Nov 2014 15:02:42 +0800
Subject: [PATCH 5088/5965] g9tv: add support saradc

supported by sunny.luo@amlogic.com
---
 drivers/amlogic/input/saradc/saradc.c     | 4 ++++
 drivers/amlogic/input/saradc/saradc_reg.h | 7 +++++++
 2 files changed, 11 insertions(+)

diff --git a/drivers/amlogic/input/saradc/saradc.c b/drivers/amlogic/input/saradc/saradc.c
index bae4eabdf87d..2b42ddae1210 100755
--- a/drivers/amlogic/input/saradc/saradc.c
+++ b/drivers/amlogic/input/saradc/saradc.c
@@ -67,6 +67,10 @@ static void saradc_reset(void)
 {
 	int i;
 
+#ifdef CONFIG_ARCH_MESONG9TV
+	set_sar_adc_clk();
+#endif
+
 	//set adc clock as 1.28Mhz
 	set_clock_divider(20);
 	saradc_power_control(1);
diff --git a/drivers/amlogic/input/saradc/saradc_reg.h b/drivers/amlogic/input/saradc/saradc_reg.h
index 3751e310e880..8d3ce3d7e85e 100755
--- a/drivers/amlogic/input/saradc/saradc_reg.h
+++ b/drivers/amlogic/input/saradc/saradc_reg.h
@@ -20,6 +20,8 @@
 #define PP_SAR_ADC_CHAN_10_SW			P_AO_SAR_ADC_CHAN_10_SW
 #define PP_SAR_ADC_DETECT_IDLE_SW	P_AO_SAR_ADC_DETECT_IDLE_SW
 #define PP_SAR_ADC_DELTA_10				P_AO_SAR_ADC_DELTA_10
+
+#define set_sar_adc_clk() 					set_reg(P_AO_SAR_CLK,(get_reg(P_AO_SAR_CLK) &~ (0x7ff)) | (0x1 << 8) | (0xc0))
 #else
 #define PP_SAR_ADC_REG0						P_SAR_ADC_REG0
 #define PP_SAR_ADC_CHAN_LIST 			P_SAR_ADC_CHAN_LIST
@@ -220,8 +222,13 @@ enum {
 
 // REG10
 #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+#ifdef CONFIG_ARCH_MESONG9TV
+#define enable_bandgap()    set_bits(P_AO_SAR_ADC_REG11, 1, 13, 1)
+#define disable_bandgap()   set_bits(P_AO_SAR_ADC_REG11, 0, 13, 1)
+#else
 #define enable_bandgap()    set_bits(PP_SAR_ADC_DELTA_10, 1, 10, 1)
 #define disable_bandgap()   set_bits(PP_SAR_ADC_DELTA_10, 0, 10, 1)
+#endif
 #define set_trimming(x)     set_bits(PP_SAR_ADC_DELTA_10, x, 11, 4)
 #define enable_temp__()     set_bits(PP_SAR_ADC_DELTA_10, 1, 15, 1)
 #define disable_temp__()    set_bits(PP_SAR_ADC_DELTA_10, 0, 15, 1)
-- 
2.19.0

