// Seed: 2761645250
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output supply1 id_1;
  assign id_1 = 1'b0;
  logic id_5;
  assign id_1 = id_3 ? -1 : (1);
  assign module_1.id_1 = 0;
  wire id_6;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    output tri  id_2,
    input  wor  id_3
);
  logic id_5 = 1 == -1'b0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  inout wire id_2;
  input wire id_1;
endmodule
