# ğŸº FPGA-Based Digital Signal Processor for Trumpet Audio Enhancement

## ğŸ“Œ Overview

This project aims to build a real-time **audio enhancement system for trumpet** using an FPGA platform (DE1-SoC). It is structured in two phases:

1. **Phase 1 â€“ Pitch Detection System** âœ… *(Completed)*
   A real-time frequency detection and note-mapping system using Python and IoT concepts to analyze trumpet audio.

2. **Phase 2 â€“ FPGA-Based DSP Effects** ğŸ”„ *(In Progress)*
   Real-time digital signal processing using Verilog on the DE1-SoC board, targeting effects like **reverb**, **echo removal**, and **pitch correction**.

---

## ğŸ¬ Demo

ğŸ¥ **Watch the system in action**  
ğŸ“ `Demo.mp4` â€” Demonstrates live pitch detection, note mapping, and real-time graphing.  
ğŸ”Š **Make sure your volume is on!**

<video src="https://github.com/user-attachments/assets/2d0dee5a-57bc-4de3-bd50-d095a3c48c55" controls width="600"></video>

---

## ğŸ“¡ Phase 1: Pitch Detection System (Completed)

This subproject serves as a proof of concept for accurate trumpet pitch detection. It establishes the foundation for audio input capture, note recognition, and network-based data transmission.

### ğŸ¯ Goals

* Capture trumpet audio via microphone.
* Use Python to extract **fundamental frequencies** (YIN algorithm).
* Map detected frequencies to **concert** and **trumpet-transposed (Bb)** notes.
* Analyze results using mean, standard deviation, and 95% CI.
* Generate annotated frequency graphs.
* Transmit frequency data over TCP/IP.

### ğŸ§ª Outputs

* `frequency_log.csv`: Frequency and note mapping data
* `frequency_graph.png`: Annotated graph of pitch over time
* `raw_audio.wav`: Raw audio captured by the server and transmitted to the client

> ğŸ”— This phase is developed as a standalone Python-based client-server system.
> ğŸ“‚ See: `IoT Frequency Analysis System/`

---

## ğŸ”§ Phase 2: Real-Time DSP on FPGA (Upcoming)

This phase transitions the system from software-based analysis to **hardware-accelerated audio processing** using the DE1-SoC platform. The design leverages both the ARM processor (HPS) and the FPGA fabric in a coordinated pipeline.

### ğŸ” System Architecture

> The **ARM processor** captures or receives `.wav` audio and streams it to the **FPGA**, which applies digital signal processing (DSP) effects in real time and returns the enhanced output.

**Responsibilities:**

* **HPS (ARM Cortex-A9)**

  * Handles `.wav` file I/O and audio stream capture
  * Manages protocol interfaces (e.g., AXI, DMA, or FIFO)
  * Initiates and monitors FPGA processing

* **FPGA (Cyclone V)**

  * Executes DSP effects in parallel, with low-latency hardware logic
  * Processes audio in real time via AXI/Avalon interfaces
  * Outputs enhanced audio to codec or back to HPS

### ğŸ§ Planned DSP Modules (Implemented on FPGA)

* **ğŸ¤ Reverb**: Simulates acoustic reflections for natural resonance
* **ğŸ”‡ Echo Removal**: Suppresses delayed audio artifacts
* **ğŸµ Pitch Correction**: Fine-tunes inaccuracies in trumpet pitch

### ğŸ§± Hardware Stack

* **Board**: DE1-SoC (Cyclone V SoC FPGA + ARM Cortex-A9)
* **Audio Codec**: WM8731 (connected via IÂ²S)
* **Audio Format**: `.wav` (uncompressed, 16-bit PCM)
* **Communication Protocol**: AXI Stream or Avalon ST between HPS and FPGA
* **Target Latency**: <15 ms total (input to output)

---

## ğŸ”— Phase 3: Integrated Audio Enhancement System (Planned)

This final phase merges Phase 1 and Phase 2 into a cohesive pipeline.

<img src="https://github.com/user-attachments/assets/711120dc-776c-41f0-a3df-b6682602bf07" alt="Integrated System Block Diagram" width="600"/>


### ğŸ§© Integration Goals

* Real-time audio capture and enhancement
* Seamless communication between HPS and FPGA
* Live output through codec or headphone jack
* Maybe a user interface (GUI or Web-based) for effect control

---

## âœ… Current Status

| Component                       | Status         |
| ------------------------------- | -------------- |
| Phase 1: Pitch Detection on HPS | âœ… Completed    |
| Phase 2: FPGA DSP Effects       | ğŸ”„ In Progress |
| Phase 3: System Integration     | ğŸ”œ Planned     |

---

## ğŸ”­ Next Steps

* ğŸ“‚ Finalize `.wav` streaming from HPS to FPGA
* ğŸ”Œ Implement AXI/FIFO audio bridge
* ğŸ§  Design and test FPGA DSP modules:

  * Pitch correction
  * Reverb
  * Echo suppression
* ğŸ§ Interface FPGA output to WM8731
* ğŸ–¥ï¸ Build effect control interface
* ğŸº Validate system with live trumpet input
