{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698589063104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698589063104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 15:17:42 2023 " "Processing started: Sun Oct 29 15:17:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698589063104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698589063104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off licence_project -c licence_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off licence_project -c licence_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698589063104 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698589063522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI-arc " "Found design unit 1: SPI-arc" {  } { { "SPI.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/SPI.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064194 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "SPI.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/SPI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589064194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-arc " "Found design unit 1: LEDs-arc" {  } { { "LEDs.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/LEDs.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/LEDs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_div-arc " "Found design unit 1: CLK_div-arc" {  } { { "CLK_div.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/CLK_div.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_div " "Found entity 1: CLK_div" {  } { { "CLK_div.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/CLK_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licence_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file licence_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 licence_project " "Found entity 1: licence_project" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mosi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mosi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MISO-arc " "Found design unit 1: MISO-arc" {  } { { "MOSI.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/MOSI.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""} { "Info" "ISGN_ENTITY_NAME" "1 MISO " "Found entity 1: MISO" {  } { { "MOSI.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/MOSI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-arc " "Found design unit 1: PWM-arc" {  } { { "PWM.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/PWM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698589064210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "licence_project " "Elaborating entity \"licence_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED2 " "Pin \"LED2\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 240 720 896 256 "LED2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED3 " "Pin \"LED3\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 256 720 896 272 "LED3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED4 " "Pin \"LED4\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 272 720 896 288 "LED4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED5 " "Pin \"LED5\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 288 720 896 304 "LED5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED6 " "Pin \"LED6\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 304 720 896 320 "LED6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED7 " "Pin \"LED7\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 320 720 896 336 "LED7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED8 " "Pin \"LED8\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 336 720 896 352 "LED8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED9 " "Pin \"LED9\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 352 720 896 368 "LED9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED10 " "Pin \"LED10\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 368 720 896 384 "LED10" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED11 " "Pin \"LED11\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 384 720 896 400 "LED11" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED12 " "Pin \"LED12\" is missing source" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 400 720 896 416 "LED12" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698589064319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:inst " "Elaborating entity \"SPI\" for hierarchy \"SPI:inst\"" {  } { { "licence_project.bdf" "inst" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 120 312 496 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698589064350 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tx_data\[15..0\] SPI.vhd(27) " "Using initial value X (don't care) for net \"tx_data\[15..0\]\" at SPI.vhd(27)" {  } { { "SPI.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/SPI.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698589064350 "|licence_project|SPI:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_div CLK_div:inst19 " "Elaborating entity \"CLK_div\" for hierarchy \"CLK_div:inst19\"" {  } { { "licence_project.bdf" "inst19" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 136 -72 72 216 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698589064350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst2 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst2\"" {  } { { "licence_project.bdf" "inst2" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 136 888 1088 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698589064350 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pwm_cnt PWM.vhd(41) " "VHDL Process Statement warning at PWM.vhd(41): signal \"pwm_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/PWM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698589064366 "|licence_project|PWM:inst2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PWM.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/PWM.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1698589064944 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1698589064944 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 240 720 896 256 "LED2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 256 720 896 272 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 272 720 896 288 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 288 720 896 304 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 304 720 896 320 "LED6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 320 720 896 336 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 336 720 896 352 "LED8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED9 GND " "Pin \"LED9\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 352 720 896 368 "LED9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED9"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED10 GND " "Pin \"LED10\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 368 720 896 384 "LED10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED10"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED11 GND " "Pin \"LED11\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 384 720 896 400 "LED11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED12 GND " "Pin \"LED12\" is stuck at GND" {  } { { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 400 720 896 416 "LED12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698589065053 "|licence_project|LED12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698589065053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698589065397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698589065397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698589065553 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698589065553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "404 " "Implemented 404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698589065553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698589065553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698589065600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 15:17:45 2023 " "Processing ended: Sun Oct 29 15:17:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698589065600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698589065600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698589065600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698589065600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698589066850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698589066865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 15:17:46 2023 " "Processing started: Sun Oct 29 15:17:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698589066865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698589066865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off licence_project -c licence_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off licence_project -c licence_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698589066865 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698589066944 ""}
{ "Info" "0" "" "Project  = licence_project" {  } {  } 0 0 "Project  = licence_project" 0 0 "Fitter" 0 0 1698589066944 ""}
{ "Info" "0" "" "Revision = licence_project" {  } {  } 0 0 "Revision = licence_project" 0 0 "Fitter" 0 0 1698589066944 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1698589067037 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "licence_project EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"licence_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698589067053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698589067084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698589067084 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698589067178 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698589067209 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698589067881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698589067881 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698589067881 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/raouf daiffi/Desktop/fpga/licence/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698589067881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/raouf daiffi/Desktop/fpga/licence/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698589067881 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/raouf daiffi/Desktop/fpga/licence/" { { 0 { 0 ""} 0 859 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698589067881 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698589067881 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 19 " "No exact pin location assignment(s) for 2 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 264 128 304 280 "pin_name1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/raouf daiffi/Desktop/fpga/licence/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698589068021 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name2 " "Pin pin_name2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name2 } } } { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 320 128 304 336 "pin_name2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/raouf daiffi/Desktop/fpga/licence/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698589068021 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1698589068021 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "licence_project.sdc " "Synopsys Design Constraints File file not found: 'licence_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698589068162 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698589068162 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698589068162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698589068193 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 160 -240 -72 176 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/raouf daiffi/Desktop/fpga/licence/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698589068193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_div:inst19\|tmp  " "Automatically promoted node CLK_div:inst19\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698589068193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_div:inst19\|tmp~0 " "Destination node CLK_div:inst19\|tmp~0" {  } { { "CLK_div.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/CLK_div.vhd" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div:inst19|tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/raouf daiffi/Desktop/fpga/licence/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698589068193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK " "Destination node ADC_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK" } } } } { "licence_project.bdf" "" { Schematic "C:/Users/raouf daiffi/Desktop/fpga/licence/licence_project.bdf" { { 160 544 720 176 "ADC_CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/raouf daiffi/Desktop/fpga/licence/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698589068193 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698589068193 ""}  } { { "CLK_div.vhd" "" { Text "C:/Users/raouf daiffi/Desktop/fpga/licence/CLK_div.vhd" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_div:inst19|tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/raouf daiffi/Desktop/fpga/licence/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698589068193 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698589068287 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698589068287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698589068287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698589068287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698589068287 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698589068287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698589068287 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698589068303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698589068318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698589068318 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698589068318 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1698589068318 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1698589068318 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698589068318 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698589068318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698589068318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698589068318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698589068318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 61 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698589068318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698589068318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 46 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698589068318 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698589068318 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1698589068318 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698589068318 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698589068334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698589070427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698589070646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698589070661 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698589072099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698589072099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698589072208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X21_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } { { "loc" "" { Generic "C:/Users/raouf daiffi/Desktop/fpga/licence/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} 11 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698589073301 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698589073301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698589073708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698589073708 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698589073708 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698589073723 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698589073723 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI 0 " "Pin \"MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_CLK 0 " "Pin \"ADC_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_CS 0 " "Pin \"ADC_CS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1 0 " "Pin \"LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED2 0 " "Pin \"LED2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED3 0 " "Pin \"LED3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED4 0 " "Pin \"LED4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED5 0 " "Pin \"LED5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED6 0 " "Pin \"LED6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7 0 " "Pin \"LED7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED8 0 " "Pin \"LED8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED9 0 " "Pin \"LED9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED10 0 " "Pin \"LED10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED11 0 " "Pin \"LED11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED12 0 " "Pin \"LED12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name2 0 " "Pin \"pin_name2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1698589073739 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1698589073739 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698589073895 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698589073926 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698589074082 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698589074426 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1698589074551 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/raouf daiffi/Desktop/fpga/licence/output_files/licence_project.fit.smsg " "Generated suppressed messages file C:/Users/raouf daiffi/Desktop/fpga/licence/output_files/licence_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698589074660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698589074926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 15:17:54 2023 " "Processing ended: Sun Oct 29 15:17:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698589074926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698589074926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698589074926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698589074926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698589075973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698589075973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 15:17:55 2023 " "Processing started: Sun Oct 29 15:17:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698589075973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698589075973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off licence_project -c licence_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off licence_project -c licence_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698589075973 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698589077379 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698589077457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698589078097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 15:17:58 2023 " "Processing ended: Sun Oct 29 15:17:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698589078097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698589078097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698589078097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698589078097 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698589078722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698589079284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 15:17:58 2023 " "Processing started: Sun Oct 29 15:17:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698589079284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698589079284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta licence_project -c licence_project " "Command: quartus_sta licence_project -c licence_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698589079284 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1698589079378 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698589079519 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698589079566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698589079566 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "licence_project.sdc " "Synopsys Design Constraints File file not found: 'licence_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1698589079691 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698589079691 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_div:inst19\|tmp CLK_div:inst19\|tmp " "create_clock -period 1.000 -name CLK_div:inst19\|tmp CLK_div:inst19\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079691 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079691 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079691 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698589079706 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1698589079722 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698589079737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.450 " "Worst-case setup slack is -4.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.450      -561.028 CLK_div:inst19\|tmp  " "   -4.450      -561.028 CLK_div:inst19\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795       -57.590 CLK  " "   -2.795       -57.590 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698589079737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.558 " "Worst-case hold slack is -2.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558        -2.558 CLK  " "   -2.558        -2.558 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK_div:inst19\|tmp  " "    0.391         0.000 CLK_div:inst19\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.891 " "Worst-case recovery slack is -2.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.891       -86.343 CLK_div:inst19\|tmp  " "   -2.891       -86.343 CLK_div:inst19\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.303 " "Worst-case removal slack is 1.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303         0.000 CLK_div:inst19\|tmp  " "    1.303         0.000 CLK_div:inst19\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 CLK  " "   -1.380       -34.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -168.000 CLK_div:inst19\|tmp  " "   -0.500      -168.000 CLK_div:inst19\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698589079753 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1698589079894 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1698589079894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698589079925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.558 " "Worst-case setup slack is -1.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558      -171.150 CLK_div:inst19\|tmp  " "   -1.558      -171.150 CLK_div:inst19\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836       -10.785 CLK  " "   -0.836       -10.785 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698589079925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.599 " "Worst-case hold slack is -1.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599        -1.599 CLK  " "   -1.599        -1.599 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK_div:inst19\|tmp  " "    0.215         0.000 CLK_div:inst19\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698589079940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.864 " "Worst-case recovery slack is -0.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864       -24.913 CLK_div:inst19\|tmp  " "   -0.864       -24.913 CLK_div:inst19\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698589079940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.725 " "Worst-case removal slack is 0.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725         0.000 CLK_div:inst19\|tmp  " "    0.725         0.000 CLK_div:inst19\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698589079956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 CLK  " "   -1.380       -34.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -168.000 CLK_div:inst19\|tmp  " "   -0.500      -168.000 CLK_div:inst19\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698589079956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698589079956 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1698589080112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698589080159 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698589080159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698589080315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 15:18:00 2023 " "Processing ended: Sun Oct 29 15:18:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698589080315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698589080315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698589080315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698589080315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698589081628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698589081628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 15:18:01 2023 " "Processing started: Sun Oct 29 15:18:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698589081628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698589081628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off licence_project -c licence_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off licence_project -c licence_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698589081628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "licence_project.vo C:/Users/raouf daiffi/Desktop/fpga/licence/simulation/modelsim/ simulation " "Generated file licence_project.vo in folder \"C:/Users/raouf daiffi/Desktop/fpga/licence/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698589082034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698589082112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 15:18:02 2023 " "Processing ended: Sun Oct 29 15:18:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698589082112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698589082112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698589082112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698589082112 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698589082784 ""}
