PACKET0,FUNC_0
SOC15_REG_OFFSET,FUNC_1
UVD,VAR_0
amdgpu_ring_write,FUNC_2
mmUVD_GPCOM_VCPU_CMD,VAR_1
mmUVD_GPCOM_VCPU_DATA0,VAR_2
mmUVD_GPCOM_VCPU_DATA1,VAR_3
mmUVD_GP_SCRATCH8,VAR_4
uvd_v7_0_ring_emit_reg_wait,FUNC_3
ring,VAR_5
reg,VAR_6
val,VAR_7
mask,VAR_8
adev,VAR_9
