{
  "Top": "sha256",
  "RtlTop": "sha256",
  "RtlPrefix": "",
  "RtlSubPrefix": "sha256_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ctx": {
      "index": "0",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "896",
      "hwRefs": [
        {
          "type": "port",
          "interface": "ctx_address0",
          "name": "ctx_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ctx_ce0",
          "name": "ctx_ce0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "ctx_we0",
          "name": "ctx_we0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "ctx_d0",
          "name": "ctx_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ctx_q0",
          "name": "ctx_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "ctx_address1",
          "name": "ctx_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ctx_ce1",
          "name": "ctx_ce1",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "ctx_we1",
          "name": "ctx_we1",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "ctx_d1",
          "name": "ctx_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ctx_q1",
          "name": "ctx_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "text": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char const *",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "text_r",
          "name": "text_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_unroll compress\/compress_loop_1 ",
      "set_directive_pipeline compress\/compress_loop_2 ",
      "set_directive_unroll compress\/compress_loop_3 ",
      "set_directive_unroll pad\/padding1 ",
      "set_directive_top sha256 -name sha256"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sha256"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha256",
    "Version": "1.0",
    "DisplayName": "Sha256",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sha256_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sha256.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sha256_buf.vhd",
      "impl\/vhdl\/sha256_compress.vhd",
      "impl\/vhdl\/sha256_compress_m.vhd",
      "impl\/vhdl\/sha256_pad.vhd",
      "impl\/vhdl\/sha256_sha256_final.vhd",
      "impl\/vhdl\/sha256.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha256_buf.v",
      "impl\/verilog\/sha256_compress.v",
      "impl\/verilog\/sha256_compress_m.v",
      "impl\/verilog\/sha256_pad.v",
      "impl\/verilog\/sha256_sha256_final.v",
      "impl\/verilog\/sha256.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/sha256.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/menuw\/Documents\/research\/SHA256\/hls\/sha256\/optimize_1\/.debug\/sha256.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ctx_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"ctx_address0": "DATA"},
      "ports": ["ctx_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ctx"
        }]
    },
    "ctx_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"ctx_address1": "DATA"},
      "ports": ["ctx_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ctx"
        }]
    },
    "ctx_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"ctx_d0": "DATA"},
      "ports": ["ctx_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ctx"
        }]
    },
    "ctx_d1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"ctx_d1": "DATA"},
      "ports": ["ctx_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ctx"
        }]
    },
    "ctx_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"ctx_q0": "DATA"},
      "ports": ["ctx_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ctx"
        }]
    },
    "ctx_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"ctx_q1": "DATA"},
      "ports": ["ctx_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ctx"
        }]
    },
    "text_r": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"text_r": "DATA"},
      "ports": ["text_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "text"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ctx_address0": {
      "dir": "out",
      "width": "4"
    },
    "ctx_ce0": {
      "dir": "out",
      "width": "1"
    },
    "ctx_we0": {
      "dir": "out",
      "width": "8"
    },
    "ctx_d0": {
      "dir": "out",
      "width": "64"
    },
    "ctx_q0": {
      "dir": "in",
      "width": "64"
    },
    "ctx_address1": {
      "dir": "out",
      "width": "4"
    },
    "ctx_ce1": {
      "dir": "out",
      "width": "1"
    },
    "ctx_we1": {
      "dir": "out",
      "width": "8"
    },
    "ctx_d1": {
      "dir": "out",
      "width": "64"
    },
    "ctx_q1": {
      "dir": "in",
      "width": "64"
    },
    "text_r": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sha256",
      "Instances": [
        {
          "ModuleName": "sha256_final",
          "InstanceName": "grp_sha256_final_fu_129",
          "Instances": [{
              "ModuleName": "compress",
              "InstanceName": "grp_compress_fu_395"
            }]
        },
        {
          "ModuleName": "pad",
          "InstanceName": "grp_pad_fu_136",
          "Instances": [{
              "ModuleName": "compress",
              "InstanceName": "grp_compress_fu_260"
            }]
        }
      ]
    },
    "Info": {
      "compress": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pad": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256_final": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha256": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "compress": {
        "Latency": {
          "LatencyBest": "101",
          "LatencyAvg": "101",
          "LatencyWorst": "101",
          "PipelineII": "101",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.490"
        },
        "Loops": [{
            "Name": "compress_loop_2",
            "TripCount": "48",
            "Latency": "48",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "8007",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "40833",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pad": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "391",
          "LatencyWorst": "755",
          "PipelineIIMin": "27",
          "PipelineIIMax": "755",
          "PipelineII": "27 ~ 755",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.490"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "8153",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "43465",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sha256_final": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.490"
        },
        "Loops": [
          {
            "Name": "sha_final_loop_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "sha_final_loop_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "56",
            "Latency": "56",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "sha_final_loop_3",
            "TripCount": "4",
            "Latency": "16",
            "PipelineII": "4",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "8496",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "43135",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "sha256": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.490"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "16674",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "86857",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "6",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-06-20 17:17:15 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
