// Seed: 501274881
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  assign module_1.id_6 = 0;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    output tri0  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    output logic id_8,
    input  uwire id_9,
    input  wire  id_10
);
  wire id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  always @(module_1 ==? 1 + -1'b0) begin : LABEL_0
    id_8 = id_7 == 1;
  end
  or primCall (id_5, id_7, id_3, id_10, id_4);
endmodule
