irq_set_chip_and_handler	,	F_13
sirc_irq_chip	,	V_36
IRQF_TRIGGER_RISING	,	V_19
irq_set_chained_handler	,	F_15
sirc_irq_set_type	,	F_6
int_enable_set	,	V_9
LAST_SIRC_IRQ	,	V_35
int_status	,	V_29
reg	,	V_24
irq_desc	,	V_22
int_clear	,	V_10
FIRST_SIRC_IRQ	,	V_5
val	,	V_14
sirq	,	V_25
ARRAY_SIZE	,	F_10
irq_set_irq_wake	,	F_16
int_type	,	V_18
sirc_irq_set_wake	,	F_5
flow_type	,	V_13
generic_handle_irq	,	F_11
sirc_irq_unmask	,	F_3
irq_data	,	V_1
desc	,	V_23
status	,	V_26
msm_init_sirc	,	F_12
int_enable	,	V_8
sirc_irq_handler	,	F_9
sirc_irq_ack	,	F_4
handle_level_irq	,	V_21
IRQF_TRIGGER_LOW	,	V_16
int_enable_clear	,	V_7
__irq_set_handler_locked	,	F_8
IRQF_VALID	,	V_37
mask	,	V_3
on	,	V_11
handle_edge_irq	,	V_20
sirc_reg_table	,	V_27
chip	,	V_32
readl	,	F_7
sirc_irq_mask	,	F_1
d	,	V_2
writel	,	F_2
wake_enable	,	V_12
sirc_regs	,	V_6
irq	,	V_4
cascade_irq	,	V_28
irq_ack	,	V_33
i	,	V_34
set_irq_flags	,	F_14
NR_SIRC_IRQS	,	V_31
IRQF_TRIGGER_FALLING	,	V_17
__init	,	T_1
SIRC_MASK	,	V_30
int_polarity	,	V_15
