Warning: DC is only available in Tcl and XG mode. The -tcl_mode and -xg_mode options are no longer required.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP3 for linux64 - Jul 12, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# EECS627 Lab Final
# 8-bit multiplier with LFSR and signature analyzer
# TCL script for Design Compiler
# Load common variables, artisan standard cells
source -verbose "../common.syn.tcl"
/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/
/usr/caen/synopsys-synth-2022.03-SP3
. /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/ /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn
* typical.db dw_foundation.sldb
typical.db
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb'
1
1
# Set top level name
set top_level "PE_POOL"
PE_POOL
# Read verilog files
read_file -f sverilog [list "../../../sys_defs.svh" "../../verilog/PE_POOL.v" \
                              "../../../CNN/verilog/PE_top.v"  \
                                "../../../CNN/verilog/buff_mult_arr.v" "../../../CNN/verilog/buffer_mult.v" "../../../CNN/verilog/MULT_single.v" "../../../CNN/verilog/buffer.v" \
                                "../../../CNN/verilog/adder.v" \
                                "../../../CNN/verilog/accumulation.v" \
                              "../../../POOLING_ReLU/verilog/pool_ReLU.v" \
                                "../../../POOLING_ReLU/verilog/pool_max.v" "../../../POOLING_ReLU/verilog/CMP.v"  \
                                "../../../POOLING_ReLU/verilog/ReLU.v"]
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/sys_defs.svh' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN_POOL_ReLU/verilog/PE_POOL.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/PE_top.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buff_mult_arr.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer_mult.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_ReLU.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/CMP.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/ReLU.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/sys_defs.svh
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN_POOL_ReLU/verilog/PE_POOL.v
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/PE_top.v
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buff_mult_arr.v
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer_mult.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buff_mult_arr.v:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buff_mult_arr.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buff_mult_arr.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buff_mult_arr.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buff_mult_arr.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buff_mult_arr.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer_mult.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer_mult.v:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:24: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:28: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:29: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder.v:26: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder.v:29: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder.v:30: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_ReLU.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:36: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/CMP.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/ReLU.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/ReLU.v:19: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/ReLU.v:20: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/ReLU.v:23: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/ReLU.v:24: Intraassignment delays for nonblocking assignments are ignored. (VER-130)

Inferred memory devices in process
	in routine buff_mult_arr line 44 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buff_mult_arr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_out_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   state_int1_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   state_int2_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer_mult.v:54: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine buffer_mult line 52 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer_mult.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_A_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:24: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:25: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:28: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine MULT_single line 22 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      out1_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v:39: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v:41: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v:47: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v:50: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine buffer line 44 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/buffer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   valid_list_reg    | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_buf_reg     | Flip-flop |  72   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder.v:26: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine adder line 23 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/adder.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   status_out_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:27: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:28: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:29: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:30: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:36: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v:37: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 23 in file
	'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine accumulation line 34 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/accumulation.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   status_out_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|       old_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:24: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:28: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:32: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:36: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:40: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:44: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:45: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:52: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v:54: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 20 in file
	'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine pool_max line 50 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/pool_max.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| maxpool_out_pk_reg  | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_old_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/ReLU.v:15: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/ReLU.v:19: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine ReLU line 17 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/ReLU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   relu_out_pk_reg   | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/PE_POOL.db:PE_POOL'
Loaded 12 designs.
Current design is 'PE_POOL'.
PE_POOL PE_top buff_mult_arr buffer_mult MULT_single buffer adder accumulation pool_ReLU pool_max CMP ReLU
list_designs
CMP             PE_top          adder           buffer_mult
MULT_single     ReLU            buff_mult_arr   pool_ReLU
PE_POOL (*)     accumulation    buffer          pool_max
1
current_design $top_level
Current design is 'PE_POOL'.
{PE_POOL}
# Clock period
set clk_period 1.5
1.5
set clk_uncertainty 0.1
0.1
set clk_transition 0.1
0.1
#Create real clock if clock port is found
if {[sizeof_collection [get_ports clk]] > 0} {
  set clk_name "clk"
  set clk_port "clk"
  #If no waveform is specified, 50% duty cycle is assumed
  create_clock -name $clk_name -period $clk_period [get_ports $clk_port] 
  set_drive 0 [get_clocks $clk_name] 
}
1
set_clock_uncertainty $clk_uncertainty [get_clocks $clk_name]
1
#Propagated clock used for gated clocks only
#set_propagated_clock [get_clocks $clk_name]
set_clock_transition $clk_transition [get_clocks $clk_name]
1
set_operating_conditions "typical" -library "typical" 
Using operating conditions 'typical' found in library 'typical'.
1
set_wire_load_model -name "ibm13_wl10" -library "typical" 
1
set_wire_load_mode "segmented" 
1
set typical_input_delay 0.100
0.100
set typical_output_delay 0.100
0.100
set typical_wire_load 0.010 
0.010
# Set leakage optimization
set_leakage_optimization true
1
# Set maximum fanout of gates
set_max_fanout 16 $top_level 
1
# Configure the clock network
set_fix_hold [all_clocks] 
1
set_dont_touch_network $clk_port 
1
# Set delays: Input, Output
set_driving_cell -lib_cell INVX2TR [all_inputs]
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'reset'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[PE_state][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[PE_state][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[PE_state][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][3][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][3][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][3][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][3][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][3][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][3][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][3][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][3][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][2][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][2][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][2][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][2][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][2][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][2][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][2][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][2][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][1][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][1][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][1][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][1][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][1][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][1][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][1][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][1][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][0][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][0][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][0][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][0][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][0][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][0][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][0][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[A][0][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_data][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_data][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_data][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_data][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_data][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_data][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_data][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_data][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_addr][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_addr][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_addr][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb_addr][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[wrb][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[rdb_addr][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[rdb_addr][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[rdb_addr][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pe_in_pk[rdb_addr][0]'. (UID-401)
1
set_input_delay $typical_input_delay [all_inputs] -clock $clk_name 
1
remove_input_delay -clock $clk_name [find port $clk_port]
1
set_output_delay $typical_output_delay [all_outputs] -clock $clk_name 
1
# Set loading of outputs 
set_load $typical_wire_load [all_outputs] 
1
# Link the design
link

  Linking design 'PE_POOL'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/POOLING_ReLU/verilog/PE_POOL.db, etc
  typical (library)           /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db
  dw_foundation.sldb (library) /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb

1
# Verify the design
check_design
 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Sat Mar 25 00:19:09 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1

Nets                                                               11
    Unloaded nets (LINT-2)                                         11
--------------------------------------------------------------------------------

Warning: In design 'buffer', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[data][0]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[data][0]' has no loads. (LINT-2)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[data][1]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[data][1]' has no loads. (LINT-2)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[data][2]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[data][2]' has no loads. (LINT-2)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[data][3]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[data][3]' has no loads. (LINT-2)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[data][4]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[data][4]' has no loads. (LINT-2)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[data][5]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[data][5]' has no loads. (LINT-2)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[data][6]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[data][6]' has no loads. (LINT-2)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[data][7]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[data][7]' has no loads. (LINT-2)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[PE_state][0]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[PE_state][0]' has no loads. (LINT-2)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[PE_state][1]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[PE_state][1]' has no loads. (LINT-2)
Warning: In design 'PE_POOL', net 'pool_ReLU0/maxpool_out_pk[PE_state][2]' driven by pin 'pool_ReLU0/pool_max0/maxpool_out_pk[PE_state][2]' has no loads. (LINT-2)
1
uniquify
Information: Uniquified 4 instances of design 'buffer_mult'. (OPT-1056)
Information: Uniquified 4 instances of design 'MULT_single'. (OPT-1056)
Information: Uniquified 4 instances of design 'buffer'. (OPT-1056)
1
# Synthesize the design with retiming (not necessary for your design if you don't want/need it.)
set_optimize_registers
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.3 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.3 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1331                                   |
| Number of User Hierarchies                              | 20                                     |
| Sequential Cell Count                                   | 521                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 471                                    |
| Number of Dont Touch Nets                               | 20                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 15 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'PE_POOL'
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[data][0]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[data][1]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[data][2]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[data][3]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[data][4]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[data][5]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[data][6]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[data][7]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[PE_state][0]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[PE_state][1]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/maxpool_out_pk_reg[PE_state][2]' will be removed. (OPT-1207)

Loaded alib file './alib-52/typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy pool_ReLU0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/adder0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/accumulation0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy pool_ReLU0/pool_max0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy pool_ReLU0/ReLU0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy pool_ReLU0/pool_max0/CMP1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/buffer0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/MULT_single0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/MULT_single0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/MULT_single0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/MULT_single0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/buffer0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/buffer0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/buffer0 before Pass 1 (OPT-776)
Information: Ungrouping 18 of 21 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'buff_mult_arr'
Information: Added key list 'DesignWare' to design 'buff_mult_arr'. (DDB-72)
 Implement Synthetic for 'buff_mult_arr'.
  Processing 'PE_top'
 Implement Synthetic for 'PE_top'.
  Processing 'PE_POOL'
Information: The register 'pool_ReLU0/pool_max0/data_old_reg[7]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/data_old_reg[6]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/data_old_reg[5]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/data_old_reg[4]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/data_old_reg[3]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/data_old_reg[2]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/data_old_reg[1]' will be removed. (OPT-1207)
Information: The register 'pool_ReLU0/pool_max0/data_old_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'pool_ReLU0/ReLU0/relu_out_pk_reg[data][7]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Ungrouping hierarchy PE_top0 'PE_top' #insts = 63. (OPT-777)
Information: Ungrouping hierarchy PE_top0/buff_mult_arr0 'buff_mult_arr' #insts = 862. (OPT-777)
Information: Added key list 'DesignWare' to design 'PE_POOL'. (DDB-72)
Information: Checking pipeline property of design PE_POOL. (RTDC-137)
Information: Pipeline detection aborted. Reason: cell PE_top0/accumulation0/old_reg[7] is on a feedback loop. (RTDC-138)
Information: Aborted pipeline detection on design PE_POOL. (RTDC-140)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
  Retiming PE_POOL (top)
  Preferred flip-flop is DFFRHQX8TR with setup = 0.07


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.19
  Critical path length = 1.19
  Clock correction = 0.31 (clock-to-Q delay = 0.14, setup = 0.07, uncertainty = 0.10)
  Mapping Optimization (Phase 3)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:14   55285.9      0.00       0.0       0.0                           2567292.7500      0.00  
    0:00:14   55267.2      0.00       0.0       0.0                           2566564.7500      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:14   55267.2      0.00       0.0       0.0                           2566564.7500      0.00  
    0:00:14   55267.2      0.00       0.0       0.0                           2566564.7500      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:16   38970.7      0.26      36.6       0.0                           1570059.2500      0.00  
    0:00:17   43663.7      0.03       1.0       8.0                           1817047.8750      0.00  
    0:00:17   43663.7      0.03       1.0       8.0                           1817047.8750      0.00  
    0:00:18   44091.4      0.03       0.6       8.0                           1836126.0000      0.00  
    0:00:18   43744.3      0.06       0.8       8.0                           1818192.3750      0.00  
    0:00:18   43744.3      0.06       0.8       8.0                           1818192.3750      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:19   43346.9      0.05       0.6       8.0                           1794303.5000      0.00  
    0:00:19   43372.8      0.02       0.2       8.0                           1795737.5000      0.00  
    0:00:19   43372.8      0.02       0.2       8.0                           1795737.5000      0.00  
    0:00:19   43397.3      0.02       0.1       8.0                           1796401.3750      0.00  
    0:00:19   43397.3      0.02       0.1       8.0                           1796401.3750      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  


  Beginning Design Rule Fixing  (max_fanout)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:20   43657.9      0.00       0.0       8.0                           1809585.5000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:20   43673.8      0.00       0.0       0.0                           1810901.7500      0.00  
    0:00:20   43673.8      0.00       0.0       0.0                           1810901.7500      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:20   43673.8      0.00       0.0       0.0                           1810901.7500      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:00:23   40121.3      0.00       0.1       0.0 PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG66_S3/D 1625080.8750      0.00  
    0:00:23   40089.6      0.00       0.0       0.0                           1623272.6250      0.00  
    0:00:23   40089.6      0.00       0.0       0.0                           1623272.6250      0.00  
    0:00:23   40089.6      0.00       0.0       0.0                           1623272.6250      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:23   39955.7      0.00       0.0       0.0                           1613129.3750      0.00  
    0:00:24   39624.5      0.00       0.0       0.0                           1587411.2500      0.00  
    0:00:24   39628.8      0.00       0.0       0.0                           1587599.3750      0.00  
    0:00:24   39628.8      0.00       0.0       0.0                           1587599.3750      0.00  
    0:00:24   39614.4      0.00       0.0       0.0                           1586014.1250      0.00  
    0:00:25   39261.6      0.00       0.0       0.0                           1563421.0000      0.00  
    0:00:25   39261.6      0.00       0.0       0.0                           1563421.0000      0.00  
    0:00:25   39261.6      0.00       0.0       0.0                           1563421.0000      0.00  
    0:00:25   39261.6      0.00       0.0       0.0                           1563421.0000      0.00  
    0:00:25   39261.6      0.00       0.0       0.0                           1563421.0000      0.00  
    0:00:25   39261.6      0.00       0.0       0.0                           1563421.0000      0.00  
    0:00:26   37549.4      0.00       0.0       0.0                           1455491.0000      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -incremental
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra -incremental                                                        |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2249                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 551                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01   37549.4      0.00       0.0       0.0                           1455491.0000      0.00  
    0:00:01   37549.4      0.00       0.0       0.0                           1455491.0000      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02   37549.4      0.00       0.0       0.0                           1455491.0000      0.00  
    0:00:02   37549.4      0.00       0.0       0.0                           1455491.0000      0.00  
    0:00:02   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:03   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04   37540.8      0.00       0.0       0.0                           1455023.5000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04  304428.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:04  304428.8      0.00       0.0       0.0                           1455023.5000      0.00  
    0:00:05  304207.9      0.00       0.0       0.0                           1438089.6250      0.00  
    0:00:05  304207.9      0.00       0.0       0.0                           1438089.6250      0.00  
    0:00:05  304207.9      0.00       0.0       0.0                           1438089.6250      0.00  
    0:00:05  304207.9      0.00       0.0       0.0                           1438089.6250      0.00  
    0:00:06  303688.6      0.00       0.0       0.0                           1429091.6250      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# Rename modules, signals according to the naming rules Used for tool exchange
source -verbose "../naming_rules.syn.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
PE_POOL         port    pe_in_pk[PE_state][2]   pe_in_pk_PE_state__2_
PE_POOL         port    pe_in_pk[PE_state][1]   pe_in_pk_PE_state__1_
PE_POOL         port    pe_in_pk[PE_state][0]   pe_in_pk_PE_state__0_
PE_POOL         port    pe_in_pk[A][3][7]       pe_in_pk_A__3__7_
PE_POOL         port    pe_in_pk[A][3][6]       pe_in_pk_A__3__6_
PE_POOL         port    pe_in_pk[A][3][5]       pe_in_pk_A__3__5_
PE_POOL         port    pe_in_pk[A][3][4]       pe_in_pk_A__3__4_
PE_POOL         port    pe_in_pk[A][3][3]       pe_in_pk_A__3__3_
PE_POOL         port    pe_in_pk[A][3][2]       pe_in_pk_A__3__2_
PE_POOL         port    pe_in_pk[A][3][1]       pe_in_pk_A__3__1_
PE_POOL         port    pe_in_pk[A][3][0]       pe_in_pk_A__3__0_
PE_POOL         port    pe_in_pk[A][2][7]       pe_in_pk_A__2__7_
PE_POOL         port    pe_in_pk[A][2][6]       pe_in_pk_A__2__6_
PE_POOL         port    pe_in_pk[A][2][5]       pe_in_pk_A__2__5_
PE_POOL         port    pe_in_pk[A][2][4]       pe_in_pk_A__2__4_
PE_POOL         port    pe_in_pk[A][2][3]       pe_in_pk_A__2__3_
PE_POOL         port    pe_in_pk[A][2][2]       pe_in_pk_A__2__2_
PE_POOL         port    pe_in_pk[A][2][1]       pe_in_pk_A__2__1_
PE_POOL         port    pe_in_pk[A][2][0]       pe_in_pk_A__2__0_
PE_POOL         port    pe_in_pk[A][1][7]       pe_in_pk_A__1__7_
PE_POOL         port    pe_in_pk[A][1][6]       pe_in_pk_A__1__6_
PE_POOL         port    pe_in_pk[A][1][5]       pe_in_pk_A__1__5_
PE_POOL         port    pe_in_pk[A][1][4]       pe_in_pk_A__1__4_
PE_POOL         port    pe_in_pk[A][1][3]       pe_in_pk_A__1__3_
PE_POOL         port    pe_in_pk[A][1][2]       pe_in_pk_A__1__2_
PE_POOL         port    pe_in_pk[A][1][1]       pe_in_pk_A__1__1_
PE_POOL         port    pe_in_pk[A][1][0]       pe_in_pk_A__1__0_
PE_POOL         port    pe_in_pk[A][0][7]       pe_in_pk_A__0__7_
PE_POOL         port    pe_in_pk[A][0][6]       pe_in_pk_A__0__6_
PE_POOL         port    pe_in_pk[A][0][5]       pe_in_pk_A__0__5_
PE_POOL         port    pe_in_pk[A][0][4]       pe_in_pk_A__0__4_
PE_POOL         port    pe_in_pk[A][0][3]       pe_in_pk_A__0__3_
PE_POOL         port    pe_in_pk[A][0][2]       pe_in_pk_A__0__2_
PE_POOL         port    pe_in_pk[A][0][1]       pe_in_pk_A__0__1_
PE_POOL         port    pe_in_pk[A][0][0]       pe_in_pk_A__0__0_
PE_POOL         port    pe_in_pk[wrb_data][7]   pe_in_pk_wrb_data__7_
PE_POOL         port    pe_in_pk[wrb_data][6]   pe_in_pk_wrb_data__6_
PE_POOL         port    pe_in_pk[wrb_data][5]   pe_in_pk_wrb_data__5_
PE_POOL         port    pe_in_pk[wrb_data][4]   pe_in_pk_wrb_data__4_
PE_POOL         port    pe_in_pk[wrb_data][3]   pe_in_pk_wrb_data__3_
PE_POOL         port    pe_in_pk[wrb_data][2]   pe_in_pk_wrb_data__2_
PE_POOL         port    pe_in_pk[wrb_data][1]   pe_in_pk_wrb_data__1_
PE_POOL         port    pe_in_pk[wrb_data][0]   pe_in_pk_wrb_data__0_
PE_POOL         port    pe_in_pk[wrb_addr][3]   pe_in_pk_wrb_addr__3_
PE_POOL         port    pe_in_pk[wrb_addr][2]   pe_in_pk_wrb_addr__2_
PE_POOL         port    pe_in_pk[wrb_addr][1]   pe_in_pk_wrb_addr__1_
PE_POOL         port    pe_in_pk[wrb_addr][0]   pe_in_pk_wrb_addr__0_
PE_POOL         port    pe_in_pk[wrb][3]        pe_in_pk_wrb__3_
PE_POOL         port    pe_in_pk[wrb][2]        pe_in_pk_wrb__2_
PE_POOL         port    pe_in_pk[wrb][1]        pe_in_pk_wrb__1_
PE_POOL         port    pe_in_pk[wrb][0]        pe_in_pk_wrb__0_
PE_POOL         port    pe_in_pk[rdb_addr][3]   pe_in_pk_rdb_addr__3_
PE_POOL         port    pe_in_pk[rdb_addr][2]   pe_in_pk_rdb_addr__2_
PE_POOL         port    pe_in_pk[rdb_addr][1]   pe_in_pk_rdb_addr__1_
PE_POOL         port    pe_in_pk[rdb_addr][0]   pe_in_pk_rdb_addr__0_
PE_POOL         port    pk_out[PE_state][2]     pk_out_PE_state__2_
PE_POOL         port    pk_out[PE_state][1]     pk_out_PE_state__1_
PE_POOL         port    pk_out[PE_state][0]     pk_out_PE_state__0_
PE_POOL         port    pk_out[data][7]         pk_out_data__7_
PE_POOL         port    pk_out[data][6]         pk_out_data__6_
PE_POOL         port    pk_out[data][5]         pk_out_data__5_
PE_POOL         port    pk_out[data][4]         pk_out_data__4_
PE_POOL         port    pk_out[data][3]         pk_out_data__3_
PE_POOL         port    pk_out[data][2]         pk_out_data__2_
PE_POOL         port    pk_out[data][1]         pk_out_data__1_
PE_POOL         port    pk_out[data][0]         pk_out_data__0_
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG68_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG68_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG76_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG76_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG134_S1 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG134_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG139_S1 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG139_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG132_S1 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG132_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG131_S1 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG131_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG133_S1 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG133_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG512_S1 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG512_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG126_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG126_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG123_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG123_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG119_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG119_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG122_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG122_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG142_S1 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG142_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG141_S1 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG141_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG140_S1 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG140_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG138_S1 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG138_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG137_S1 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG137_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG136_S1 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG136_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG150_S1 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG150_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG106_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG106_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG103_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG103_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG105_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG105_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG108_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG108_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG146_S1 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG146_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG144_S1 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG144_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG89_S2 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG89_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG90_S2 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG90_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG91_S2 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG91_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG92_S2 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG92_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG93_S2 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG93_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG85_S2 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG85_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG155_S1 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG155_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG154_S1 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG154_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG153_S1 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG153_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG152_S1 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG152_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG135_S1 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG135_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG95_S2 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG95_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG75_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG75_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG66_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG66_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG98_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG98_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG127_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG127_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG124_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG124_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG107_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG107_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG84_S2 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG84_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG113_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG113_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG78_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG78_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG73_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG73_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG130_S1 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG130_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG120_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG120_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG143_S1 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG143_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG104_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG104_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG151_S1 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG151_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG147_S1 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG147_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG94_S2 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG94_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG159_S1 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG159_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG117_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG117_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG79_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG79_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG111_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG111_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG118_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG118_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG145_S1 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG145_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG157_S1 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG157_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG102_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG102_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG71_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG71_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG96_S2 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG96_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG121_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG121_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG125_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG125_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG149_S1 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG149_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG129_S1 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG129_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG109_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG109_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG110_S2 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG110_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG72_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG72_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG74_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG74_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG77_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG77_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_24/clk_r_REG67_S3 PE_top0_buff_mult_arr0_mult_x_24_clk_r_REG67_S3
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_27/clk_r_REG114_S2 PE_top0_buff_mult_arr0_mult_x_27_clk_r_REG114_S2
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG156_S1 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG156_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_33/clk_r_REG158_S1 PE_top0_buff_mult_arr0_mult_x_33_clk_r_REG158_S1
PE_POOL         cell    PE_top0/buff_mult_arr0/mult_x_30/clk_r_REG148_S1 PE_top0_buff_mult_arr0_mult_x_30_clk_r_REG148_S1
PE_POOL         net     PE_top0/buff_mult_arr0/state_int1 PE_top0_buff_mult_arr0_state_int1
PE_POOL         net     PE_top0/buff_mult_arr0/state_int1[2] PE_top0_buff_mult_arr0_state_int1[2]
PE_POOL         net     PE_top0/buff_mult_arr0/state_int1[1] PE_top0_buff_mult_arr0_state_int1[1]
PE_POOL         net     PE_top0/buff_mult_arr0/state_int1[0] PE_top0_buff_mult_arr0_state_int1[0]
PE_POOL         net     PE_top0/buff_mult_arr0/state_int2 PE_top0_buff_mult_arr0_state_int2
PE_POOL         net     PE_top0/buff_mult_arr0/state_int2[2] PE_top0_buff_mult_arr0_state_int2[2]
PE_POOL         net     PE_top0/buff_mult_arr0/state_int2[1] PE_top0_buff_mult_arr0_state_int2[1]
PE_POOL         net     PE_top0/buff_mult_arr0/state_int2[0] PE_top0_buff_mult_arr0_state_int2[0]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/mult_A PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_mult_A
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/mult_A[7] PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_mult_A[7]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/mult_A[6] PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_mult_A[6]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/mult_A[5] PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_mult_A[5]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/mult_A[4] PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_mult_A[4]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/mult_A[3] PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_mult_A[3]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/mult_A[2] PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_mult_A[2]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/mult_A[1] PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_mult_A[1]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/mult_A[0] PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_mult_A[0]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/mult_A PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_mult_A
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/mult_A[7] PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_mult_A[7]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/mult_A[6] PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_mult_A[6]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/mult_A[5] PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_mult_A[5]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/mult_A[4] PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_mult_A[4]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/mult_A[3] PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_mult_A[3]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/mult_A[2] PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_mult_A[2]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/mult_A[1] PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_mult_A[1]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/mult_A[0] PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_mult_A[0]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/mult_A PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_mult_A
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/mult_A[7] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_mult_A[7]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/mult_A[6] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_mult_A[6]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/mult_A[5] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_mult_A[5]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/mult_A[4] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_mult_A[4]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/mult_A[3] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_mult_A[3]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/mult_A[2] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_mult_A[2]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/mult_A[1] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_mult_A[1]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/mult_A[0] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_mult_A[0]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/mult_A PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_mult_A
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/mult_A[7] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_mult_A[7]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/mult_A[6] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_mult_A[6]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/mult_A[5] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_mult_A[5]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/mult_A[4] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_mult_A[4]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/mult_A[3] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_mult_A[3]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/mult_A[2] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_mult_A[2]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/mult_A[1] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_mult_A[1]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/mult_A[0] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_mult_A[0]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/MULT_single0/out_int PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_MULT_single0_out_int
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/MULT_single0/out_int[5] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_MULT_single0_out_int[5]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/MULT_single0/out_int[4] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_MULT_single0_out_int[4]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/MULT_single0/out_int PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_MULT_single0_out_int
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/MULT_single0/out_int[5] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_MULT_single0_out_int[5]
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/MULT_single0/out_int[4] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_MULT_single0_out_int[4]
PE_POOL         net     PE_top0/ST_MULT         PE_top0_ST_MULT
PE_POOL         net     PE_top0/ST_MULT[2]      PE_top0_ST_MULT[2]
PE_POOL         net     PE_top0/ST_MULT[1]      PE_top0_ST_MULT[1]
PE_POOL         net     PE_top0/ST_MULT[0]      PE_top0_ST_MULT[0]
PE_POOL         net     PE_top0/ST_ADD          PE_top0_ST_ADD
PE_POOL         net     PE_top0/ST_ADD[2]       PE_top0_ST_ADD[2]
PE_POOL         net     PE_top0/ST_ADD[1]       PE_top0_ST_ADD[1]
PE_POOL         net     PE_top0/ST_ADD[0]       PE_top0_ST_ADD[0]
PE_POOL         net     PE_top0/OUT_ADD         PE_top0_OUT_ADD
PE_POOL         net     PE_top0/OUT_ADD[7]      PE_top0_OUT_ADD[7]
PE_POOL         net     PE_top0/OUT_ADD[6]      PE_top0_OUT_ADD[6]
PE_POOL         net     PE_top0/OUT_ADD[5]      PE_top0_OUT_ADD[5]
PE_POOL         net     PE_top0/OUT_ADD[4]      PE_top0_OUT_ADD[4]
PE_POOL         net     PE_top0/OUT_ADD[3]      PE_top0_OUT_ADD[3]
PE_POOL         net     PE_top0/OUT_ADD[2]      PE_top0_OUT_ADD[2]
PE_POOL         net     PE_top0/OUT_ADD[1]      PE_top0_OUT_ADD[1]
PE_POOL         net     PE_top0/OUT_ADD[0]      PE_top0_OUT_ADD[0]
PE_POOL         net     PE_top0/adder0/out_int2 PE_top0_adder0_out_int2
PE_POOL         net     PE_top0/adder0/out_int2[1] PE_top0_adder0_out_int2[1]
PE_POOL         net     PE_top0/adder0/out_int2[0] PE_top0_adder0_out_int2[0]
PE_POOL         net     pe_in_pk[PE_state][2]   pe_in_pk_PE_state__2_
PE_POOL         net     pe_in_pk[PE_state][1]   pe_in_pk_PE_state__1_
PE_POOL         net     pe_in_pk[PE_state][0]   pe_in_pk_PE_state__0_
PE_POOL         net     pe_in_pk[A][3][7]       pe_in_pk_A__3__7_
PE_POOL         net     pe_in_pk[A][3][6]       pe_in_pk_A__3__6_
PE_POOL         net     pe_in_pk[A][3][5]       pe_in_pk_A__3__5_
PE_POOL         net     pe_in_pk[A][3][4]       pe_in_pk_A__3__4_
PE_POOL         net     pe_in_pk[A][3][3]       pe_in_pk_A__3__3_
PE_POOL         net     pe_in_pk[A][3][2]       pe_in_pk_A__3__2_
PE_POOL         net     pe_in_pk[A][3][1]       pe_in_pk_A__3__1_
PE_POOL         net     pe_in_pk[A][3][0]       pe_in_pk_A__3__0_
PE_POOL         net     pe_in_pk[A][2][7]       pe_in_pk_A__2__7_
PE_POOL         net     pe_in_pk[A][2][6]       pe_in_pk_A__2__6_
PE_POOL         net     pe_in_pk[A][2][5]       pe_in_pk_A__2__5_
PE_POOL         net     pe_in_pk[A][2][4]       pe_in_pk_A__2__4_
PE_POOL         net     pe_in_pk[A][2][3]       pe_in_pk_A__2__3_
PE_POOL         net     pe_in_pk[A][2][2]       pe_in_pk_A__2__2_
PE_POOL         net     pe_in_pk[A][2][1]       pe_in_pk_A__2__1_
PE_POOL         net     pe_in_pk[A][2][0]       pe_in_pk_A__2__0_
PE_POOL         net     pe_in_pk[A][1][7]       pe_in_pk_A__1__7_
PE_POOL         net     pe_in_pk[A][1][6]       pe_in_pk_A__1__6_
PE_POOL         net     pe_in_pk[A][1][5]       pe_in_pk_A__1__5_
PE_POOL         net     pe_in_pk[A][1][4]       pe_in_pk_A__1__4_
PE_POOL         net     pe_in_pk[A][1][3]       pe_in_pk_A__1__3_
PE_POOL         net     pe_in_pk[A][1][2]       pe_in_pk_A__1__2_
PE_POOL         net     pe_in_pk[A][1][1]       pe_in_pk_A__1__1_
PE_POOL         net     pe_in_pk[A][1][0]       pe_in_pk_A__1__0_
PE_POOL         net     pe_in_pk[A][0][7]       pe_in_pk_A__0__7_
PE_POOL         net     pe_in_pk[A][0][6]       pe_in_pk_A__0__6_
PE_POOL         net     pe_in_pk[A][0][5]       pe_in_pk_A__0__5_
PE_POOL         net     pe_in_pk[A][0][4]       pe_in_pk_A__0__4_
PE_POOL         net     pe_in_pk[A][0][3]       pe_in_pk_A__0__3_
PE_POOL         net     pe_in_pk[A][0][2]       pe_in_pk_A__0__2_
PE_POOL         net     pe_in_pk[A][0][1]       pe_in_pk_A__0__1_
PE_POOL         net     pe_in_pk[A][0][0]       pe_in_pk_A__0__0_
PE_POOL         net     pe_in_pk[wrb_data][7]   pe_in_pk_wrb_data__7_
PE_POOL         net     pe_in_pk[wrb_data][6]   pe_in_pk_wrb_data__6_
PE_POOL         net     pe_in_pk[wrb_data][5]   pe_in_pk_wrb_data__5_
PE_POOL         net     pe_in_pk[wrb_data][4]   pe_in_pk_wrb_data__4_
PE_POOL         net     pe_in_pk[wrb_data][3]   pe_in_pk_wrb_data__3_
PE_POOL         net     pe_in_pk[wrb_data][2]   pe_in_pk_wrb_data__2_
PE_POOL         net     pe_in_pk[wrb_data][1]   pe_in_pk_wrb_data__1_
PE_POOL         net     pe_in_pk[wrb_data][0]   pe_in_pk_wrb_data__0_
PE_POOL         net     pe_in_pk[wrb_addr][3]   pe_in_pk_wrb_addr__3_
PE_POOL         net     pe_in_pk[wrb_addr][2]   pe_in_pk_wrb_addr__2_
PE_POOL         net     pe_in_pk[wrb_addr][1]   pe_in_pk_wrb_addr__1_
PE_POOL         net     pe_in_pk[wrb_addr][0]   pe_in_pk_wrb_addr__0_
PE_POOL         net     pe_in_pk[wrb][3]        pe_in_pk_wrb__3_
PE_POOL         net     pe_in_pk[wrb][2]        pe_in_pk_wrb__2_
PE_POOL         net     pe_in_pk[wrb][1]        pe_in_pk_wrb__1_
PE_POOL         net     pe_in_pk[wrb][0]        pe_in_pk_wrb__0_
PE_POOL         net     pe_in_pk[rdb_addr][3]   pe_in_pk_rdb_addr__3_
PE_POOL         net     pe_in_pk[rdb_addr][2]   pe_in_pk_rdb_addr__2_
PE_POOL         net     pe_in_pk[rdb_addr][1]   pe_in_pk_rdb_addr__1_
PE_POOL         net     pe_in_pk[rdb_addr][0]   pe_in_pk_rdb_addr__0_
PE_POOL         net     pk_out[data][7]         pk_out_data__7_
PE_POOL         net     pk_out[data][6]         pk_out_data__6_
PE_POOL         net     pk_out[data][5]         pk_out_data__5_
PE_POOL         net     pk_out[data][4]         pk_out_data__4_
PE_POOL         net     pk_out[data][3]         pk_out_data__3_
PE_POOL         net     pk_out[data][2]         pk_out_data__2_
PE_POOL         net     pk_out[data][1]         pk_out_data__1_
PE_POOL         net     pk_out[data][0]         pk_out_data__0_
PE_POOL         net     pe_out_pk[PE_state][2]  pe_out_pk_PE_state__2_
PE_POOL         net     pe_out_pk[PE_state][1]  pe_out_pk_PE_state__1_
PE_POOL         net     pe_out_pk[PE_state][0]  pe_out_pk_PE_state__0_
PE_POOL         net     pe_out_pk[data][7]      pe_out_pk_data__7_
PE_POOL         net     pe_out_pk[data][6]      pe_out_pk_data__6_
PE_POOL         net     pe_out_pk[data][5]      pe_out_pk_data__5_
PE_POOL         net     pe_out_pk[data][4]      pe_out_pk_data__4_
PE_POOL         net     pe_out_pk[data][3]      pe_out_pk_data__3_
PE_POOL         net     pe_out_pk[data][2]      pe_out_pk_data__2_
PE_POOL         net     pe_out_pk[data][1]      pe_out_pk_data__1_
PE_POOL         net     pe_out_pk[data][0]      pe_out_pk_data__0_
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/buffer0/valid_list[6] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_buffer0_valid_list_6_
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[1].buffer_mult0/MULT_single0/out1[0] PE_top0_buff_mult_arr0_genblk1_1__buffer_mult0_MULT_single0_out1_0_
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[2].buffer_mult0/MULT_single0/out1[0] PE_top0_buff_mult_arr0_genblk1_2__buffer_mult0_MULT_single0_out1_0_
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/MULT_single0/out_int[4] PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_MULT_single0_out_int_4_
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[3].buffer_mult0/MULT_single0/out1[0] PE_top0_buff_mult_arr0_genblk1_3__buffer_mult0_MULT_single0_out1_0_
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/MULT_single0/out_int[4] PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_MULT_single0_out_int_4_
PE_POOL         net     PE_top0/buff_mult_arr0/genblk1[0].buffer_mult0/MULT_single0/out1[0] PE_top0_buff_mult_arr0_genblk1_0__buffer_mult0_MULT_single0_out1_0_
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n37 PE_top0_DP_OP_17J1_122_4844_n37
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n35 PE_top0_DP_OP_17J1_122_4844_n35
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n34 PE_top0_DP_OP_17J1_122_4844_n34
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n32 PE_top0_DP_OP_17J1_122_4844_n32
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n31 PE_top0_DP_OP_17J1_122_4844_n31
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n28 PE_top0_DP_OP_17J1_122_4844_n28
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n27 PE_top0_DP_OP_17J1_122_4844_n27
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n25 PE_top0_DP_OP_17J1_122_4844_n25
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n24 PE_top0_DP_OP_17J1_122_4844_n24
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n18 PE_top0_DP_OP_17J1_122_4844_n18
PE_POOL         net     PE_top0/DP_OP_17J1_122_4844/n2 PE_top0_DP_OP_17J1_122_4844_n2
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n39 PE_top0_buff_mult_arr0_mult_x_24_n39
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n31 PE_top0_buff_mult_arr0_mult_x_24_n31
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n30 PE_top0_buff_mult_arr0_mult_x_24_n30
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n29 PE_top0_buff_mult_arr0_mult_x_24_n29
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n23 PE_top0_buff_mult_arr0_mult_x_24_n23
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n22 PE_top0_buff_mult_arr0_mult_x_24_n22
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n20 PE_top0_buff_mult_arr0_mult_x_24_n20
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n19 PE_top0_buff_mult_arr0_mult_x_24_n19
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n7 PE_top0_buff_mult_arr0_mult_x_24_n7
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n5 PE_top0_buff_mult_arr0_mult_x_24_n5
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n2 PE_top0_buff_mult_arr0_mult_x_24_n2
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_24/n1 PE_top0_buff_mult_arr0_mult_x_24_n1
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n39 PE_top0_buff_mult_arr0_mult_x_27_n39
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n32 PE_top0_buff_mult_arr0_mult_x_27_n32
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n30 PE_top0_buff_mult_arr0_mult_x_27_n30
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n25 PE_top0_buff_mult_arr0_mult_x_27_n25
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n24 PE_top0_buff_mult_arr0_mult_x_27_n24
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n23 PE_top0_buff_mult_arr0_mult_x_27_n23
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n22 PE_top0_buff_mult_arr0_mult_x_27_n22
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n20 PE_top0_buff_mult_arr0_mult_x_27_n20
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n19 PE_top0_buff_mult_arr0_mult_x_27_n19
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n7 PE_top0_buff_mult_arr0_mult_x_27_n7
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n5 PE_top0_buff_mult_arr0_mult_x_27_n5
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_27/n2 PE_top0_buff_mult_arr0_mult_x_27_n2
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_30/n32 PE_top0_buff_mult_arr0_mult_x_30_n32
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_30/n30 PE_top0_buff_mult_arr0_mult_x_30_n30
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_30/n29 PE_top0_buff_mult_arr0_mult_x_30_n29
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_30/n27 PE_top0_buff_mult_arr0_mult_x_30_n27
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_30/n26 PE_top0_buff_mult_arr0_mult_x_30_n26
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_30/n23 PE_top0_buff_mult_arr0_mult_x_30_n23
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_30/n22 PE_top0_buff_mult_arr0_mult_x_30_n22
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_30/n20 PE_top0_buff_mult_arr0_mult_x_30_n20
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_30/n19 PE_top0_buff_mult_arr0_mult_x_30_n19
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_30/n13 PE_top0_buff_mult_arr0_mult_x_30_n13
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_33/n31 PE_top0_buff_mult_arr0_mult_x_33_n31
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_33/n30 PE_top0_buff_mult_arr0_mult_x_33_n30
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_33/n29 PE_top0_buff_mult_arr0_mult_x_33_n29
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_33/n23 PE_top0_buff_mult_arr0_mult_x_33_n23
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_33/n22 PE_top0_buff_mult_arr0_mult_x_33_n22
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_33/n20 PE_top0_buff_mult_arr0_mult_x_33_n20
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_33/n19 PE_top0_buff_mult_arr0_mult_x_33_n19
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_33/n5 PE_top0_buff_mult_arr0_mult_x_33_n5
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_33/n2 PE_top0_buff_mult_arr0_mult_x_33_n2
PE_POOL         net     PE_top0/buff_mult_arr0/mult_x_33/n1 PE_top0_buff_mult_arr0_mult_x_33_n1
PE_POOL         net     pk_out[PE_state][0]     pk_out_PE_state__0_
PE_POOL         net     pk_out[PE_state][1]     pk_out_PE_state__1_
PE_POOL         net     pk_out[PE_state][2]     pk_out_PE_state__2_
1
1
# Generate structural verilog netlist
write -hierarchy -format verilog -output "./data/${top_level}.syn.v"
Writing verilog file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN_POOL_ReLU/syn/PE_POOL/data/PE_POOL.syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "./data/${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN_POOL_ReLU/syn/PE_POOL/data/PE_POOL.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate timing constraints file
write_sdc "./data/${top_level}.syn.sdc"
1
# Generate report file
set maxpaths 20
20
set rpt_file "./report/${top_level}.syn.rpt"
./report/PE_POOL.syn.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
# Exit dc_shell
quit

Memory usage for this session 206 Mbytes.
Memory usage for this session including child processes 206 Mbytes.
CPU usage for this session 29 seconds ( 0.01 hours ).
Elapsed time for this session 47 seconds ( 0.01 hours ).

Thank you...
