Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Feb  7 19:54:16 2024
| Host         : raffael running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.754ns  (logic 3.877ns (20.673%)  route 14.877ns (79.327%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][0]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 3.877ns (20.766%)  route 14.793ns (79.234%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 18.327 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.030    17.616    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X40Y83         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.472    18.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X40Y83         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]/C
                         clock pessimism              0.467    18.794    
                         clock uncertainty           -0.079    18.714    
    SLICE_X40Y83         FDCE (Setup_fdce_C_CE)      -0.205    18.509    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][6]
  -------------------------------------------------------------------
                         required time                         18.509    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.637ns  (logic 3.877ns (20.802%)  route 14.760ns (79.198%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.998    17.584    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.479    18.334    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/C
                         clock pessimism              0.467    18.801    
                         clock uncertainty           -0.079    18.721    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.516    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.637ns  (logic 3.877ns (20.802%)  route 14.760ns (79.198%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.998    17.584    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.479    18.334    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/C
                         clock pessimism              0.467    18.801    
                         clock uncertainty           -0.079    18.721    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.516    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.637ns  (logic 3.877ns (20.802%)  route 14.760ns (79.198%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.998    17.584    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.479    18.334    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/C
                         clock pessimism              0.467    18.801    
                         clock uncertainty           -0.079    18.721    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.516    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.637ns  (logic 3.877ns (20.802%)  route 14.760ns (79.198%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.998    17.584    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.479    18.334    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/C
                         clock pessimism              0.467    18.801    
                         clock uncertainty           -0.079    18.721    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.516    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.637ns  (logic 3.877ns (20.802%)  route 14.760ns (79.198%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.998    17.584    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X37Y93         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.479    18.334    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/C
                         clock pessimism              0.467    18.801    
                         clock uncertainty           -0.079    18.721    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.516    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.637ns  (logic 3.877ns (20.802%)  route 14.760ns (79.198%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.998    17.584    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X37Y93         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.479    18.334    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/C
                         clock pessimism              0.467    18.801    
                         clock uncertainty           -0.079    18.721    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.516    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.637ns  (logic 3.877ns (20.802%)  route 14.760ns (79.198%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.998    17.584    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X37Y93         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.479    18.334    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/C
                         clock pessimism              0.467    18.801    
                         clock uncertainty           -0.079    18.721    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.516    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.637ns  (logic 3.877ns (20.802%)  route 14.760ns (79.198%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 18.334 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.998    17.584    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X37Y93         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.479    18.334    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]/C
                         clock pessimism              0.467    18.801    
                         clock uncertainty           -0.079    18.721    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.205    18.516    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][29]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.657ns  (logic 3.877ns (20.781%)  route 14.780ns (79.219%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.626    12.705    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.829 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19/O
                         net (fo=1, routed)           0.670    13.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_19_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124    13.623 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.936    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.060 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.695    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.819 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.434    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.558 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.365    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.489 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.604    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.604    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][15]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.596ns  (logic 3.877ns (20.848%)  route 14.719ns (79.152%))
  Logic Levels:           18  (LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns = ( 18.324 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          0.957    17.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X39Y81         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.469    18.324    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X39Y81         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]/C
                         clock pessimism              0.467    18.791    
                         clock uncertainty           -0.079    18.711    
    SLICE_X39Y81         FDCE (Setup_fdce_C_CE)      -0.205    18.506    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][4]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                         -17.543    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][13]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 2.990ns (16.290%)  route 15.364ns (83.710%))
  Logic Levels:           17  (LUT2=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 18.323 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.904    -0.788    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X59Y103        FDPE                                         r  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDPE (Prop_fdpe_C_Q)         0.456    -0.332 f  i_ariane/i_cva6/csr_regfile_i/priv_lvl_q_reg[1]/Q
                         net (fo=34, routed)          1.465     1.133    i_ariane/i_cva6/csr_regfile_i/priv_lvl_q[1]
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.152     1.285 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[34]_i_5/O
                         net (fo=9, routed)           1.710     2.994    i_ariane/i_cva6/csr_regfile_i/priv_lvl[0]
    SLICE_X62Y114        LUT6 (Prop_lut6_I1_O)        0.326     3.320 f  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33/O
                         net (fo=1, routed)           0.717     4.038    i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_33_n_0
    SLICE_X61Y111        LUT6 (Prop_lut6_I1_O)        0.124     4.162 r  i_ariane/i_cva6/csr_regfile_i/dcsr_q[step]_i_23/O
                         net (fo=2, routed)           1.124     5.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_reg_q[valid]_i_3_1
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.410 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13/O
                         net (fo=6, routed)           0.607     6.017    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_13_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.141 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6/O
                         net (fo=35, routed)          0.879     7.021    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_6_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2/O
                         net (fo=5, routed)           0.673     7.817    i_ariane/i_cva6/issue_stage_i/i_scoreboard/priv_lvl_q[1]_i_2_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.941 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10/O
                         net (fo=5, routed)           0.755     8.697    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_10_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I1_O)        0.124     8.821 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.549    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.667 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.678    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.004 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.820    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.944 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.825 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.462    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.586 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    13.899    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.023 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.658    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.782 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.521 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          0.807    16.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q_reg[1]_2[0]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124    16.451 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, routed)          1.115    17.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
    SLICE_X38Y79         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.468    18.323    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X38Y79         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]/C
                         clock pessimism              0.467    18.790    
                         clock uncertainty           -0.079    18.710    
    SLICE_X38Y79         FDCE (Setup_fdce_C_CE)      -0.169    18.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][result][5]
  -------------------------------------------------------------------
                         required time                         18.541    
                         arrival time                         -17.566    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 f  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][11]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.753ns  (logic 3.877ns (20.674%)  route 14.876ns (79.326%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 18.397 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.053ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.639    -1.053    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.518    -0.535 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=163, routed)         1.039     0.504    i_ariane/i_cva6/issue_stage_i/i_scoreboard/Q[1]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.150     0.654 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33/O
                         net (fo=190, routed)         1.097     1.751    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_33_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I2_O)        0.374     2.125 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13/O
                         net (fo=1, routed)           0.499     2.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_13_n_0
    SLICE_X51Y99         LUT5 (Prop_lut5_I2_O)        0.348     2.972 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_7/O
                         net (fo=20, routed)          0.777     3.749    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.124     3.873 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9/O
                         net (fo=52, routed)          0.790     4.662    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_9_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.150     4.812 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4/O
                         net (fo=3, routed)           0.761     5.574    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_i_4_n_0
    SLICE_X51Y100        LUT3 (Prop_lut3_I0_O)        0.326     5.900 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_4/O
                         net (fo=37, routed)          0.814     6.713    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][op][1]_0
    SLICE_X53Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.837 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8/O
                         net (fo=19, routed)          0.909     7.746    i_ariane/i_cva6/issue_stage_i/i_scoreboard/eret
    SLICE_X51Y98         LUT2 (Prop_lut2_I1_O)        0.119     7.865 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42/O
                         net (fo=1, routed)           0.759     8.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_42_n_0
    SLICE_X46Y98         LUT6 (Prop_lut6_I3_O)        0.332     8.956 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_23/O
                         net (fo=54, routed)          0.729     9.684    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_20_1
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.118     9.802 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7/O
                         net (fo=7, routed)           1.011    10.813    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[3][sbe][result][31]_i_7_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I3_O)        0.326    11.139 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23/O
                         net (fo=1, routed)           0.816    11.955    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_23_n_0
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/vaddr_to_be_flushed[31]_i_10/O
                         net (fo=38, routed)          0.757    12.836    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[31]_i_9[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I3_O)        0.124    12.960 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22/O
                         net (fo=1, routed)           0.637    13.597    i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_22_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.721 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_8/O
                         net (fo=2, routed)           0.313    14.034    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i_issue_read_operands/stall121_out
    SLICE_X42Y96         LUT5 (Prop_lut5_I4_O)        0.124    14.158 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_pointer_q[0]_i_5/O
                         net (fo=7, routed)           0.635    14.793    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[0]_i_3/O
                         net (fo=10, routed)          0.615    15.532    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.656 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][pc][31]_i_1/O
                         net (fo=52, routed)          1.005    16.661    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q_reg[0][sbe][ex][tval][0]_2
    SLICE_X56Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.785 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/mem_q[0][sbe][ex][cause][31]_i_1/O
                         net (fo=39, routed)          0.915    17.700    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][0]_0[0]
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16856, routed)       1.542    18.397    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y97         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]/C
                         clock pessimism              0.567    18.964    
                         clock uncertainty           -0.079    18.884    
    SLICE_X65Y97         FDCE (Setup_fdce_C_CE)      -0.205    18.679    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][tval][5]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -17.700    
  -------------------------------------------------------------------
                         slack                                  0.980    




