<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v</a>
defines: 
time_elapsed: 2.044s
ram usage: 41316 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpupg784j1/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v:23</a>: No timescale set for &#34;ram16x1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v:37</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v:37</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v:23</a>: Compile module &#34;work@ram16x1&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v:23</a>: Implicit port type (wire) for &#34;q&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v:37</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpupg784j1/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ram16x1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpupg784j1/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpupg784j1/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v</a>, line:37, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:45
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:46
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (wclk), line:46
           |vpiName:wclk
           |vpiFullName:work@main.wclk
         |vpiRhs:
         \_constant: , line:46
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:47
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (we), line:47
           |vpiName:we
           |vpiFullName:work@main.we
         |vpiRhs:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_for_stmt: , line:48
         |vpiFullName:work@main
         |vpiCondition:
         \_operation: , line:48
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (a), line:48
             |vpiName:a
             |vpiFullName:work@main.a
           |vpiOperand:
           \_constant: , line:48
             |vpiConstType:5
             |vpiDecompile:4&#39;hf
             |vpiSize:4
             |HEX:4&#39;hf
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:48
             |vpiFullName:work@main
         |vpiForIncStmt:
         \_operation: , line:48
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (a), line:48
             |vpiName:a
         |vpiStmt:
         \_begin: , line:48
           |vpiFullName:work@main
           |vpiStmt:
           \_assignment: , line:49
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (d), line:49
               |vpiName:d
               |vpiFullName:work@main.d
             |vpiRhs:
             \_bit_select: (a), line:49
               |vpiName:a
               |vpiFullName:work@main.a
               |vpiIndex:
               \_constant: , line:49
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiStmt:
           \_delay_control: , line:50
             |#1
             |vpiStmt:
             \_assignment: , line:50
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (wclk), line:50
                 |vpiName:wclk
                 |vpiFullName:work@main.wclk
               |vpiRhs:
               \_constant: , line:50
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiStmt:
           \_delay_control: , line:51
             |#1
             |vpiStmt:
             \_assignment: , line:51
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (wclk), line:51
                 |vpiName:wclk
                 |vpiFullName:work@main.wclk
               |vpiRhs:
               \_constant: , line:51
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiStmt:
           \_sys_func_call: ($display), line:52
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:52
               |vpiConstType:6
               |vpiDecompile:&#34;r1[%h] == %b&#34;
               |vpiSize:14
               |STRING:&#34;r1[%h] == %b&#34;
             |vpiArgument:
             \_ref_obj: (a), line:52
               |vpiName:a
             |vpiArgument:
             \_ref_obj: (q), line:52
               |vpiName:q
       |vpiStmt:
       \_for_stmt: , line:55
         |vpiFullName:work@main
         |vpiCondition:
         \_operation: , line:55
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (a), line:55
             |vpiName:a
             |vpiFullName:work@main.a
           |vpiOperand:
           \_constant: , line:55
             |vpiConstType:5
             |vpiDecompile:4&#39;hf
             |vpiSize:4
             |HEX:4&#39;hf
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:55
             |vpiFullName:work@main
         |vpiForIncStmt:
         \_operation: , line:55
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (a), line:55
             |vpiName:a
         |vpiStmt:
         \_delay_control: , line:56
           |#1
           |vpiStmt:
           \_if_stmt: , line:56
             |vpiCondition:
             \_operation: , line:56
               |vpiOpType:17
               |vpiOperand:
               \_ref_obj: (q), line:56
                 |vpiName:q
                 |vpiFullName:work@main.q
               |vpiOperand:
               \_bit_select: (a), line:56
                 |vpiName:a
                 |vpiFullName:work@main.a
                 |vpiIndex:
                 \_constant: , line:56
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
             |vpiStmt:
             \_begin: , line:56
               |vpiFullName:work@main
               |vpiStmt:
               \_sys_func_call: ($display), line:57
                 |vpiName:$display
                 |vpiArgument:
                 \_constant: , line:57
                   |vpiConstType:6
                   |vpiDecompile:&#34;FAILED -- mem[%h] !== %b&#34;
                   |vpiSize:26
                   |STRING:&#34;FAILED -- mem[%h] !== %b&#34;
                 |vpiArgument:
                 \_ref_obj: (a), line:57
                   |vpiName:a
                 |vpiArgument:
                 \_bit_select: (a), line:57
                   |vpiName:a
                   |vpiIndex:
                   \_constant: , line:57
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
               |vpiStmt:
               \_sys_func_call: ($finish), line:58
                 |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:61
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:61
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (q), line:38
     |vpiName:q
     |vpiFullName:work@main.q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (d), line:39
     |vpiName:d
     |vpiFullName:work@main.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:40
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (we), line:41
     |vpiName:we
     |vpiFullName:work@main.we
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (wclk), line:41
     |vpiName:wclk
     |vpiFullName:work@main.wclk
     |vpiNetType:48
 |uhdmallModules:
 \_module: work@ram16x1, file:<a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v</a>, line:23, parent:work@main
   |vpiDefName:work@ram16x1
   |vpiFullName:work@ram16x1
   |vpiProcess:
   \_always: , line:33
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:33
       |vpiCondition:
       \_operation: , line:33
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (wclk), line:33
           |vpiName:wclk
           |vpiFullName:work@ram16x1.wclk
       |vpiStmt:
       \_if_stmt: , line:33
         |vpiCondition:
         \_ref_obj: (we), line:33
           |vpiName:we
           |vpiFullName:work@ram16x1.we
         |vpiStmt:
         \_assignment: , line:33
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (mem), line:33
             |vpiName:mem
             |vpiFullName:work@ram16x1.mem
             |vpiIndex:
             \_ref_obj: (a), line:33
               |vpiName:a
           |vpiRhs:
           \_ref_obj: (d), line:33
             |vpiName:d
             |vpiFullName:work@ram16x1.d
   |vpiPort:
   \_port: (q), line:23
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:23
         |vpiName:q
         |vpiFullName:work@ram16x1.q
   |vpiPort:
   \_port: (d), line:23
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:23
         |vpiName:d
         |vpiFullName:work@ram16x1.d
   |vpiPort:
   \_port: (a), line:23
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:23
         |vpiName:a
         |vpiFullName:work@ram16x1.a
   |vpiPort:
   \_port: (we), line:23
     |vpiName:we
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (we), line:23
         |vpiName:we
         |vpiFullName:work@ram16x1.we
   |vpiPort:
   \_port: (wclk), line:23
     |vpiName:wclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wclk), line:23
         |vpiName:wclk
         |vpiFullName:work@ram16x1.wclk
   |vpiContAssign:
   \_cont_assign: , line:32
     |vpiRhs:
     \_bit_select: (mem), line:32
       |vpiName:mem
       |vpiFullName:work@ram16x1.mem
       |vpiIndex:
       \_ref_obj: (a), line:32
         |vpiName:a
     |vpiLhs:
     \_ref_obj: (q), line:32
       |vpiName:q
       |vpiFullName:work@ram16x1.q
   |vpiNet:
   \_logic_net: (mem), line:30
     |vpiName:mem
     |vpiFullName:work@ram16x1.mem
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:23
   |vpiNet:
   \_logic_net: (d), line:23
   |vpiNet:
   \_logic_net: (a), line:23
   |vpiNet:
   \_logic_net: (we), line:23
   |vpiNet:
   \_logic_net: (wclk), line:23
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v</a>, line:37
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@ram16x1 (r1), file:<a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v</a>, line:43, parent:work@main
     |vpiDefName:work@ram16x1
     |vpiName:r1
     |vpiFullName:work@main.r1
     |vpiPort:
     \_port: (q), line:23, parent:r1
       |vpiName:q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (q)
         |vpiName:q
         |vpiActual:
         \_logic_net: (q), line:38, parent:work@main
           |vpiName:q
           |vpiFullName:work@main.q
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:23, parent:r1
           |vpiName:q
           |vpiFullName:work@main.r1.q
     |vpiPort:
     \_port: (d), line:23, parent:r1
       |vpiName:d
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (d)
         |vpiName:d
         |vpiActual:
         \_logic_net: (d), line:39, parent:work@main
           |vpiName:d
           |vpiFullName:work@main.d
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (d), line:23, parent:r1
           |vpiName:d
           |vpiFullName:work@main.r1.d
     |vpiPort:
     \_port: (a), line:23, parent:r1
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:40, parent:work@main
           |vpiName:a
           |vpiFullName:work@main.a
           |vpiNetType:48
           |vpiRange:
           \_range: , line:40
             |vpiLeftRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:23, parent:r1
           |vpiName:a
           |vpiFullName:work@main.r1.a
           |vpiRange:
           \_range: , line:26
             |vpiLeftRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (we), line:23, parent:r1
       |vpiName:we
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (we)
         |vpiName:we
         |vpiActual:
         \_logic_net: (we), line:41, parent:work@main
           |vpiName:we
           |vpiFullName:work@main.we
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (we), line:23, parent:r1
           |vpiName:we
           |vpiFullName:work@main.r1.we
     |vpiPort:
     \_port: (wclk), line:23, parent:r1
       |vpiName:wclk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (wclk)
         |vpiName:wclk
         |vpiActual:
         \_logic_net: (wclk), line:41, parent:work@main
           |vpiName:wclk
           |vpiFullName:work@main.wclk
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (wclk), line:23, parent:r1
           |vpiName:wclk
           |vpiFullName:work@main.r1.wclk
     |vpiNet:
     \_logic_net: (q), line:23, parent:r1
     |vpiNet:
     \_logic_net: (d), line:23, parent:r1
     |vpiNet:
     \_logic_net: (a), line:23, parent:r1
     |vpiNet:
     \_logic_net: (we), line:23, parent:r1
     |vpiNet:
     \_logic_net: (wclk), line:23, parent:r1
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/ram16x1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ram16x1.v</a>, line:37
     |vpiArrayNet:
     \_array_net: (mem), line:30, parent:r1
       |vpiName:mem
       |vpiFullName:work@main.r1.mem
       |vpiSize:16
       |vpiNet:
       \_logic_net: , parent:mem
         |vpiFullName:work@main.r1.mem
         |vpiNetType:48
       |vpiRange:
       \_range: , line:30
         |vpiLeftRange:
         \_constant: , line:30
           |vpiConstType:7
           |vpiDecompile:15
           |vpiSize:32
           |INT:15
         |vpiRightRange:
         \_constant: , line:30
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
   |vpiNet:
   \_logic_net: (q), line:38, parent:work@main
   |vpiNet:
   \_logic_net: (d), line:39, parent:work@main
   |vpiNet:
   \_logic_net: (a), line:40, parent:work@main
   |vpiNet:
   \_logic_net: (we), line:41, parent:work@main
   |vpiNet:
   \_logic_net: (wclk), line:41, parent:work@main
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \r1 of type 32
Object: \q of type 44
Object: \d of type 44
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \we of type 44
Object: \wclk of type 44
Object: \q of type 36
Object: \d of type 36
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \we of type 36
Object: \wclk of type 36
Object: \mem of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \q of type 36
Object: \d of type 36
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \we of type 36
Object: \wclk of type 36
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \wclk of type 608
Object:  of type 7
Object:  of type 3
Object: \we of type 608
Object:  of type 7
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \a of type 608
Object:  of type 7
Object:  of type 39
Object: \a of type 608
ERROR: Encountered unhandled operation: 82

</pre>
</body>