// Seed: 842200929
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wor id_5,
    output tri0 id_6
    , id_16,
    output tri1 id_7,
    output supply0 id_8,
    input wor id_9,
    input wor id_10,
    output supply0 id_11,
    output wor id_12,
    output tri0 id_13,
    input uwire id_14
);
  assign id_16 = -1;
  assign id_8  = (1) & -1;
  logic [1 'h0 : 1] id_17;
  ;
  assign id_6 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri id_10,
    output uwire id_11,
    input tri id_12
);
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_6,
      id_9,
      id_5,
      id_9,
      id_11,
      id_4,
      id_4,
      id_2,
      id_12,
      id_10,
      id_4,
      id_11,
      id_0
  );
  assign modCall_1.id_7 = 0;
  generate
    logic id_15;
    ;
  endgenerate
endmodule
