# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Compressed_DCS_TROPICS.srcs/sources_1/new/FT2232H_TX.v" \
"../../../../Compressed_DCS_TROPICS.srcs/sources_1/new/FTDI_Top.v" \
"../../../../Compressed_DCS_TROPICS.srcs/sim_1/new/CommInterface_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
