// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from ff_rgb24toyv12_c_bb_B5_stall_region
// SystemVerilog created on Sun May 24 22:33:02 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module ff_rgb24toyv12_c_bb_B5_stall_region (
    input wire [63:0] in_lm539_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm539_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm539_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm539_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [63:0] in_intel_reserved_ffwd_1_0,
    input wire [32:0] in_intel_reserved_ffwd_22_0,
    input wire [31:0] in_intel_reserved_ffwd_2_0,
    input wire [31:0] in_intel_reserved_ffwd_3_0,
    input wire [31:0] in_intel_reserved_ffwd_4_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [63:0] in_add_ptr309_pop60406,
    input wire [63:0] in_add_ptr73307_pop59404,
    input wire [0:0] in_forked255,
    input wire [0:0] in_memdep_phi126_pop27323_pop73381,
    input wire [0:0] in_memdep_phi133_pop28325_pop74383,
    input wire [0:0] in_memdep_phi140_pop29327_pop75385,
    input wire [0:0] in_memdep_phi147_pop30329_pop76387,
    input wire [0:0] in_memdep_phi155_pop31331_pop77371,
    input wire [0:0] in_memdep_phi202_pop36337_pop82373,
    input wire [0:0] in_notcmp292305_pop58402,
    input wire [0:0] in_pop57400,
    input wire [0:0] in_reduction_ff_rgb24toyv12_c_2375,
    input wire [0:0] in_reduction_ff_rgb24toyv12_c_53389,
    input wire [0:0] in_unnamed_ff_rgb24toyv12_c62,
    input wire [0:0] in_valid_in,
    input wire [63:0] in_lm5510_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm5510_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm5510_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm5510_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm539_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm539_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm539_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm539_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm539_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm539_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm539_ff_rgb24toyv12_c_avm_burstcount,
    output wire [0:0] out_lm539_toi1_intcast130,
    output wire [0:0] out_masked,
    output wire [0:0] out_notcmp292306_pop97,
    output wire [0:0] out_pop96,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_lm5711_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm5711_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm5711_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm5711_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm5510_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm5510_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm5510_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm5510_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm5510_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm5510_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm5510_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_lm5912_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm5912_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm5912_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm5912_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm5711_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm5711_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm5711_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm5711_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm5711_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm5711_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm5711_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_memdep_154_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_memdep_154_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_memdep_154_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_memdep_154_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm5912_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm5912_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm5912_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm5912_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm5912_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm5912_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm5912_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_lm6113_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm6113_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm6113_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm6113_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_memdep_154_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_memdep_154_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_memdep_154_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_memdep_154_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_memdep_154_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_memdep_154_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_memdep_154_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_lm6314_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm6314_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm6314_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm6314_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_154_o_active,
    input wire [63:0] in_lm6515_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm6515_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm6515_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm6515_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm6113_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm6113_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm6113_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm6113_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm6113_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm6113_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm6113_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_lm6716_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_lm6716_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_lm6716_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_lm6716_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm6314_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm6314_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm6314_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm6314_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm6314_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm6314_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm6314_ff_rgb24toyv12_c_avm_burstcount,
    input wire [63:0] in_memdep_201_ff_rgb24toyv12_c_avm_readdata,
    input wire [0:0] in_memdep_201_ff_rgb24toyv12_c_avm_writeack,
    input wire [0:0] in_memdep_201_ff_rgb24toyv12_c_avm_waitrequest,
    input wire [0:0] in_memdep_201_ff_rgb24toyv12_c_avm_readdatavalid,
    output wire [63:0] out_lm6515_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm6515_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm6515_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm6515_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm6515_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm6515_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm6515_ff_rgb24toyv12_c_avm_burstcount,
    output wire [63:0] out_lm6716_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_lm6716_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_lm6716_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_lm6716_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_lm6716_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_lm6716_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_lm6716_ff_rgb24toyv12_c_avm_burstcount,
    output wire [63:0] out_memdep_201_ff_rgb24toyv12_c_avm_address,
    output wire [0:0] out_memdep_201_ff_rgb24toyv12_c_avm_enable,
    output wire [0:0] out_memdep_201_ff_rgb24toyv12_c_avm_read,
    output wire [0:0] out_memdep_201_ff_rgb24toyv12_c_avm_write,
    output wire [63:0] out_memdep_201_ff_rgb24toyv12_c_avm_writedata,
    output wire [7:0] out_memdep_201_ff_rgb24toyv12_c_avm_byteenable,
    output wire [0:0] out_memdep_201_ff_rgb24toyv12_c_avm_burstcount,
    output wire [0:0] out_lsu_memdep_201_o_active,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [1:0] c_i2_1155_q;
    wire [31:0] c_i32_0159_q;
    wire [31:0] c_i32_1160_q;
    wire [31:0] c_i32_16162_q;
    wire [31:0] c_i32_2161_q;
    wire [31:0] c_i32_3163_q;
    wire [31:0] c_i32_4164_q;
    wire [31:0] c_i32_5165_q;
    wire [32:0] c_i33_1167_q;
    wire [32:0] c_i33_undef158_q;
    wire [32:0] i_add101_ff_rgb24toyv12_c51_a;
    wire [32:0] i_add101_ff_rgb24toyv12_c51_b;
    logic [32:0] i_add101_ff_rgb24toyv12_c51_o;
    wire [32:0] i_add101_ff_rgb24toyv12_c51_q;
    wire [32:0] i_add106_ff_rgb24toyv12_c72_a;
    wire [32:0] i_add106_ff_rgb24toyv12_c72_b;
    logic [32:0] i_add106_ff_rgb24toyv12_c72_o;
    wire [32:0] i_add106_ff_rgb24toyv12_c72_q;
    wire [31:0] i_add106_ff_rgb24toyv12_c72_vt_join_q;
    wire [30:0] i_add106_ff_rgb24toyv12_c72_vt_select_31_b;
    wire [32:0] i_add110_ff_rgb24toyv12_c80_a;
    wire [32:0] i_add110_ff_rgb24toyv12_c80_b;
    logic [32:0] i_add110_ff_rgb24toyv12_c80_o;
    wire [32:0] i_add110_ff_rgb24toyv12_c80_q;
    wire [31:0] i_add110_ff_rgb24toyv12_c80_vt_join_q;
    wire [30:0] i_add110_ff_rgb24toyv12_c80_vt_select_31_b;
    wire [32:0] i_add114_ff_rgb24toyv12_c86_a;
    wire [32:0] i_add114_ff_rgb24toyv12_c86_b;
    logic [32:0] i_add114_ff_rgb24toyv12_c86_o;
    wire [32:0] i_add114_ff_rgb24toyv12_c86_q;
    wire [31:0] i_add114_ff_rgb24toyv12_c86_vt_join_q;
    wire [30:0] i_add114_ff_rgb24toyv12_c86_vt_select_31_b;
    wire [32:0] i_add123_ff_rgb24toyv12_c105_a;
    wire [32:0] i_add123_ff_rgb24toyv12_c105_b;
    logic [32:0] i_add123_ff_rgb24toyv12_c105_o;
    wire [32:0] i_add123_ff_rgb24toyv12_c105_q;
    wire [31:0] i_add125_ff_rgb24toyv12_c106_vt_join_q;
    wire [30:0] i_add125_ff_rgb24toyv12_c106_vt_select_31_b;
    wire [31:0] i_add86_ff_rgb24toyv12_c29_vt_join_q;
    wire [30:0] i_add86_ff_rgb24toyv12_c29_vt_select_31_b;
    wire [32:0] i_add91_ff_rgb24toyv12_c34_a;
    wire [32:0] i_add91_ff_rgb24toyv12_c34_b;
    logic [32:0] i_add91_ff_rgb24toyv12_c34_o;
    wire [32:0] i_add91_ff_rgb24toyv12_c34_q;
    wire [31:0] i_add91_ff_rgb24toyv12_c34_vt_join_q;
    wire [30:0] i_add91_ff_rgb24toyv12_c34_vt_select_31_b;
    wire [1:0] i_cleanups_shl_ff_rgb24toyv12_c3_vt_join_q;
    wire [0:0] i_cleanups_shl_ff_rgb24toyv12_c3_vt_select_1_b;
    wire [0:0] i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q;
    wire [0:0] i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_s;
    reg [32:0] i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_q;
    wire [33:0] i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_a;
    wire [33:0] i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_b;
    logic [33:0] i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_o;
    wire [33:0] i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_q;
    wire [63:0] i_idxprom103_ff_rgb24toyv12_c52_vt_join_q;
    wire [30:0] i_idxprom103_ff_rgb24toyv12_c52_vt_select_31_b;
    wire [63:0] i_idxprom107_ff_rgb24toyv12_c73_vt_join_q;
    wire [30:0] i_idxprom107_ff_rgb24toyv12_c73_vt_select_31_b;
    wire [63:0] i_idxprom111_ff_rgb24toyv12_c81_vt_join_q;
    wire [30:0] i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b;
    wire [63:0] i_idxprom115_ff_rgb24toyv12_c87_vt_join_q;
    wire [30:0] i_idxprom115_ff_rgb24toyv12_c87_vt_select_31_b;
    wire [63:0] i_idxprom126_ff_rgb24toyv12_c107_vt_join_q;
    wire [30:0] i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b;
    wire [63:0] i_idxprom82_ff_rgb24toyv12_c16_vt_join_q;
    wire [30:0] i_idxprom82_ff_rgb24toyv12_c16_vt_select_31_b;
    wire [63:0] i_idxprom87_ff_rgb24toyv12_c30_vt_join_q;
    wire [30:0] i_idxprom87_ff_rgb24toyv12_c30_vt_select_31_b;
    wire [63:0] i_idxprom92_ff_rgb24toyv12_c35_vt_join_q;
    wire [30:0] i_idxprom92_ff_rgb24toyv12_c35_vt_select_31_b;
    wire [32:0] i_inc129_ff_rgb24toyv12_c138_a;
    wire [32:0] i_inc129_ff_rgb24toyv12_c138_b;
    logic [32:0] i_inc129_ff_rgb24toyv12_c138_o;
    wire [32:0] i_inc129_ff_rgb24toyv12_c138_q;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_out_dest_data_out_4_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_out_dest_data_out_2_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_out_dest_data_out_3_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_out_dest_data_out_4_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_out_valid_out;
    wire [32:0] i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_out_dest_data_out_22_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_out_dest_data_out_1_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_out_dest_data_out_1_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_out_valid_out;
    wire [63:0] i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_lsu_memdep_154_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_lsu_memdep_201_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_o_writeack;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_feedback_stall_out_100;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_feedback_stall_out_85;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_feedback_stall_out_101;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_feedback_stall_out_86;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_feedback_stall_out_102;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_feedback_stall_out_87;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_feedback_stall_out_103;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_feedback_stall_out_88;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_feedback_stall_out_104;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_feedback_stall_out_89;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_feedback_stall_out_90;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_feedback_stall_out_91;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_feedback_stall_out_92;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_feedback_stall_out_93;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_feedback_stall_out_105;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_feedback_stall_out_94;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_feedback_stall_out_97;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_feedback_stall_out_108;
    wire [0:0] i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_feedback_stall_out_96;
    wire [0:0] i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_feedback_stall_out_106;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_feedback_stall_out_107;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_valid_out;
    wire [1:0] i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_feedback_stall_out_95;
    wire [0:0] i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_feedback_stall_out_84;
    wire [0:0] i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_valid_out;
    wire [32:0] i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_feedback_stall_out_83;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_valid_out;
    wire [63:0] i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_feedback_stall_out_99;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_valid_out;
    wire [63:0] i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_feedback_stall_out_98;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_feedback_out_2;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_feedback_valid_out_2;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_feedback_out_100;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_feedback_valid_out_100;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_feedback_out_85;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_feedback_valid_out_85;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_feedback_out_101;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_feedback_valid_out_101;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_feedback_out_86;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_feedback_valid_out_86;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_feedback_out_102;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_feedback_valid_out_102;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_feedback_out_87;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_feedback_valid_out_87;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_feedback_out_103;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_feedback_valid_out_103;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_feedback_out_88;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_feedback_valid_out_88;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_feedback_out_104;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_feedback_valid_out_104;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_feedback_out_89;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_feedback_valid_out_89;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_feedback_out_90;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_feedback_valid_out_90;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_feedback_out_91;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_feedback_valid_out_91;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_feedback_out_92;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_feedback_valid_out_92;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_feedback_out_93;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_feedback_valid_out_93;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_feedback_out_105;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_feedback_valid_out_105;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_feedback_out_94;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_feedback_valid_out_94;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_feedback_out_97;
    wire [0:0] i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_feedback_valid_out_97;
    wire [0:0] i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_feedback_out_3;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_feedback_valid_out_3;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_feedback_out_108;
    wire [0:0] i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_feedback_valid_out_108;
    wire [0:0] i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_feedback_out_96;
    wire [0:0] i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_feedback_valid_out_96;
    wire [0:0] i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_feedback_out_106;
    wire [0:0] i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_feedback_valid_out_106;
    wire [0:0] i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_feedback_out_107;
    wire [0:0] i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_feedback_valid_out_107;
    wire [0:0] i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_feedback_out_95;
    wire [0:0] i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_feedback_valid_out_95;
    wire [0:0] i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_feedback_out_84;
    wire [0:0] i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_feedback_valid_out_84;
    wire [0:0] i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_valid_out;
    wire [63:0] i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_feedback_out_83;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_feedback_valid_out_83;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_valid_out;
    wire [63:0] i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_feedback_out_99;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_feedback_valid_out_99;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_stall_out;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_valid_out;
    wire [63:0] i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_feedback_out_98;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_feedback_valid_out_98;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_stall_out;
    wire [0:0] i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_valid_out;
    wire [0:0] i_masked_ff_rgb24toyv12_c150_qi;
    reg [0:0] i_masked_ff_rgb24toyv12_c150_q;
    wire [32:0] i_mul80_add236_ff_rgb24toyv12_c15_a;
    wire [32:0] i_mul80_add236_ff_rgb24toyv12_c15_b;
    logic [32:0] i_mul80_add236_ff_rgb24toyv12_c15_o;
    wire [32:0] i_mul80_add236_ff_rgb24toyv12_c15_q;
    wire [31:0] i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q;
    wire [30:0] i_mul80_add236_ff_rgb24toyv12_c15_vt_select_31_b;
    wire [0:0] i_next_cleanups_ff_rgb24toyv12_c148_s;
    reg [1:0] i_next_cleanups_ff_rgb24toyv12_c148_q;
    wire [0:0] i_notcmp_ff_rgb24toyv12_c145_q;
    wire [0:0] i_or_ff_rgb24toyv12_c147_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_181_ff_rgb24toyv12_c60_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_182_ff_rgb24toyv12_c62_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_183_ff_rgb24toyv12_c65_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_184_ff_rgb24toyv12_c67_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_185_ff_rgb24toyv12_c68_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_186_ff_rgb24toyv12_c69_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_187_ff_rgb24toyv12_c75_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_q;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_a;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_b;
    logic [32:0] i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_o;
    wire [32:0] i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_197_ff_rgb24toyv12_c113_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_198_ff_rgb24toyv12_c118_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_199_ff_rgb24toyv12_c123_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_200_ff_rgb24toyv12_c128_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_201_ff_rgb24toyv12_c131_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_202_ff_rgb24toyv12_c132_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_203_ff_rgb24toyv12_c133_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_204_ff_rgb24toyv12_c134_q;
    wire [0:0] i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_qi;
    reg [0:0] i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q;
    wire [0:0] i_unnamed_ff_rgb24toyv12_c11_q;
    wire [31:0] i_unnamed_ff_rgb24toyv12_c13_vt_join_q;
    wire [30:0] i_unnamed_ff_rgb24toyv12_c13_vt_select_31_b;
    wire [0:0] i_unnamed_ff_rgb24toyv12_c144_q;
    wire [1:0] i_unnamed_ff_rgb24toyv12_c14_vt_const_1_q;
    wire [31:0] i_unnamed_ff_rgb24toyv12_c14_vt_join_q;
    wire [29:0] i_unnamed_ff_rgb24toyv12_c14_vt_select_31_b;
    wire [0:0] i_xor_ff_rgb24toyv12_c2_q;
    wire [31:0] bgTrunc_i_add101_ff_rgb24toyv12_c51_sel_x_b;
    wire [31:0] bgTrunc_i_add106_ff_rgb24toyv12_c72_sel_x_b;
    wire [31:0] bgTrunc_i_add110_ff_rgb24toyv12_c80_sel_x_b;
    wire [31:0] bgTrunc_i_add114_ff_rgb24toyv12_c86_sel_x_b;
    wire [31:0] bgTrunc_i_add123_ff_rgb24toyv12_c105_sel_x_b;
    wire [31:0] bgTrunc_i_add91_ff_rgb24toyv12_c34_sel_x_b;
    wire [32:0] bgTrunc_i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_sel_x_b;
    wire [31:0] bgTrunc_i_inc129_ff_rgb24toyv12_c138_sel_x_b;
    wire [63:0] bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_in;
    wire [31:0] bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b;
    wire [63:0] bgTrunc_i_mul118_ff_rgb24toyv12_c95_sel_x_in;
    wire [31:0] bgTrunc_i_mul118_ff_rgb24toyv12_c95_sel_x_b;
    wire [63:0] bgTrunc_i_mul120_ff_rgb24toyv12_c97_sel_x_in;
    wire [31:0] bgTrunc_i_mul120_ff_rgb24toyv12_c97_sel_x_b;
    wire [31:0] bgTrunc_i_mul80_add236_ff_rgb24toyv12_c15_sel_x_b;
    wire [63:0] bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_in;
    wire [31:0] bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b;
    wire [63:0] bgTrunc_i_mul96_ff_rgb24toyv12_c42_sel_x_in;
    wire [31:0] bgTrunc_i_mul96_ff_rgb24toyv12_c42_sel_x_b;
    wire [63:0] bgTrunc_i_mul98_ff_rgb24toyv12_c44_sel_x_in;
    wire [31:0] bgTrunc_i_mul98_ff_rgb24toyv12_c44_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_sel_x_b;
    wire [31:0] bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_1_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_2_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_3_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_4_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_5_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_6_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_7_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_8_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_9_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_10_tpl;
    wire [63:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_11_tpl;
    wire [63:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_12_tpl;
    wire [0:0] ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_13_tpl;
    wire [64:0] i_arrayidx104_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx104_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx104_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx104_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [60:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x_q;
    wire [63:0] i_arrayidx104_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx104_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx108_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx108_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx108_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx108_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx108_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx108_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx112_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx112_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx112_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx112_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx112_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx112_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx116_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx116_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx116_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx116_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx116_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx116_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx127_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx127_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx127_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx127_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx127_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx83_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx83_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx83_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx83_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx83_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx83_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx88_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx88_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx88_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx88_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx88_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx88_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [64:0] i_arrayidx93_ff_rgb24toyv12_c0_add_x_a;
    wire [64:0] i_arrayidx93_ff_rgb24toyv12_c0_add_x_b;
    logic [64:0] i_arrayidx93_ff_rgb24toyv12_c0_add_x_o;
    wire [64:0] i_arrayidx93_ff_rgb24toyv12_c0_add_x_q;
    wire [127:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_extender_x_q;
    wire [63:0] i_arrayidx93_ff_rgb24toyv12_c0_trunc_sel_x_b;
    wire [63:0] i_arrayidx93_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b;
    wire [0:0] i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b;
    wire [63:0] i_idxprom103_ff_rgb24toyv12_c52_sel_x_b;
    wire [63:0] i_idxprom107_ff_rgb24toyv12_c73_sel_x_b;
    wire [63:0] i_idxprom111_ff_rgb24toyv12_c81_sel_x_b;
    wire [63:0] i_idxprom115_ff_rgb24toyv12_c87_sel_x_b;
    wire [63:0] i_idxprom126_ff_rgb24toyv12_c107_sel_x_b;
    wire [63:0] i_idxprom82_ff_rgb24toyv12_c16_sel_x_b;
    wire [63:0] i_idxprom87_ff_rgb24toyv12_c30_sel_x_b;
    wire [63:0] i_idxprom92_ff_rgb24toyv12_c35_sel_x_b;
    wire [0:0] i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b;
    wire [0:0] i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b;
    wire [0:0] i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b;
    wire [0:0] i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b;
    wire [0:0] i_lm6113_toi1_intcast177_ff_rgb24toyv12_c78_sel_x_b;
    wire [0:0] i_lm6314_toi1_intcast184_ff_rgb24toyv12_c84_sel_x_b;
    wire [0:0] i_lm6515_toi1_intcast191_ff_rgb24toyv12_c90_sel_x_b;
    wire [0:0] i_lm6716_toi1_intcast198_ff_rgb24toyv12_c102_sel_x_b;
    wire [4:0] i_shr100_ff_rgb24toyv12_c0_shift_narrow_x_b;
    wire [4:0] i_shr122_ff_rgb24toyv12_c0_shift_narrow_x_b;
    wire [30:0] i_add125_ff_rgb24toyv12_c106_BitSelect_for_a_b;
    wire [31:0] i_add125_ff_rgb24toyv12_c106_join_q;
    wire [30:0] i_add86_ff_rgb24toyv12_c29_BitSelect_for_a_b;
    wire [31:0] i_add86_ff_rgb24toyv12_c29_join_q;
    wire [0:0] i_exitcond234_ff_rgb24toyv12_c140_cmp_nsign_q;
    wire [13:0] i_mul117_ff_rgb24toyv12_c93_bs1_b;
    wire [17:0] i_mul117_ff_rgb24toyv12_c93_bs4_in;
    wire [17:0] i_mul117_ff_rgb24toyv12_c93_bs4_b;
    wire [63:0] i_mul117_ff_rgb24toyv12_c93_sums_join_0_q;
    wire [50:0] i_mul117_ff_rgb24toyv12_c93_sums_align_1_q;
    wire [50:0] i_mul117_ff_rgb24toyv12_c93_sums_align_1_qint;
    wire [64:0] i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_a;
    wire [64:0] i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_b;
    logic [64:0] i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_o;
    wire [64:0] i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_q;
    wire [13:0] i_mul118_ff_rgb24toyv12_c95_bs1_b;
    wire [17:0] i_mul118_ff_rgb24toyv12_c95_bs4_in;
    wire [17:0] i_mul118_ff_rgb24toyv12_c95_bs4_b;
    wire [63:0] i_mul118_ff_rgb24toyv12_c95_sums_join_0_q;
    wire [50:0] i_mul118_ff_rgb24toyv12_c95_sums_align_1_q;
    wire [50:0] i_mul118_ff_rgb24toyv12_c95_sums_align_1_qint;
    wire [64:0] i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_a;
    wire [64:0] i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_b;
    logic [64:0] i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_o;
    wire [64:0] i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_q;
    wire [13:0] i_mul120_ff_rgb24toyv12_c97_bs1_b;
    wire [17:0] i_mul120_ff_rgb24toyv12_c97_bs4_in;
    wire [17:0] i_mul120_ff_rgb24toyv12_c97_bs4_b;
    wire [63:0] i_mul120_ff_rgb24toyv12_c97_sums_join_0_q;
    wire [50:0] i_mul120_ff_rgb24toyv12_c97_sums_align_1_q;
    wire [50:0] i_mul120_ff_rgb24toyv12_c97_sums_align_1_qint;
    wire [64:0] i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_a;
    wire [64:0] i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_b;
    logic [64:0] i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_o;
    wire [64:0] i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_q;
    wire [13:0] i_mul95_ff_rgb24toyv12_c40_bs1_b;
    wire [17:0] i_mul95_ff_rgb24toyv12_c40_bs4_in;
    wire [17:0] i_mul95_ff_rgb24toyv12_c40_bs4_b;
    wire [63:0] i_mul95_ff_rgb24toyv12_c40_sums_join_0_q;
    wire [50:0] i_mul95_ff_rgb24toyv12_c40_sums_align_1_q;
    wire [50:0] i_mul95_ff_rgb24toyv12_c40_sums_align_1_qint;
    wire [64:0] i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_a;
    wire [64:0] i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_b;
    logic [64:0] i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_o;
    wire [64:0] i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_q;
    wire [13:0] i_mul96_ff_rgb24toyv12_c42_bs1_b;
    wire [17:0] i_mul96_ff_rgb24toyv12_c42_bs4_in;
    wire [17:0] i_mul96_ff_rgb24toyv12_c42_bs4_b;
    wire [63:0] i_mul96_ff_rgb24toyv12_c42_sums_join_0_q;
    wire [50:0] i_mul96_ff_rgb24toyv12_c42_sums_align_1_q;
    wire [50:0] i_mul96_ff_rgb24toyv12_c42_sums_align_1_qint;
    wire [64:0] i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_a;
    wire [64:0] i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_b;
    logic [64:0] i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_o;
    wire [64:0] i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_q;
    wire [13:0] i_mul98_ff_rgb24toyv12_c44_bs1_b;
    wire [17:0] i_mul98_ff_rgb24toyv12_c44_bs4_in;
    wire [17:0] i_mul98_ff_rgb24toyv12_c44_bs4_b;
    wire [63:0] i_mul98_ff_rgb24toyv12_c44_sums_join_0_q;
    wire [50:0] i_mul98_ff_rgb24toyv12_c44_sums_align_1_q;
    wire [50:0] i_mul98_ff_rgb24toyv12_c44_sums_align_1_qint;
    wire [64:0] i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_a;
    wire [64:0] i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_b;
    logic [64:0] i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_o;
    wire [64:0] i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [35:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_0_q;
    wire [35:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint;
    wire [56:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_join_1_q;
    wire [38:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_2_q;
    wire [38:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint;
    wire [27:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_3_q;
    wire [27:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint;
    wire [66:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_join_4_q;
    wire [67:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a;
    wire [67:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b;
    logic [67:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o;
    wire [67:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q;
    wire [0:0] leftShiftStage0Idx1Rng1_uid849_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_in;
    wire [0:0] leftShiftStage0Idx1Rng1_uid849_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_b;
    wire [1:0] leftShiftStage0Idx1_uid850_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] leftShiftStage0_uid852_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_s;
    reg [1:0] leftShiftStage0_uid852_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_q;
    wire [30:0] rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid858_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [29:0] rightShiftStage0Idx2Rng2_uid859_i_shr100_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx2_uid861_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [28:0] rightShiftStage0Idx3Rng3_uid862_i_shr100_ff_rgb24toyv12_c0_shift_x_b;
    wire [2:0] rightShiftStage0Idx3Pad3_uid863_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [31:0] rightShiftStage0Idx3_uid864_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [27:0] rightShiftStage1Idx1Rng4_uid867_i_shr100_ff_rgb24toyv12_c0_shift_x_b;
    wire [3:0] rightShiftStage1Idx1Pad4_uid868_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [31:0] rightShiftStage1Idx1_uid869_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [23:0] rightShiftStage1Idx2Rng8_uid870_i_shr100_ff_rgb24toyv12_c0_shift_x_b;
    wire [7:0] rightShiftStage1Idx2Pad8_uid871_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [31:0] rightShiftStage1Idx2_uid872_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [19:0] rightShiftStage1Idx3Rng12_uid873_i_shr100_ff_rgb24toyv12_c0_shift_x_b;
    wire [11:0] rightShiftStage1Idx3Pad12_uid874_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [31:0] rightShiftStage1Idx3_uid875_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [15:0] rightShiftStage2Idx1Rng16_uid878_i_shr100_ff_rgb24toyv12_c0_shift_x_b;
    wire [15:0] rightShiftStage2Idx1Pad16_uid879_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [31:0] rightShiftStage2Idx1_uid880_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] rightShiftStage2_uid882_i_shr100_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage2_uid882_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
    wire [30:0] rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx1_uid888_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
    wire [29:0] rightShiftStage0Idx2Rng2_uid889_i_shr122_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx2_uid891_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
    wire [28:0] rightShiftStage0Idx3Rng3_uid892_i_shr122_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage0Idx3_uid894_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
    wire [27:0] rightShiftStage1Idx1Rng4_uid897_i_shr122_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx1_uid899_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
    wire [23:0] rightShiftStage1Idx2Rng8_uid900_i_shr122_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx2_uid902_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
    wire [19:0] rightShiftStage1Idx3Rng12_uid903_i_shr122_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage1Idx3_uid905_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
    wire [1:0] rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
    wire [15:0] rightShiftStage2Idx1Rng16_uid908_i_shr122_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] rightShiftStage2Idx1_uid910_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] rightShiftStage2_uid912_i_shr122_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] rightShiftStage2_uid912_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
    wire [30:0] leftShiftStage0Idx1Rng1_uid917_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_in;
    wire [30:0] leftShiftStage0Idx1Rng1_uid917_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] leftShiftStage0Idx1_uid918_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] leftShiftStage0_uid920_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] leftShiftStage0_uid920_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
    wire [29:0] leftShiftStage0Idx1Rng2_uid925_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_in;
    wire [29:0] leftShiftStage0Idx1Rng2_uid925_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_b;
    wire [31:0] leftShiftStage0Idx1_uid926_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
    wire [0:0] leftShiftStage0_uid928_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_s;
    reg [31:0] leftShiftStage0_uid928_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
    wire [11:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire [11:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im0_shift0_q;
    wire [11:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint;
    wire [19:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im3_shift0_q;
    wire [19:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint;
    wire [19:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im6_shift0_q;
    wire [19:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint;
    wire [19:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im9_shift0_q;
    wire [19:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint;
    wire i_mul117_ff_rgb24toyv12_c93_im0_cma_reset;
    wire [13:0] i_mul117_ff_rgb24toyv12_c93_im0_cma_a0;
    wire [13:0] i_mul117_ff_rgb24toyv12_c93_im0_cma_c0;
    wire [27:0] i_mul117_ff_rgb24toyv12_c93_im0_cma_s0;
    wire [27:0] i_mul117_ff_rgb24toyv12_c93_im0_cma_qq;
    wire [27:0] i_mul117_ff_rgb24toyv12_c93_im0_cma_q;
    wire i_mul117_ff_rgb24toyv12_c93_im0_cma_ena0;
    wire i_mul117_ff_rgb24toyv12_c93_im0_cma_ena1;
    wire i_mul117_ff_rgb24toyv12_c93_im0_cma_ena2;
    wire i_mul117_ff_rgb24toyv12_c93_im8_cma_reset;
    wire [17:0] i_mul117_ff_rgb24toyv12_c93_im8_cma_a0;
    wire [17:0] i_mul117_ff_rgb24toyv12_c93_im8_cma_c0;
    wire [35:0] i_mul117_ff_rgb24toyv12_c93_im8_cma_s0;
    wire [35:0] i_mul117_ff_rgb24toyv12_c93_im8_cma_qq;
    wire [35:0] i_mul117_ff_rgb24toyv12_c93_im8_cma_q;
    wire i_mul117_ff_rgb24toyv12_c93_im8_cma_ena0;
    wire i_mul117_ff_rgb24toyv12_c93_im8_cma_ena1;
    wire i_mul117_ff_rgb24toyv12_c93_im8_cma_ena2;
    wire i_mul118_ff_rgb24toyv12_c95_im0_cma_reset;
    wire [13:0] i_mul118_ff_rgb24toyv12_c95_im0_cma_a0;
    wire [13:0] i_mul118_ff_rgb24toyv12_c95_im0_cma_c0;
    wire [27:0] i_mul118_ff_rgb24toyv12_c95_im0_cma_s0;
    wire [27:0] i_mul118_ff_rgb24toyv12_c95_im0_cma_qq;
    wire [27:0] i_mul118_ff_rgb24toyv12_c95_im0_cma_q;
    wire i_mul118_ff_rgb24toyv12_c95_im0_cma_ena0;
    wire i_mul118_ff_rgb24toyv12_c95_im0_cma_ena1;
    wire i_mul118_ff_rgb24toyv12_c95_im0_cma_ena2;
    wire i_mul118_ff_rgb24toyv12_c95_im8_cma_reset;
    wire [17:0] i_mul118_ff_rgb24toyv12_c95_im8_cma_a0;
    wire [17:0] i_mul118_ff_rgb24toyv12_c95_im8_cma_c0;
    wire [35:0] i_mul118_ff_rgb24toyv12_c95_im8_cma_s0;
    wire [35:0] i_mul118_ff_rgb24toyv12_c95_im8_cma_qq;
    wire [35:0] i_mul118_ff_rgb24toyv12_c95_im8_cma_q;
    wire i_mul118_ff_rgb24toyv12_c95_im8_cma_ena0;
    wire i_mul118_ff_rgb24toyv12_c95_im8_cma_ena1;
    wire i_mul118_ff_rgb24toyv12_c95_im8_cma_ena2;
    wire i_mul120_ff_rgb24toyv12_c97_im0_cma_reset;
    wire [13:0] i_mul120_ff_rgb24toyv12_c97_im0_cma_a0;
    wire [13:0] i_mul120_ff_rgb24toyv12_c97_im0_cma_c0;
    wire [27:0] i_mul120_ff_rgb24toyv12_c97_im0_cma_s0;
    wire [27:0] i_mul120_ff_rgb24toyv12_c97_im0_cma_qq;
    wire [27:0] i_mul120_ff_rgb24toyv12_c97_im0_cma_q;
    wire i_mul120_ff_rgb24toyv12_c97_im0_cma_ena0;
    wire i_mul120_ff_rgb24toyv12_c97_im0_cma_ena1;
    wire i_mul120_ff_rgb24toyv12_c97_im0_cma_ena2;
    wire i_mul120_ff_rgb24toyv12_c97_im8_cma_reset;
    wire [17:0] i_mul120_ff_rgb24toyv12_c97_im8_cma_a0;
    wire [17:0] i_mul120_ff_rgb24toyv12_c97_im8_cma_c0;
    wire [35:0] i_mul120_ff_rgb24toyv12_c97_im8_cma_s0;
    wire [35:0] i_mul120_ff_rgb24toyv12_c97_im8_cma_qq;
    wire [35:0] i_mul120_ff_rgb24toyv12_c97_im8_cma_q;
    wire i_mul120_ff_rgb24toyv12_c97_im8_cma_ena0;
    wire i_mul120_ff_rgb24toyv12_c97_im8_cma_ena1;
    wire i_mul120_ff_rgb24toyv12_c97_im8_cma_ena2;
    wire i_mul95_ff_rgb24toyv12_c40_im0_cma_reset;
    wire [13:0] i_mul95_ff_rgb24toyv12_c40_im0_cma_a0;
    wire [13:0] i_mul95_ff_rgb24toyv12_c40_im0_cma_c0;
    wire [27:0] i_mul95_ff_rgb24toyv12_c40_im0_cma_s0;
    wire [27:0] i_mul95_ff_rgb24toyv12_c40_im0_cma_qq;
    wire [27:0] i_mul95_ff_rgb24toyv12_c40_im0_cma_q;
    wire i_mul95_ff_rgb24toyv12_c40_im0_cma_ena0;
    wire i_mul95_ff_rgb24toyv12_c40_im0_cma_ena1;
    wire i_mul95_ff_rgb24toyv12_c40_im0_cma_ena2;
    wire i_mul95_ff_rgb24toyv12_c40_im8_cma_reset;
    wire [17:0] i_mul95_ff_rgb24toyv12_c40_im8_cma_a0;
    wire [17:0] i_mul95_ff_rgb24toyv12_c40_im8_cma_c0;
    wire [35:0] i_mul95_ff_rgb24toyv12_c40_im8_cma_s0;
    wire [35:0] i_mul95_ff_rgb24toyv12_c40_im8_cma_qq;
    wire [35:0] i_mul95_ff_rgb24toyv12_c40_im8_cma_q;
    wire i_mul95_ff_rgb24toyv12_c40_im8_cma_ena0;
    wire i_mul95_ff_rgb24toyv12_c40_im8_cma_ena1;
    wire i_mul95_ff_rgb24toyv12_c40_im8_cma_ena2;
    wire i_mul96_ff_rgb24toyv12_c42_im0_cma_reset;
    wire [13:0] i_mul96_ff_rgb24toyv12_c42_im0_cma_a0;
    wire [13:0] i_mul96_ff_rgb24toyv12_c42_im0_cma_c0;
    wire [27:0] i_mul96_ff_rgb24toyv12_c42_im0_cma_s0;
    wire [27:0] i_mul96_ff_rgb24toyv12_c42_im0_cma_qq;
    wire [27:0] i_mul96_ff_rgb24toyv12_c42_im0_cma_q;
    wire i_mul96_ff_rgb24toyv12_c42_im0_cma_ena0;
    wire i_mul96_ff_rgb24toyv12_c42_im0_cma_ena1;
    wire i_mul96_ff_rgb24toyv12_c42_im0_cma_ena2;
    wire i_mul96_ff_rgb24toyv12_c42_im8_cma_reset;
    wire [17:0] i_mul96_ff_rgb24toyv12_c42_im8_cma_a0;
    wire [17:0] i_mul96_ff_rgb24toyv12_c42_im8_cma_c0;
    wire [35:0] i_mul96_ff_rgb24toyv12_c42_im8_cma_s0;
    wire [35:0] i_mul96_ff_rgb24toyv12_c42_im8_cma_qq;
    wire [35:0] i_mul96_ff_rgb24toyv12_c42_im8_cma_q;
    wire i_mul96_ff_rgb24toyv12_c42_im8_cma_ena0;
    wire i_mul96_ff_rgb24toyv12_c42_im8_cma_ena1;
    wire i_mul96_ff_rgb24toyv12_c42_im8_cma_ena2;
    wire i_mul98_ff_rgb24toyv12_c44_im0_cma_reset;
    wire [13:0] i_mul98_ff_rgb24toyv12_c44_im0_cma_a0;
    wire [13:0] i_mul98_ff_rgb24toyv12_c44_im0_cma_c0;
    wire [27:0] i_mul98_ff_rgb24toyv12_c44_im0_cma_s0;
    wire [27:0] i_mul98_ff_rgb24toyv12_c44_im0_cma_qq;
    wire [27:0] i_mul98_ff_rgb24toyv12_c44_im0_cma_q;
    wire i_mul98_ff_rgb24toyv12_c44_im0_cma_ena0;
    wire i_mul98_ff_rgb24toyv12_c44_im0_cma_ena1;
    wire i_mul98_ff_rgb24toyv12_c44_im0_cma_ena2;
    wire i_mul98_ff_rgb24toyv12_c44_im8_cma_reset;
    wire [17:0] i_mul98_ff_rgb24toyv12_c44_im8_cma_a0;
    wire [17:0] i_mul98_ff_rgb24toyv12_c44_im8_cma_c0;
    wire [35:0] i_mul98_ff_rgb24toyv12_c44_im8_cma_s0;
    wire [35:0] i_mul98_ff_rgb24toyv12_c44_im8_cma_qq;
    wire [35:0] i_mul98_ff_rgb24toyv12_c44_im8_cma_q;
    wire i_mul98_ff_rgb24toyv12_c44_im8_cma_ena0;
    wire i_mul98_ff_rgb24toyv12_c44_im8_cma_ena1;
    wire i_mul98_ff_rgb24toyv12_c44_im8_cma_ena2;
    wire i_mul117_ff_rgb24toyv12_c93_ma3_cma_reset;
    wire [13:0] i_mul117_ff_rgb24toyv12_c93_ma3_cma_a0;
    wire [17:0] i_mul117_ff_rgb24toyv12_c93_ma3_cma_c0;
    wire [13:0] i_mul117_ff_rgb24toyv12_c93_ma3_cma_a1;
    wire [17:0] i_mul117_ff_rgb24toyv12_c93_ma3_cma_c1;
    wire [32:0] i_mul117_ff_rgb24toyv12_c93_ma3_cma_s0;
    wire [32:0] i_mul117_ff_rgb24toyv12_c93_ma3_cma_qq;
    wire [32:0] i_mul117_ff_rgb24toyv12_c93_ma3_cma_q;
    wire i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena0;
    wire i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena1;
    wire i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena2;
    wire i_mul118_ff_rgb24toyv12_c95_ma3_cma_reset;
    wire [13:0] i_mul118_ff_rgb24toyv12_c95_ma3_cma_a0;
    wire [17:0] i_mul118_ff_rgb24toyv12_c95_ma3_cma_c0;
    wire [13:0] i_mul118_ff_rgb24toyv12_c95_ma3_cma_a1;
    wire [17:0] i_mul118_ff_rgb24toyv12_c95_ma3_cma_c1;
    wire [32:0] i_mul118_ff_rgb24toyv12_c95_ma3_cma_s0;
    wire [32:0] i_mul118_ff_rgb24toyv12_c95_ma3_cma_qq;
    wire [32:0] i_mul118_ff_rgb24toyv12_c95_ma3_cma_q;
    wire i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena0;
    wire i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena1;
    wire i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena2;
    wire i_mul120_ff_rgb24toyv12_c97_ma3_cma_reset;
    wire [13:0] i_mul120_ff_rgb24toyv12_c97_ma3_cma_a0;
    wire [17:0] i_mul120_ff_rgb24toyv12_c97_ma3_cma_c0;
    wire [13:0] i_mul120_ff_rgb24toyv12_c97_ma3_cma_a1;
    wire [17:0] i_mul120_ff_rgb24toyv12_c97_ma3_cma_c1;
    wire [32:0] i_mul120_ff_rgb24toyv12_c97_ma3_cma_s0;
    wire [32:0] i_mul120_ff_rgb24toyv12_c97_ma3_cma_qq;
    wire [32:0] i_mul120_ff_rgb24toyv12_c97_ma3_cma_q;
    wire i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena0;
    wire i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena1;
    wire i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena2;
    wire i_mul95_ff_rgb24toyv12_c40_ma3_cma_reset;
    wire [13:0] i_mul95_ff_rgb24toyv12_c40_ma3_cma_a0;
    wire [17:0] i_mul95_ff_rgb24toyv12_c40_ma3_cma_c0;
    wire [13:0] i_mul95_ff_rgb24toyv12_c40_ma3_cma_a1;
    wire [17:0] i_mul95_ff_rgb24toyv12_c40_ma3_cma_c1;
    wire [32:0] i_mul95_ff_rgb24toyv12_c40_ma3_cma_s0;
    wire [32:0] i_mul95_ff_rgb24toyv12_c40_ma3_cma_qq;
    wire [32:0] i_mul95_ff_rgb24toyv12_c40_ma3_cma_q;
    wire i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena0;
    wire i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena1;
    wire i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena2;
    wire i_mul96_ff_rgb24toyv12_c42_ma3_cma_reset;
    wire [13:0] i_mul96_ff_rgb24toyv12_c42_ma3_cma_a0;
    wire [17:0] i_mul96_ff_rgb24toyv12_c42_ma3_cma_c0;
    wire [13:0] i_mul96_ff_rgb24toyv12_c42_ma3_cma_a1;
    wire [17:0] i_mul96_ff_rgb24toyv12_c42_ma3_cma_c1;
    wire [32:0] i_mul96_ff_rgb24toyv12_c42_ma3_cma_s0;
    wire [32:0] i_mul96_ff_rgb24toyv12_c42_ma3_cma_qq;
    wire [32:0] i_mul96_ff_rgb24toyv12_c42_ma3_cma_q;
    wire i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena0;
    wire i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena1;
    wire i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena2;
    wire i_mul98_ff_rgb24toyv12_c44_ma3_cma_reset;
    wire [13:0] i_mul98_ff_rgb24toyv12_c44_ma3_cma_a0;
    wire [17:0] i_mul98_ff_rgb24toyv12_c44_ma3_cma_c0;
    wire [13:0] i_mul98_ff_rgb24toyv12_c44_ma3_cma_a1;
    wire [17:0] i_mul98_ff_rgb24toyv12_c44_ma3_cma_c1;
    wire [32:0] i_mul98_ff_rgb24toyv12_c44_ma3_cma_s0;
    wire [32:0] i_mul98_ff_rgb24toyv12_c44_ma3_cma_qq;
    wire [32:0] i_mul98_ff_rgb24toyv12_c44_ma3_cma_q;
    wire i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena0;
    wire i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena1;
    wire i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena2;
    wire [9:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [9:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b;
    wire [17:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c;
    wire [17:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d;
    wire [17:0] i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e;
    wire [13:0] i_mul95_ff_rgb24toyv12_c40_bs2_merged_bit_select_b;
    wire [17:0] i_mul95_ff_rgb24toyv12_c40_bs2_merged_bit_select_c;
    wire [13:0] i_mul96_ff_rgb24toyv12_c42_bs2_merged_bit_select_b;
    wire [17:0] i_mul96_ff_rgb24toyv12_c42_bs2_merged_bit_select_c;
    wire [13:0] i_mul98_ff_rgb24toyv12_c44_bs2_merged_bit_select_b;
    wire [17:0] i_mul98_ff_rgb24toyv12_c44_bs2_merged_bit_select_c;
    wire [13:0] i_mul117_ff_rgb24toyv12_c93_bs2_merged_bit_select_b;
    wire [17:0] i_mul117_ff_rgb24toyv12_c93_bs2_merged_bit_select_c;
    wire [13:0] i_mul118_ff_rgb24toyv12_c95_bs2_merged_bit_select_b;
    wire [17:0] i_mul118_ff_rgb24toyv12_c95_bs2_merged_bit_select_c;
    wire [13:0] i_mul120_ff_rgb24toyv12_c97_bs2_merged_bit_select_b;
    wire [17:0] i_mul120_ff_rgb24toyv12_c97_bs2_merged_bit_select_c;
    wire [1:0] rightShiftStageSel0Dto0_uid865_i_shr100_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b;
    wire [1:0] rightShiftStageSel0Dto0_uid865_i_shr100_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c;
    wire [0:0] rightShiftStageSel0Dto0_uid865_i_shr100_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d;
    wire [1:0] rightShiftStageSel0Dto0_uid895_i_shr122_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b;
    wire [1:0] rightShiftStageSel0Dto0_uid895_i_shr122_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c;
    wire [0:0] rightShiftStageSel0Dto0_uid895_i_shr122_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d;
    wire [64:0] join_for_coalesced_delay_0_q;
    wire [63:0] sel_for_coalesced_delay_0_b;
    wire [0:0] sel_for_coalesced_delay_0_c;
    wire [64:0] join_for_coalesced_delay_1_q;
    wire [63:0] sel_for_coalesced_delay_1_b;
    wire [0:0] sel_for_coalesced_delay_1_c;
    wire [4:0] join_for_coalesced_delay_2_q;
    wire [0:0] sel_for_coalesced_delay_2_b;
    wire [0:0] sel_for_coalesced_delay_2_c;
    wire [0:0] sel_for_coalesced_delay_2_d;
    wire [0:0] sel_for_coalesced_delay_2_e;
    wire [0:0] sel_for_coalesced_delay_2_f;
    wire [1:0] join_for_coalesced_delay_3_q;
    wire [0:0] sel_for_coalesced_delay_3_b;
    wire [0:0] sel_for_coalesced_delay_3_c;
    wire [63:0] join_for_coalesced_delay_4_q;
    wire [31:0] sel_for_coalesced_delay_4_b;
    wire [31:0] sel_for_coalesced_delay_4_c;
    wire [63:0] join_for_coalesced_delay_5_q;
    wire [31:0] sel_for_coalesced_delay_5_b;
    wire [31:0] sel_for_coalesced_delay_5_c;
    wire [0:0] redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_in;
    wire redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_in;
    wire redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_data_in;
    wire [0:0] redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_out;
    wire redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_out;
    wire redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_data_out;
    wire [0:0] redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_in;
    wire redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_in;
    wire redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_data_in;
    wire [0:0] redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_out;
    wire redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_out;
    wire redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_data_out;
    wire [0:0] redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_in;
    wire redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_in;
    wire redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_data_in;
    wire [0:0] redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_out;
    wire redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_out;
    wire redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_data_out;
    wire [0:0] redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_in;
    wire redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_in;
    wire redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_data_in;
    wire [0:0] redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_out;
    wire redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_out;
    wire redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_data_out;
    wire [0:0] redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_in;
    wire redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_in;
    wire redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_data_in;
    wire [0:0] redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_out;
    wire redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_out;
    wire redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_data_out;
    reg [63:0] redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_q;
    reg [63:0] redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_q;
    reg [63:0] redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_q;
    reg [63:0] redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_q;
    reg [63:0] redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_q;
    wire [0:0] redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_in;
    wire redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_in;
    wire redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_data_in;
    wire [0:0] redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_out;
    wire redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_out;
    wire redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_data_out;
    reg [0:0] redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_q;
    wire [0:0] redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_in;
    wire redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_in;
    wire redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_data_in;
    wire [0:0] redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_out;
    wire redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_out;
    wire redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_data_out;
    wire [0:0] redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_in;
    wire redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_in;
    wire redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_data_in;
    wire [0:0] redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_out;
    wire redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_out;
    wire redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_data_out;
    reg [0:0] redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_q;
    wire [0:0] redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_in;
    wire redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_in;
    wire redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_data_in;
    wire [0:0] redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_out;
    wire redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_out;
    wire redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_data_out;
    reg [31:0] redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_q;
    reg [31:0] redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_q;
    reg [31:0] redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_q;
    reg [31:0] redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_q;
    wire [0:0] redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_in;
    wire redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_in;
    wire redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_data_in;
    wire [0:0] redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_out;
    wire redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_out;
    wire redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_data_out;
    wire [0:0] redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_in;
    wire redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_in;
    wire redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_data_in;
    wire [0:0] redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_out;
    wire redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_out;
    wire redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_data_out;
    reg [0:0] redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_q;
    reg [0:0] redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_q;
    reg [0:0] redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_q;
    reg [0:0] redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_q;
    reg [0:0] redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_q;
    reg [0:0] redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_q;
    reg [0:0] redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_q;
    reg [0:0] redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_q;
    reg [0:0] redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_q;
    reg [0:0] redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_q;
    reg [0:0] redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_q;
    reg [0:0] redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_q;
    reg [0:0] redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_q;
    reg [0:0] redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_q;
    reg [31:0] redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_q;
    wire [0:0] redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_in;
    wire redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_in;
    wire redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_data_in;
    wire [0:0] redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_out;
    wire redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_out;
    wire redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_data_out;
    wire [0:0] redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_in;
    wire redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_in;
    wire redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_data_in;
    wire [0:0] redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_out;
    wire redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_out;
    wire redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_data_out;
    wire [0:0] redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_in;
    wire redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_in;
    wire redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_data_in;
    wire [0:0] redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_out;
    wire redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_out;
    wire redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_data_out;
    wire [0:0] redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_in;
    wire redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_in;
    wire redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_data_in;
    wire [0:0] redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_out;
    wire redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_out;
    wire redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_data_out;
    wire [0:0] redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_in;
    wire redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_in;
    wire redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_data_in;
    wire [0:0] redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_out;
    wire redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_out;
    wire redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_data_out;
    wire [0:0] redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_in;
    wire redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_in;
    wire redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_data_in;
    wire [0:0] redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_out;
    wire redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_out;
    wire redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_data_out;
    wire [0:0] redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_in;
    wire redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_in;
    wire redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_in_bitsignaltemp;
    wire [1:0] redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_data_in;
    wire [0:0] redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_out;
    wire redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_out;
    wire redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_out_bitsignaltemp;
    wire [1:0] redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_data_out;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_in;
    wire redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_in;
    wire redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_data_in;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_out;
    wire redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_out;
    wire redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_data_out;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_in;
    wire redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_in;
    wire redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_data_in;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_out;
    wire redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_out;
    wire redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_data_out;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_in;
    wire redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_in;
    wire redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_data_in;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_out;
    wire redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_out;
    wire redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_data_out;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_in;
    wire redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_in;
    wire redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_data_in;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_out;
    wire redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_out;
    wire redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_data_out;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_in;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_in;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_data_in;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_out;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_out;
    wire redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_data_out;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_in;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_in;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_data_in;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_out;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_out;
    wire redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_data_out;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_in;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_in;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_data_in;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_out;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_out;
    wire redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_data_out;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_in;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_in;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_data_in;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_out;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_out;
    wire redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_data_out;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_in;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_in;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_data_in;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_out;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_out;
    wire redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_data_out;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_in;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_in;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_data_in;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_out;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_out;
    wire redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_data_out;
    reg [0:0] redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_q;
    reg [0:0] redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_q;
    reg [0:0] redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_q;
    reg [0:0] redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_q;
    reg [0:0] redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_q;
    wire [0:0] redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_in;
    wire redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_in;
    wire redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_data_in;
    wire [0:0] redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_out;
    wire redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_out;
    wire redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_data_out;
    wire [0:0] redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_in;
    wire redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_in;
    wire redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_data_in;
    wire [0:0] redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_out;
    wire redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_out;
    wire redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_data_out;
    reg [30:0] redist57_i_idxprom92_ff_rgb24toyv12_c35_vt_select_31_b_1_0_q;
    wire [0:0] redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_in;
    wire redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_in;
    wire redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_in_bitsignaltemp;
    wire [30:0] redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_data_in;
    wire [0:0] redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_out;
    wire redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_out;
    wire redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_out_bitsignaltemp;
    wire [30:0] redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_data_out;
    reg [30:0] redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_q;
    reg [30:0] redist60_i_idxprom107_ff_rgb24toyv12_c73_vt_select_31_b_1_0_q;
    reg [0:0] redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_q;
    reg [0:0] redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_q;
    reg [0:0] redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_q;
    reg [0:0] redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_q;
    reg [0:0] redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_q;
    wire [0:0] redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_in;
    wire redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_in;
    wire redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_data_in;
    wire [0:0] redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_out;
    wire redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_out;
    wire redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_data_out;
    wire [0:0] redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_in;
    wire redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_in;
    wire redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_data_in;
    wire [0:0] redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_out;
    wire redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_out;
    wire redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_data_out;
    reg [0:0] redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_q;
    reg [0:0] redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_q;
    reg [0:0] redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_q;
    reg [0:0] redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_q;
    reg [0:0] redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_q;
    wire [0:0] redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_in;
    wire redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_in;
    wire redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_data_in;
    wire [0:0] redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_out;
    wire redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_out;
    wire redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_data_out;
    reg [30:0] redist66_i_add114_ff_rgb24toyv12_c86_vt_select_31_b_1_0_q;
    wire [0:0] coalesced_delay_0_fifo_valid_in;
    wire coalesced_delay_0_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_in;
    wire coalesced_delay_0_fifo_stall_in_bitsignaltemp;
    wire [64:0] coalesced_delay_0_fifo_data_in;
    wire [0:0] coalesced_delay_0_fifo_valid_out;
    wire coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_out;
    wire coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    wire [64:0] coalesced_delay_0_fifo_data_out;
    wire [0:0] coalesced_delay_1_fifo_valid_in;
    wire coalesced_delay_1_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_in;
    wire coalesced_delay_1_fifo_stall_in_bitsignaltemp;
    wire [64:0] coalesced_delay_1_fifo_data_in;
    wire [0:0] coalesced_delay_1_fifo_valid_out;
    wire coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_out;
    wire coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    wire [64:0] coalesced_delay_1_fifo_data_out;
    wire [0:0] coalesced_delay_2_fifo_valid_in;
    wire coalesced_delay_2_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_in;
    wire coalesced_delay_2_fifo_stall_in_bitsignaltemp;
    wire [4:0] coalesced_delay_2_fifo_data_in;
    wire [0:0] coalesced_delay_2_fifo_valid_out;
    wire coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_out;
    wire coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    wire [4:0] coalesced_delay_2_fifo_data_out;
    wire [0:0] coalesced_delay_3_fifo_valid_in;
    wire coalesced_delay_3_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_3_fifo_stall_in;
    wire coalesced_delay_3_fifo_stall_in_bitsignaltemp;
    wire [1:0] coalesced_delay_3_fifo_data_in;
    wire [0:0] coalesced_delay_3_fifo_valid_out;
    wire coalesced_delay_3_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_3_fifo_stall_out;
    wire coalesced_delay_3_fifo_stall_out_bitsignaltemp;
    wire [1:0] coalesced_delay_3_fifo_data_out;
    reg [63:0] coalesced_delay_4_0_q;
    reg [63:0] coalesced_delay_5_0_q;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_b;
    wire [31:0] bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_q;
    wire [31:0] bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_b;
    wire [32:0] bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_q;
    wire [32:0] bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_b;
    wire [63:0] bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_q;
    wire [63:0] bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_b;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_b;
    wire [0:0] bubble_join_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_q;
    wire [0:0] bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_b;
    wire [1:0] bubble_join_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_q;
    wire [1:0] bubble_select_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_b;
    wire [32:0] bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_q;
    wire [32:0] bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_b;
    wire [63:0] bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_q;
    wire [63:0] bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_b;
    wire [63:0] bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_q;
    wire [63:0] bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_b;
    wire [139:0] bubble_join_stall_entry_q;
    wire [63:0] bubble_select_stall_entry_b;
    wire [63:0] bubble_select_stall_entry_c;
    wire [0:0] bubble_select_stall_entry_d;
    wire [0:0] bubble_select_stall_entry_e;
    wire [0:0] bubble_select_stall_entry_f;
    wire [0:0] bubble_select_stall_entry_g;
    wire [0:0] bubble_select_stall_entry_h;
    wire [0:0] bubble_select_stall_entry_i;
    wire [0:0] bubble_select_stall_entry_j;
    wire [0:0] bubble_select_stall_entry_k;
    wire [0:0] bubble_select_stall_entry_l;
    wire [0:0] bubble_select_stall_entry_m;
    wire [0:0] bubble_select_stall_entry_n;
    wire [0:0] bubble_select_stall_entry_o;
    wire [139:0] bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_b;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_c;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_d;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_e;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_f;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_g;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_h;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_i;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_j;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_k;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_l;
    wire [63:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_m;
    wire [63:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_n;
    wire [0:0] bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_o;
    wire [27:0] bubble_join_i_mul117_ff_rgb24toyv12_c93_im0_cma_q;
    wire [27:0] bubble_select_i_mul117_ff_rgb24toyv12_c93_im0_cma_b;
    wire [35:0] bubble_join_i_mul117_ff_rgb24toyv12_c93_im8_cma_q;
    wire [35:0] bubble_select_i_mul117_ff_rgb24toyv12_c93_im8_cma_b;
    wire [27:0] bubble_join_i_mul118_ff_rgb24toyv12_c95_im0_cma_q;
    wire [27:0] bubble_select_i_mul118_ff_rgb24toyv12_c95_im0_cma_b;
    wire [35:0] bubble_join_i_mul118_ff_rgb24toyv12_c95_im8_cma_q;
    wire [35:0] bubble_select_i_mul118_ff_rgb24toyv12_c95_im8_cma_b;
    wire [27:0] bubble_join_i_mul120_ff_rgb24toyv12_c97_im0_cma_q;
    wire [27:0] bubble_select_i_mul120_ff_rgb24toyv12_c97_im0_cma_b;
    wire [35:0] bubble_join_i_mul120_ff_rgb24toyv12_c97_im8_cma_q;
    wire [35:0] bubble_select_i_mul120_ff_rgb24toyv12_c97_im8_cma_b;
    wire [27:0] bubble_join_i_mul95_ff_rgb24toyv12_c40_im0_cma_q;
    wire [27:0] bubble_select_i_mul95_ff_rgb24toyv12_c40_im0_cma_b;
    wire [35:0] bubble_join_i_mul95_ff_rgb24toyv12_c40_im8_cma_q;
    wire [35:0] bubble_select_i_mul95_ff_rgb24toyv12_c40_im8_cma_b;
    wire [27:0] bubble_join_i_mul96_ff_rgb24toyv12_c42_im0_cma_q;
    wire [27:0] bubble_select_i_mul96_ff_rgb24toyv12_c42_im0_cma_b;
    wire [35:0] bubble_join_i_mul96_ff_rgb24toyv12_c42_im8_cma_q;
    wire [35:0] bubble_select_i_mul96_ff_rgb24toyv12_c42_im8_cma_b;
    wire [27:0] bubble_join_i_mul98_ff_rgb24toyv12_c44_im0_cma_q;
    wire [27:0] bubble_select_i_mul98_ff_rgb24toyv12_c44_im0_cma_b;
    wire [35:0] bubble_join_i_mul98_ff_rgb24toyv12_c44_im8_cma_q;
    wire [35:0] bubble_select_i_mul98_ff_rgb24toyv12_c44_im8_cma_b;
    wire [32:0] bubble_join_i_mul117_ff_rgb24toyv12_c93_ma3_cma_q;
    wire [32:0] bubble_select_i_mul117_ff_rgb24toyv12_c93_ma3_cma_b;
    wire [32:0] bubble_join_i_mul118_ff_rgb24toyv12_c95_ma3_cma_q;
    wire [32:0] bubble_select_i_mul118_ff_rgb24toyv12_c95_ma3_cma_b;
    wire [32:0] bubble_join_i_mul120_ff_rgb24toyv12_c97_ma3_cma_q;
    wire [32:0] bubble_select_i_mul120_ff_rgb24toyv12_c97_ma3_cma_b;
    wire [32:0] bubble_join_i_mul95_ff_rgb24toyv12_c40_ma3_cma_q;
    wire [32:0] bubble_select_i_mul95_ff_rgb24toyv12_c40_ma3_cma_b;
    wire [32:0] bubble_join_i_mul96_ff_rgb24toyv12_c42_ma3_cma_q;
    wire [32:0] bubble_select_i_mul96_ff_rgb24toyv12_c42_ma3_cma_b;
    wire [32:0] bubble_join_i_mul98_ff_rgb24toyv12_c44_ma3_cma_q;
    wire [32:0] bubble_select_i_mul98_ff_rgb24toyv12_c44_ma3_cma_b;
    wire [0:0] bubble_join_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_q;
    wire [0:0] bubble_select_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_b;
    wire [0:0] bubble_join_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_q;
    wire [0:0] bubble_select_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_b;
    wire [0:0] bubble_join_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_q;
    wire [0:0] bubble_select_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_b;
    wire [0:0] bubble_join_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_q;
    wire [0:0] bubble_select_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_b;
    wire [0:0] bubble_join_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_q;
    wire [0:0] bubble_select_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_b;
    wire [0:0] bubble_join_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_q;
    wire [0:0] bubble_select_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_b;
    wire [0:0] bubble_join_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_q;
    wire [0:0] bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b;
    wire [0:0] bubble_join_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_q;
    wire [0:0] bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b;
    wire [0:0] bubble_join_redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_q;
    wire [0:0] bubble_select_redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_b;
    wire [0:0] bubble_join_redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_q;
    wire [0:0] bubble_select_redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_b;
    wire [31:0] bubble_join_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_q;
    wire [31:0] bubble_select_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_b;
    wire [31:0] bubble_join_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_q;
    wire [31:0] bubble_select_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_b;
    wire [0:0] bubble_join_redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_q;
    wire [0:0] bubble_select_redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_b;
    wire [63:0] bubble_join_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_q;
    wire [63:0] bubble_select_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_b;
    wire [63:0] bubble_join_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_q;
    wire [63:0] bubble_select_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_b;
    wire [63:0] bubble_join_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_q;
    wire [63:0] bubble_select_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_b;
    wire [31:0] bubble_join_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_q;
    wire [31:0] bubble_select_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_b;
    wire [1:0] bubble_join_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_q;
    wire [1:0] bubble_select_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_b;
    wire [0:0] bubble_join_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_q;
    wire [0:0] bubble_select_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_b;
    wire [0:0] bubble_join_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_q;
    wire [0:0] bubble_select_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_b;
    wire [0:0] bubble_join_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_q;
    wire [0:0] bubble_select_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_b;
    wire [0:0] bubble_join_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_q;
    wire [0:0] bubble_select_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_b;
    wire [0:0] bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_q;
    wire [0:0] bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_b;
    wire [0:0] bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_q;
    wire [0:0] bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_b;
    wire [0:0] bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_q;
    wire [0:0] bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_b;
    wire [0:0] bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_q;
    wire [0:0] bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_b;
    wire [0:0] bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_q;
    wire [0:0] bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_b;
    wire [0:0] bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_q;
    wire [0:0] bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_b;
    wire [0:0] bubble_join_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_q;
    wire [0:0] bubble_select_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_b;
    wire [0:0] bubble_join_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_q;
    wire [0:0] bubble_select_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_b;
    wire [30:0] bubble_join_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_q;
    wire [30:0] bubble_select_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_b;
    wire [0:0] bubble_join_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_q;
    wire [0:0] bubble_select_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_b;
    wire [0:0] bubble_join_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_q;
    wire [0:0] bubble_select_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_b;
    wire [0:0] bubble_join_redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_q;
    wire [0:0] bubble_select_redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_b;
    wire [64:0] bubble_join_coalesced_delay_0_fifo_q;
    wire [64:0] bubble_select_coalesced_delay_0_fifo_b;
    wire [64:0] bubble_join_coalesced_delay_1_fifo_q;
    wire [64:0] bubble_select_coalesced_delay_1_fifo_b;
    wire [4:0] bubble_join_coalesced_delay_2_fifo_q;
    wire [4:0] bubble_select_coalesced_delay_2_fifo_b;
    wire [1:0] bubble_join_coalesced_delay_3_fifo_q;
    wire [1:0] bubble_select_coalesced_delay_3_fifo_b;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_wireValid;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_wireStall;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_StallValid;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_toReg0;
    reg [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_fromReg0;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_consumed0;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_toReg1;
    reg [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_fromReg1;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_consumed1;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_and0;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_or0;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_backStall;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_V0;
    wire [0:0] SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_V1;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_wireValid;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_wireStall;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_StallValid;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_toReg0;
    reg [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_fromReg0;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_consumed0;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_toReg1;
    reg [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_fromReg1;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_consumed1;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_and0;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_and1;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_or0;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_backStall;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_V0;
    wire [0:0] SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_V1;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireValid;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireStall;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_StallValid;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_toReg0;
    reg [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg0;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed0;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_toReg1;
    reg [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg1;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed1;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_toReg2;
    reg [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg2;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed2;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_and0;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_and1;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_and2;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_or0;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_or1;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_backStall;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_V0;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_V1;
    wire [0:0] SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_V2;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireValid;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireStall;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_StallValid;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_toReg0;
    reg [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg0;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed0;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_toReg1;
    reg [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg1;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed1;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_toReg2;
    reg [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg2;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed2;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_and0;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_and1;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_and2;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_or0;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_or1;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_backStall;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_V0;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_V1;
    wire [0:0] SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_V2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_and1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_and1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg7;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg8;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg9;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg10;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg11;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg12;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg13;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg14;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg15;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg16;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg17;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg18;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg19;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg20;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg21;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg21;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed21;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg22;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg22;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed22;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or21;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V5;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V6;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V7;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V8;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V9;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V10;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V11;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V12;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V13;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V14;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V15;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V16;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V17;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V18;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V19;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V20;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V21;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V22;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and4;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and5;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and6;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_V1;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_backStall;
    reg [0:0] SE_i_masked_ff_rgb24toyv12_c150_R_v_0;
    wire [0:0] SE_i_masked_ff_rgb24toyv12_c150_v_s_0;
    wire [0:0] SE_i_masked_ff_rgb24toyv12_c150_s_tv_0;
    wire [0:0] SE_i_masked_ff_rgb24toyv12_c150_backEN;
    wire [0:0] SE_i_masked_ff_rgb24toyv12_c150_and0;
    wire [0:0] SE_i_masked_ff_rgb24toyv12_c150_backStall;
    wire [0:0] SE_i_masked_ff_rgb24toyv12_c150_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_wireStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_StallValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_toReg0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_fromReg0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_consumed0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_toReg1;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_fromReg1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_consumed1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_and1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_or0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_V1;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_V0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_wireValid;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_V0;
    reg [0:0] SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_R_v_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_v_s_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_s_tv_0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_backEN;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_and0;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_backStall;
    wire [0:0] SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_V0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_wireValid;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_wireStall;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_StallValid;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_toReg0;
    reg [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_fromReg0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_consumed0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_toReg1;
    reg [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_fromReg1;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_consumed1;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_toReg2;
    reg [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_fromReg2;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_consumed2;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_and0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_or0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_or1;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_backStall;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_V0;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_V1;
    wire [0:0] SE_i_unnamed_ff_rgb24toyv12_c144_V2;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg6;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg6;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed6;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg7;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg7;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed7;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg8;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg8;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed8;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg9;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg9;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed9;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg10;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg10;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed10;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg11;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg11;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed11;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg12;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg12;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed12;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg13;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg13;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed13;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg14;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg14;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed14;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg15;
    reg [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg15;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed15;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or5;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or6;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or7;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or8;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or9;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or10;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or11;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or12;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or13;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or14;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V6;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V7;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V8;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V9;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V10;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V11;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V12;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V13;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V14;
    wire [0:0] SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V15;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_wireValid;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and0;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and1;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and2;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and3;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and4;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and5;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and6;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and7;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and8;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and9;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and10;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_V0;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_wireValid;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and0;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and1;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and2;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and3;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_backStall;
    wire [0:0] SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_V0;
    reg [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_s_0;
    reg [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_s_1;
    reg [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_0;
    reg [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_1;
    reg [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_2;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_v_s_0;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_and0;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_or0;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_or1;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backStall;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_V0;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_V1;
    wire [0:0] SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_V2;
    reg [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_s_0;
    reg [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_s_1;
    reg [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_0;
    reg [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_1;
    reg [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_2;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_v_s_0;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_and0;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_or0;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_or1;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backStall;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_V0;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_V1;
    wire [0:0] SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_V2;
    reg [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_s_0;
    reg [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_s_1;
    reg [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_0;
    reg [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_1;
    reg [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_2;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_v_s_0;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_and0;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_or0;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_or1;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backStall;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_V0;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_V1;
    wire [0:0] SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_V2;
    reg [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_s_0;
    reg [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_s_1;
    reg [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_0;
    reg [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_1;
    reg [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_2;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_v_s_0;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_and0;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_or0;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_or1;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backStall;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_V0;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_V1;
    wire [0:0] SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_V2;
    reg [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_s_0;
    reg [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_s_1;
    reg [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_0;
    reg [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_1;
    reg [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_2;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_v_s_0;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_and0;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_or0;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_or1;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backStall;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_V0;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_V1;
    wire [0:0] SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_V2;
    reg [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_s_0;
    reg [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_s_1;
    reg [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_0;
    reg [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_1;
    reg [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_2;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_v_s_0;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_0;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_1;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_2;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_and0;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_or0;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_or1;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backStall;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_V0;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_V1;
    wire [0:0] SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_V2;
    wire [0:0] SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_wireValid;
    wire [0:0] SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_and0;
    wire [0:0] SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_backStall;
    wire [0:0] SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_V0;
    wire [0:0] SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_wireValid;
    wire [0:0] SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_and0;
    wire [0:0] SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_backStall;
    wire [0:0] SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_V0;
    wire [0:0] SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_wireValid;
    wire [0:0] SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_and0;
    wire [0:0] SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_backStall;
    wire [0:0] SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_V0;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_wireValid;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_wireStall;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_StallValid;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_toReg0;
    reg [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_fromReg0;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_consumed0;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_toReg1;
    reg [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_fromReg1;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_consumed1;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_or0;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_backStall;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_V0;
    wire [0:0] SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_V1;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_wireValid;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_wireStall;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_StallValid;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_toReg0;
    reg [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_fromReg0;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_consumed0;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_toReg1;
    reg [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_fromReg1;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_consumed1;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_or0;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_backStall;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_V0;
    wire [0:0] SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_V1;
    reg [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_R_v_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_v_s_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_s_tv_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_backEN;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_backStall;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_V0;
    reg [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_R_v_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_v_s_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_s_tv_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_backEN;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_backStall;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_V0;
    reg [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_R_v_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_v_s_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_s_tv_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_backEN;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_backStall;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_V0;
    reg [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_R_v_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_v_s_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_s_tv_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_backEN;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_backStall;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_V0;
    reg [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_R_v_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_v_s_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_s_tv_0;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_backEN;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_backStall;
    wire [0:0] SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_V0;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_wireValid;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_wireStall;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_StallValid;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_toReg0;
    reg [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_fromReg0;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_consumed0;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_toReg1;
    reg [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_fromReg1;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_consumed1;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_or0;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_backStall;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_V0;
    wire [0:0] SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_V1;
    reg [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_0;
    reg [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_1;
    reg [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_2;
    reg [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_3;
    reg [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_4;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_v_s_0;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_0;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_1;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_2;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_3;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_4;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backEN;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or0;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or1;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or2;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or3;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backStall;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V0;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V1;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V2;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V3;
    wire [0:0] SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V4;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireStall;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_StallValid;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg0;
    reg [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg0;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed0;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg1;
    reg [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg1;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed1;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg2;
    reg [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg2;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed2;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg3;
    reg [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg3;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed3;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg4;
    reg [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg4;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed4;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg5;
    reg [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg5;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed5;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or0;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or1;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or2;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or3;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or4;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_backStall;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V0;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V1;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V2;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V3;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V4;
    wire [0:0] SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V5;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireStall;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_StallValid;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg0;
    reg [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg0;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed0;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg1;
    reg [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg1;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed1;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg2;
    reg [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg2;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed2;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg3;
    reg [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg3;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed3;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg4;
    reg [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg4;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed4;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg5;
    reg [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg5;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed5;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg6;
    reg [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg6;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed6;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg7;
    reg [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg7;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed7;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or0;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or1;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or2;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or3;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or4;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or5;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or6;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_backStall;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V0;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V1;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V2;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V3;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V4;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V5;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V6;
    wire [0:0] SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V7;
    reg [0:0] SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_0;
    reg [0:0] SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_1;
    wire [0:0] SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_v_s_0;
    wire [0:0] SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_s_tv_0;
    wire [0:0] SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_s_tv_1;
    wire [0:0] SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backEN;
    wire [0:0] SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_or0;
    wire [0:0] SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backStall;
    wire [0:0] SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_V0;
    wire [0:0] SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_V1;
    reg [0:0] SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_V0;
    reg [0:0] SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_V0;
    reg [0:0] SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_V0;
    reg [0:0] SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_V0;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_wireValid;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_wireStall;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_StallValid;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_toReg0;
    reg [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_fromReg0;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_consumed0;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_toReg1;
    reg [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_fromReg1;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_consumed1;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_or0;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_backStall;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_V0;
    wire [0:0] SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_V1;
    reg [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_R_v_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_v_s_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_s_tv_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_backEN;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_backStall;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_V0;
    reg [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_R_v_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_v_s_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_s_tv_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_backEN;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_backStall;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_V0;
    reg [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_R_v_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_v_s_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_s_tv_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_backEN;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_backStall;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_V0;
    reg [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_R_v_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_v_s_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_s_tv_0;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_backEN;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_backStall;
    wire [0:0] SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_V0;
    reg [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_R_v_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_v_s_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_s_tv_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_backEN;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_backStall;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_V0;
    reg [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_R_v_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_v_s_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_s_tv_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_backEN;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_backStall;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_V0;
    reg [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_R_v_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_v_s_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_s_tv_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_backEN;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_backStall;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_V0;
    reg [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_R_v_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_v_s_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_s_tv_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_backEN;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_backStall;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_V0;
    reg [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_R_v_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_v_s_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_s_tv_0;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backEN;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backStall;
    wire [0:0] SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_V0;
    reg [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_R_v_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_v_s_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_s_tv_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_backEN;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_backStall;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_V0;
    reg [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_R_v_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_v_s_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_s_tv_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_backEN;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_backStall;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_V0;
    reg [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_R_v_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_v_s_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_s_tv_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_backEN;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_backStall;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_V0;
    reg [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_R_v_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_v_s_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_s_tv_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_backEN;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_backStall;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_V0;
    reg [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_R_v_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_v_s_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_s_tv_0;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_backEN;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_backStall;
    wire [0:0] SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_V0;
    reg [0:0] SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_0;
    reg [0:0] SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_1;
    wire [0:0] SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_v_s_0;
    wire [0:0] SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_s_tv_0;
    wire [0:0] SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_s_tv_1;
    wire [0:0] SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_backEN;
    wire [0:0] SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_or0;
    wire [0:0] SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_backStall;
    wire [0:0] SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_V0;
    wire [0:0] SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_V1;
    wire [0:0] SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_wireValid;
    wire [0:0] SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_backStall;
    wire [0:0] SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_V0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_wireValid;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_wireStall;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_StallValid;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_toReg0;
    reg [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_fromReg0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_consumed0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_toReg1;
    reg [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_fromReg1;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_consumed1;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_or0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_backStall;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_V0;
    wire [0:0] SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_V1;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_wireValid;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_and0;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_backStall;
    wire [0:0] SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_V0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_wireValid;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_wireStall;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_StallValid;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_toReg0;
    reg [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_fromReg0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_consumed0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_toReg1;
    reg [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_fromReg1;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_consumed1;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_or0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_backStall;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_V0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_V1;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_wireValid;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_and0;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_backStall;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_V0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_wireValid;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_and0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_and1;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_and2;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_backStall;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_V0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_wireValid;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_and0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_backStall;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_V0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_wireValid;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_wireStall;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_StallValid;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_toReg0;
    reg [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_fromReg0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_consumed0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_toReg1;
    reg [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_fromReg1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_consumed1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_or0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_backStall;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_V0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_V1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_wireValid;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_and0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_backStall;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_V0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_wireValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_wireStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_StallValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_toReg0;
    reg [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_fromReg0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_consumed0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_toReg1;
    reg [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_fromReg1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_consumed1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_or0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_backStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_V0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_V1;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_wireValid;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_wireStall;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_StallValid;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_toReg0;
    reg [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_fromReg0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_consumed0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_toReg1;
    reg [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_fromReg1;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_consumed1;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_or0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_backStall;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_V0;
    wire [0:0] SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_V1;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_wireValid;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_wireStall;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_StallValid;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_toReg0;
    reg [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_fromReg0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_consumed0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_toReg1;
    reg [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_fromReg1;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_consumed1;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_and0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_and1;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_or0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_backStall;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_V0;
    wire [0:0] SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_V1;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_wireValid;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_wireStall;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_StallValid;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_toReg0;
    reg [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_fromReg0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_consumed0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_toReg1;
    reg [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_fromReg1;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_consumed1;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_or0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_backStall;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_V0;
    wire [0:0] SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_V1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_wireValid;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_wireStall;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_StallValid;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_toReg0;
    reg [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_fromReg0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_consumed0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_toReg1;
    reg [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_fromReg1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_consumed1;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_or0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_backStall;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_V0;
    wire [0:0] SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_V1;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_wireValid;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_and0;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_backStall;
    wire [0:0] SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_V0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_wireValid;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_and0;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_backStall;
    wire [0:0] SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_V0;
    reg [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_R_v_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_v_s_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_s_tv_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_backEN;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_backStall;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_V0;
    reg [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_R_v_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_v_s_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_s_tv_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_backEN;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_backStall;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_V0;
    reg [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_R_v_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_v_s_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_s_tv_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_backEN;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_backStall;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_V0;
    reg [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_R_v_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_v_s_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_s_tv_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_backEN;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_backStall;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_V0;
    reg [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_0;
    reg [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_1;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_v_s_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_s_tv_0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_s_tv_1;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backEN;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_or0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backStall;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_V0;
    wire [0:0] SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_V1;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireStall;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_StallValid;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg0;
    reg [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg0;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed0;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg1;
    reg [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg1;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed1;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg2;
    reg [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg2;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed2;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg3;
    reg [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg3;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed3;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg4;
    reg [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg4;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed4;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or0;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or1;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or2;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or3;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_backStall;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V0;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V1;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V2;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V3;
    wire [0:0] SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V4;
    wire [0:0] SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_wireValid;
    wire [0:0] SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_and0;
    wire [0:0] SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_backStall;
    wire [0:0] SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_V0;
    wire [0:0] SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_wireValid;
    wire [0:0] SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_and0;
    wire [0:0] SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_backStall;
    wire [0:0] SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_V0;
    reg [0:0] SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_R_v_0;
    wire [0:0] SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_v_s_0;
    wire [0:0] SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_s_tv_0;
    wire [0:0] SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_backEN;
    wire [0:0] SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_backStall;
    wire [0:0] SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_V0;
    reg [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_R_v_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_v_s_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_s_tv_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_backEN;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_backStall;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_V0;
    reg [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_R_v_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_v_s_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_s_tv_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_backEN;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_backStall;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_V0;
    reg [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_R_v_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_v_s_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_s_tv_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_backEN;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_backStall;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_V0;
    reg [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_R_v_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_v_s_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_s_tv_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_backEN;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_backStall;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_V0;
    reg [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_0;
    reg [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_1;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_v_s_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_s_tv_0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_s_tv_1;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backEN;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_or0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backStall;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_V0;
    wire [0:0] SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_V1;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_wireValid;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_wireStall;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_StallValid;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_toReg0;
    reg [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_fromReg0;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_consumed0;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_toReg1;
    reg [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_fromReg1;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_consumed1;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_or0;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_backStall;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_V0;
    wire [0:0] SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_V1;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_wireValid;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_wireStall;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_StallValid;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_toReg0;
    reg [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_fromReg0;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_consumed0;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_toReg1;
    reg [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_fromReg1;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_consumed1;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_or0;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_backStall;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_V0;
    wire [0:0] SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_V1;
    reg [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_R_v_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_v_s_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_s_tv_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_backEN;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_backStall;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_V0;
    reg [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_R_v_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_v_s_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_s_tv_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_backEN;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_backStall;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_V0;
    reg [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_R_v_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_v_s_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_s_tv_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backEN;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backStall;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_V0;
    reg [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_R_v_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_v_s_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_s_tv_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_backEN;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_backStall;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_V0;
    reg [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_0;
    reg [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_1;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_v_s_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_s_tv_0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_s_tv_1;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_backEN;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_or0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_backStall;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_V0;
    wire [0:0] SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_V1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_and0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_1_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_1_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_1_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg3;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_toReg4;
    reg [0:0] SE_out_coalesced_delay_2_fifo_fromReg4;
    wire [0:0] SE_out_coalesced_delay_2_fifo_consumed4;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_or3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V3;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V4;
    wire [0:0] SE_out_coalesced_delay_3_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_3_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_3_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_3_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_3_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_3_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_3_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_3_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_3_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_3_fifo_and0;
    wire [0:0] SE_out_coalesced_delay_3_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_3_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_3_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_3_fifo_V1;
    reg [0:0] SE_coalesced_delay_4_0_R_v_0;
    wire [0:0] SE_coalesced_delay_4_0_v_s_0;
    wire [0:0] SE_coalesced_delay_4_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_4_0_backEN;
    wire [0:0] SE_coalesced_delay_4_0_backStall;
    wire [0:0] SE_coalesced_delay_4_0_V0;
    reg [0:0] SE_coalesced_delay_5_0_R_v_0;
    wire [0:0] SE_coalesced_delay_5_0_v_s_0;
    wire [0:0] SE_coalesced_delay_5_0_s_tv_0;
    wire [0:0] SE_coalesced_delay_5_0_backEN;
    wire [0:0] SE_coalesced_delay_5_0_backStall;
    wire [0:0] SE_coalesced_delay_5_0_V0;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_and0;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_backStall;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_V0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_wireValid;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and1;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and2;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and3;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and4;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and5;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and6;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_backStall;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_V0;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_wireValid;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_backStall;
    wire [0:0] SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_V0;
    wire [0:0] SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and2;
    wire [0:0] SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and3;
    wire [0:0] SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and4;
    wire [0:0] SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_V0;
    wire [0:0] SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_wireValid;
    wire [0:0] SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and0;
    wire [0:0] SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and1;
    wire [0:0] SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and2;
    wire [0:0] SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and3;
    wire [0:0] SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and4;
    wire [0:0] SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_backStall;
    wire [0:0] SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_V0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_in;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_out;
    wire bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_in;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_in;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_in_bitsignaltemp;
    wire [27:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_out;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_out;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_out_bitsignaltemp;
    wire [27:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_in;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_in;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_in_bitsignaltemp;
    wire [35:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_out;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_out;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_out_bitsignaltemp;
    wire [35:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_data_out;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_in;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_in;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_in_bitsignaltemp;
    wire [32:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_data_in;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_out;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_out;
    wire bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_out_bitsignaltemp;
    wire [32:0] bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_data_out;
    wire [0:0] SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_i_valid;
    reg [0:0] SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_valid;
    reg [0:0] SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_data0;
    wire [0:0] SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backStall;
    wire [0:0] SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_V;
    wire [0:0] SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_D0;
    wire [0:0] SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_i_valid;
    reg [0:0] SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_valid;
    reg [0:0] SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_data0;
    wire [0:0] SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backStall;
    wire [0:0] SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_V;
    wire [0:0] SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_D0;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_i_valid;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_valid;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_and0;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data0;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data1;
    reg [0:0] SR_SE_out_coalesced_delay_1_fifo_r_data2;
    reg [63:0] SR_SE_out_coalesced_delay_1_fifo_r_data3;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_backStall;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_V;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D0;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D1;
    wire [0:0] SR_SE_out_coalesced_delay_1_fifo_D2;
    wire [63:0] SR_SE_out_coalesced_delay_1_fifo_D3;
    wire [0:0] SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_i_valid;
    reg [0:0] SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_valid;
    reg [0:0] SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_data0;
    wire [0:0] SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backStall;
    wire [0:0] SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_V;
    wire [0:0] SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_D0;
    wire [0:0] SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_i_valid;
    reg [0:0] SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_valid;
    reg [0:0] SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_data0;
    wire [0:0] SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backStall;
    wire [0:0] SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_V;
    wire [0:0] SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_D0;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_i_valid;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_valid;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_and0;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data0;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data1;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data2;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data3;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data4;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data5;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data6;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data7;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data8;
    reg [0:0] SR_SE_out_coalesced_delay_2_fifo_r_data9;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_backStall;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_V;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D0;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D1;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D2;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D3;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D4;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D5;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D6;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D7;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D8;
    wire [0:0] SR_SE_out_coalesced_delay_2_fifo_D9;
    wire [0:0] SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_i_valid;
    reg [0:0] SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_valid;
    reg [0:0] SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_data0;
    wire [0:0] SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backStall;
    wire [0:0] SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_V;
    wire [0:0] SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_D0;


    // SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143(STALLENABLE,1675)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_V0 = SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_backStall = i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_and0 = SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_V1;
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V19 & SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_and0;

    // SE_out_i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149(STALLENABLE,1672)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_wireValid = i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_valid_out;

    // bubble_join_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4(BITJOIN,1225)
    assign bubble_join_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_q = i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out;

    // bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4(BITSELECT,1226)
    assign bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b = $unsigned(bubble_join_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_q[0:0]);

    // c_i32_16162(CONSTANT,26)
    assign c_i32_16162_q = $unsigned(32'b00000000000000000000000000010000);

    // rightShiftStage2Idx1Pad16_uid879_i_shr100_ff_rgb24toyv12_c0_shift_x(CONSTANT,878)
    assign rightShiftStage2Idx1Pad16_uid879_i_shr100_ff_rgb24toyv12_c0_shift_x_q = $unsigned(16'b0000000000000000);

    // rightShiftStage2Idx1Rng16_uid878_i_shr100_ff_rgb24toyv12_c0_shift_x(BITSELECT,877)@75
    assign rightShiftStage2Idx1Rng16_uid878_i_shr100_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_q[31:16];

    // rightShiftStage2Idx1_uid880_i_shr100_ff_rgb24toyv12_c0_shift_x(BITJOIN,879)@75
    assign rightShiftStage2Idx1_uid880_i_shr100_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage2Idx1Pad16_uid879_i_shr100_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage2Idx1Rng16_uid878_i_shr100_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx3Pad12_uid874_i_shr100_ff_rgb24toyv12_c0_shift_x(CONSTANT,873)
    assign rightShiftStage1Idx3Pad12_uid874_i_shr100_ff_rgb24toyv12_c0_shift_x_q = $unsigned(12'b000000000000);

    // rightShiftStage1Idx3Rng12_uid873_i_shr100_ff_rgb24toyv12_c0_shift_x(BITSELECT,872)@75
    assign rightShiftStage1Idx3Rng12_uid873_i_shr100_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q[31:12];

    // rightShiftStage1Idx3_uid875_i_shr100_ff_rgb24toyv12_c0_shift_x(BITJOIN,874)@75
    assign rightShiftStage1Idx3_uid875_i_shr100_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx3Pad12_uid874_i_shr100_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx3Rng12_uid873_i_shr100_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx2Pad8_uid871_i_shr100_ff_rgb24toyv12_c0_shift_x(CONSTANT,870)
    assign rightShiftStage1Idx2Pad8_uid871_i_shr100_ff_rgb24toyv12_c0_shift_x_q = $unsigned(8'b00000000);

    // rightShiftStage1Idx2Rng8_uid870_i_shr100_ff_rgb24toyv12_c0_shift_x(BITSELECT,869)@75
    assign rightShiftStage1Idx2Rng8_uid870_i_shr100_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q[31:8];

    // rightShiftStage1Idx2_uid872_i_shr100_ff_rgb24toyv12_c0_shift_x(BITJOIN,871)@75
    assign rightShiftStage1Idx2_uid872_i_shr100_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx2Pad8_uid871_i_shr100_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx2Rng8_uid870_i_shr100_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx1Pad4_uid868_i_shr100_ff_rgb24toyv12_c0_shift_x(CONSTANT,867)
    assign rightShiftStage1Idx1Pad4_uid868_i_shr100_ff_rgb24toyv12_c0_shift_x_q = $unsigned(4'b0000);

    // rightShiftStage1Idx1Rng4_uid867_i_shr100_ff_rgb24toyv12_c0_shift_x(BITSELECT,866)@75
    assign rightShiftStage1Idx1Rng4_uid867_i_shr100_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q[31:4];

    // rightShiftStage1Idx1_uid869_i_shr100_ff_rgb24toyv12_c0_shift_x(BITJOIN,868)@75
    assign rightShiftStage1Idx1_uid869_i_shr100_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx1Pad4_uid868_i_shr100_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx1Rng4_uid867_i_shr100_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx3Pad3_uid863_i_shr100_ff_rgb24toyv12_c0_shift_x(CONSTANT,862)
    assign rightShiftStage0Idx3Pad3_uid863_i_shr100_ff_rgb24toyv12_c0_shift_x_q = $unsigned(3'b000);

    // rightShiftStage0Idx3Rng3_uid862_i_shr100_ff_rgb24toyv12_c0_shift_x(BITSELECT,861)@75
    assign rightShiftStage0Idx3Rng3_uid862_i_shr100_ff_rgb24toyv12_c0_shift_x_b = redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_q[31:3];

    // rightShiftStage0Idx3_uid864_i_shr100_ff_rgb24toyv12_c0_shift_x(BITJOIN,863)@75
    assign rightShiftStage0Idx3_uid864_i_shr100_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage0Idx3Pad3_uid863_i_shr100_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage0Idx3Rng3_uid862_i_shr100_ff_rgb24toyv12_c0_shift_x_b};

    // i_unnamed_ff_rgb24toyv12_c14_vt_const_1(CONSTANT,236)
    assign i_unnamed_ff_rgb24toyv12_c14_vt_const_1_q = $unsigned(2'b00);

    // rightShiftStage0Idx2Rng2_uid859_i_shr100_ff_rgb24toyv12_c0_shift_x(BITSELECT,858)@75
    assign rightShiftStage0Idx2Rng2_uid859_i_shr100_ff_rgb24toyv12_c0_shift_x_b = redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_q[31:2];

    // rightShiftStage0Idx2_uid861_i_shr100_ff_rgb24toyv12_c0_shift_x(BITJOIN,860)@75
    assign rightShiftStage0Idx2_uid861_i_shr100_ff_rgb24toyv12_c0_shift_x_q = {i_unnamed_ff_rgb24toyv12_c14_vt_const_1_q, rightShiftStage0Idx2Rng2_uid859_i_shr100_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x(BITSELECT,855)@75
    assign rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_b = redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_q[31:1];

    // rightShiftStage0Idx1_uid858_i_shr100_ff_rgb24toyv12_c0_shift_x(BITJOIN,857)@75
    assign rightShiftStage0Idx1_uid858_i_shr100_ff_rgb24toyv12_c0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_b};

    // bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x(BITJOIN,1314)
    assign bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q = {ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_13_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_12_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_11_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_10_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_9_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_8_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_7_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_6_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_5_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_4_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_3_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_2_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_1_tpl, ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl};

    // bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x(BITSELECT,1315)
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_b = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[0:0]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_c = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[1:1]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_d = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[2:2]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_e = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[3:3]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_f = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[4:4]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_g = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[5:5]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_h = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[6:6]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_i = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[7:7]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_j = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[8:8]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_k = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[9:9]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_l = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[10:10]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_m = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[74:11]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_n = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[138:75]);
    assign bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_o = $unsigned(bubble_join_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_q[139:139]);

    // join_for_coalesced_delay_3(BITJOIN,1072)
    assign join_for_coalesced_delay_3_q = {bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_l, bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_k};

    // SE_out_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154(STALLENABLE,1660)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_wireValid = i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_valid_out;

    // bubble_join_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo(BITJOIN,1464)
    assign bubble_join_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_q = redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_data_out;

    // bubble_select_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo(BITSELECT,1465)
    assign bubble_select_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_b = $unsigned(bubble_join_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153(BITJOIN,1277)
    assign bubble_join_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_q = i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153(BITSELECT,1278)
    assign bubble_select_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_q[0:0]);

    // i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154(BLACKBOX,175)@174
    // in in_stall_in@20000000
    // out out_data_out@175
    // out out_feedback_out_97@20000000
    // out out_feedback_valid_out_97@20000000
    // out out_stall_out@20000000
    // out out_valid_out@175
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_notcmp292306_push97_0 thei_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_b),
        .in_feedback_stall_in_97(i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_feedback_stall_out_97),
        .in_keep_going(bubble_select_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_V0),
        .out_data_out(),
        .out_feedback_out_97(i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_feedback_out_97),
        .out_feedback_valid_out_97(i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_feedback_valid_out_97),
        .out_stall_out(i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153(STALLENABLE,1606)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_backStall) & SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_wireValid) | SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_backStall) & SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_wireValid) | SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_StallValid = SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_backStall & SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_toReg0 = SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_StallValid & SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_toReg1 = SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_StallValid & SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_or0 = SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_consumed1 & SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_or0);
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_backStall = SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_V0 = SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_V1 = SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_wireValid = i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_valid_out;

    // SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154(STALLENABLE,1659)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_V0 = SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_backStall = i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_and0 = SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_V1;
    assign SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_wireValid = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V2 & SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137(STALLENABLE,1658)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_wireValid = i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_valid_out;

    // rightShiftStage2Idx1Rng16_uid908_i_shr122_ff_rgb24toyv12_c0_shift_x(BITSELECT,907)@143
    assign rightShiftStage2Idx1Rng16_uid908_i_shr122_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_q[31:16];

    // rightShiftStage2Idx1_uid910_i_shr122_ff_rgb24toyv12_c0_shift_x(BITJOIN,909)@143
    assign rightShiftStage2Idx1_uid910_i_shr122_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage2Idx1Pad16_uid879_i_shr100_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage2Idx1Rng16_uid908_i_shr122_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx3Rng12_uid903_i_shr122_ff_rgb24toyv12_c0_shift_x(BITSELECT,902)@143
    assign rightShiftStage1Idx3Rng12_uid903_i_shr122_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q[31:12];

    // rightShiftStage1Idx3_uid905_i_shr122_ff_rgb24toyv12_c0_shift_x(BITJOIN,904)@143
    assign rightShiftStage1Idx3_uid905_i_shr122_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx3Pad12_uid874_i_shr100_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx3Rng12_uid903_i_shr122_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx2Rng8_uid900_i_shr122_ff_rgb24toyv12_c0_shift_x(BITSELECT,899)@143
    assign rightShiftStage1Idx2Rng8_uid900_i_shr122_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q[31:8];

    // rightShiftStage1Idx2_uid902_i_shr122_ff_rgb24toyv12_c0_shift_x(BITJOIN,901)@143
    assign rightShiftStage1Idx2_uid902_i_shr122_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx2Pad8_uid871_i_shr100_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx2Rng8_uid900_i_shr122_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage1Idx1Rng4_uid897_i_shr122_ff_rgb24toyv12_c0_shift_x(BITSELECT,896)@143
    assign rightShiftStage1Idx1Rng4_uid897_i_shr122_ff_rgb24toyv12_c0_shift_x_b = rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q[31:4];

    // rightShiftStage1Idx1_uid899_i_shr122_ff_rgb24toyv12_c0_shift_x(BITJOIN,898)@143
    assign rightShiftStage1Idx1_uid899_i_shr122_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage1Idx1Pad4_uid868_i_shr100_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage1Idx1Rng4_uid897_i_shr122_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx3Rng3_uid892_i_shr122_ff_rgb24toyv12_c0_shift_x(BITSELECT,891)@143
    assign rightShiftStage0Idx3Rng3_uid892_i_shr122_ff_rgb24toyv12_c0_shift_x_b = redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_q[31:3];

    // rightShiftStage0Idx3_uid894_i_shr122_ff_rgb24toyv12_c0_shift_x(BITJOIN,893)@143
    assign rightShiftStage0Idx3_uid894_i_shr122_ff_rgb24toyv12_c0_shift_x_q = {rightShiftStage0Idx3Pad3_uid863_i_shr100_ff_rgb24toyv12_c0_shift_x_q, rightShiftStage0Idx3Rng3_uid892_i_shr122_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx2Rng2_uid889_i_shr122_ff_rgb24toyv12_c0_shift_x(BITSELECT,888)@143
    assign rightShiftStage0Idx2Rng2_uid889_i_shr122_ff_rgb24toyv12_c0_shift_x_b = redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_q[31:2];

    // rightShiftStage0Idx2_uid891_i_shr122_ff_rgb24toyv12_c0_shift_x(BITJOIN,890)@143
    assign rightShiftStage0Idx2_uid891_i_shr122_ff_rgb24toyv12_c0_shift_x_q = {i_unnamed_ff_rgb24toyv12_c14_vt_const_1_q, rightShiftStage0Idx2Rng2_uid889_i_shr122_ff_rgb24toyv12_c0_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x(BITSELECT,885)@143
    assign rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_b = redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_q[31:1];

    // rightShiftStage0Idx1_uid888_i_shr122_ff_rgb24toyv12_c0_shift_x(BITJOIN,887)@143
    assign rightShiftStage0Idx1_uid888_i_shr122_ff_rgb24toyv12_c0_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_b};

    // SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6(STALLENABLE,2336)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_wireValid = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92(STALLENABLE,1540)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_backStall = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92(BLACKBOX,115)@138
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z67_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92(BITJOIN,1175)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92(BITSELECT,1176)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_q[31:0]);

    // i_mul117_ff_rgb24toyv12_c93_bs2_merged_bit_select(BITSELECT,990)@138
    assign i_mul117_ff_rgb24toyv12_c93_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_b[31:18];
    assign i_mul117_ff_rgb24toyv12_c93_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_b[17:0];

    // bubble_join_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83(BITJOIN,1209)
    assign bubble_join_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_q = i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83(BITSELECT,1210)
    assign bubble_select_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_q[31:0]);

    // i_mul118_ff_rgb24toyv12_c95_bs4(BITSELECT,630)@138
    assign i_mul118_ff_rgb24toyv12_c95_bs4_in = bubble_select_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_b[17:0];
    assign i_mul118_ff_rgb24toyv12_c95_bs4_b = i_mul118_ff_rgb24toyv12_c95_bs4_in[17:0];

    // SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7(STALLENABLE,2338)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_wireValid = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94(BLACKBOX,116)@138
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z68_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_V0),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_out_dest_data_out_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94(BITJOIN,1178)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_out_dest_data_out_3_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94(BITSELECT,1179)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_q[31:0]);

    // i_mul118_ff_rgb24toyv12_c95_bs2_merged_bit_select(BITSELECT,991)@138
    assign i_mul118_ff_rgb24toyv12_c95_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_b[31:18];
    assign i_mul118_ff_rgb24toyv12_c95_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_b[17:0];

    // i_mul118_ff_rgb24toyv12_c95_bs1(BITSELECT,627)@138
    assign i_mul118_ff_rgb24toyv12_c95_bs1_b = bubble_select_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_b[31:18];

    // i_mul118_ff_rgb24toyv12_c95_ma3_cma(CHAINMULTADD,974)@138 + 3
    assign i_mul118_ff_rgb24toyv12_c95_ma3_cma_reset = ~ (resetn);
    assign i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena0 = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN[0];
    assign i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena1 = i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena0;
    assign i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena2 = i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena0;

    assign i_mul118_ff_rgb24toyv12_c95_ma3_cma_a0 = i_mul118_ff_rgb24toyv12_c95_bs1_b;
    assign i_mul118_ff_rgb24toyv12_c95_ma3_cma_c0 = i_mul118_ff_rgb24toyv12_c95_bs2_merged_bit_select_c;
    assign i_mul118_ff_rgb24toyv12_c95_ma3_cma_a1 = i_mul118_ff_rgb24toyv12_c95_bs2_merged_bit_select_b;
    assign i_mul118_ff_rgb24toyv12_c95_ma3_cma_c1 = i_mul118_ff_rgb24toyv12_c95_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul118_ff_rgb24toyv12_c95_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena2, i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena1, i_mul118_ff_rgb24toyv12_c95_ma3_cma_ena0 }),
        .aclr({ i_mul118_ff_rgb24toyv12_c95_ma3_cma_reset, i_mul118_ff_rgb24toyv12_c95_ma3_cma_reset }),
        .ay(i_mul118_ff_rgb24toyv12_c95_ma3_cma_a1),
        .by(i_mul118_ff_rgb24toyv12_c95_ma3_cma_a0),
        .ax(i_mul118_ff_rgb24toyv12_c95_ma3_cma_c1),
        .bx(i_mul118_ff_rgb24toyv12_c95_ma3_cma_c0),
        .resulta(i_mul118_ff_rgb24toyv12_c95_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul118_ff_rgb24toyv12_c95_ma3_cma_delay ( .xin(i_mul118_ff_rgb24toyv12_c95_ma3_cma_s0), .xout(i_mul118_ff_rgb24toyv12_c95_ma3_cma_qq), .ena(SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul118_ff_rgb24toyv12_c95_ma3_cma_q = $unsigned(i_mul118_ff_rgb24toyv12_c95_ma3_cma_qq[32:0]);

    // bubble_join_i_mul118_ff_rgb24toyv12_c95_ma3_cma(BITJOIN,1365)
    assign bubble_join_i_mul118_ff_rgb24toyv12_c95_ma3_cma_q = i_mul118_ff_rgb24toyv12_c95_ma3_cma_q;

    // SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8(STALLENABLE,2340)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_wireValid = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96(STALLENABLE,1544)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_backStall = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96(BLACKBOX,117)@138
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z69_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96 (
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_V0),
        .out_dest_data_out_4_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_out_dest_data_out_4_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96(BITJOIN,1181)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_out_dest_data_out_4_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96(BITSELECT,1182)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_q[31:0]);

    // i_mul120_ff_rgb24toyv12_c97_bs2_merged_bit_select(BITSELECT,992)@138
    assign i_mul120_ff_rgb24toyv12_c97_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_b[31:18];
    assign i_mul120_ff_rgb24toyv12_c97_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_b[17:0];

    // bubble_join_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77(BITJOIN,1206)
    assign bubble_join_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_q = i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77(BITSELECT,1207)
    assign bubble_select_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_q[31:0]);

    // i_mul120_ff_rgb24toyv12_c97_bs1(BITSELECT,642)@138
    assign i_mul120_ff_rgb24toyv12_c97_bs1_b = bubble_select_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_b[31:18];

    // i_mul120_ff_rgb24toyv12_c97_im0_cma(CHAINMULTADD,965)@138 + 3
    assign i_mul120_ff_rgb24toyv12_c97_im0_cma_reset = ~ (resetn);
    assign i_mul120_ff_rgb24toyv12_c97_im0_cma_ena0 = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN[0];
    assign i_mul120_ff_rgb24toyv12_c97_im0_cma_ena1 = i_mul120_ff_rgb24toyv12_c97_im0_cma_ena0;
    assign i_mul120_ff_rgb24toyv12_c97_im0_cma_ena2 = i_mul120_ff_rgb24toyv12_c97_im0_cma_ena0;

    assign i_mul120_ff_rgb24toyv12_c97_im0_cma_a0 = i_mul120_ff_rgb24toyv12_c97_bs1_b;
    assign i_mul120_ff_rgb24toyv12_c97_im0_cma_c0 = i_mul120_ff_rgb24toyv12_c97_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul120_ff_rgb24toyv12_c97_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul120_ff_rgb24toyv12_c97_im0_cma_ena2, i_mul120_ff_rgb24toyv12_c97_im0_cma_ena1, i_mul120_ff_rgb24toyv12_c97_im0_cma_ena0 }),
        .aclr({ i_mul120_ff_rgb24toyv12_c97_im0_cma_reset, i_mul120_ff_rgb24toyv12_c97_im0_cma_reset }),
        .ay(i_mul120_ff_rgb24toyv12_c97_im0_cma_a0),
        .ax(i_mul120_ff_rgb24toyv12_c97_im0_cma_c0),
        .resulta(i_mul120_ff_rgb24toyv12_c97_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul120_ff_rgb24toyv12_c97_im0_cma_delay ( .xin(i_mul120_ff_rgb24toyv12_c97_im0_cma_s0), .xout(i_mul120_ff_rgb24toyv12_c97_im0_cma_qq), .ena(SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul120_ff_rgb24toyv12_c97_im0_cma_q = $unsigned(i_mul120_ff_rgb24toyv12_c97_im0_cma_qq[27:0]);

    // bubble_join_i_mul120_ff_rgb24toyv12_c97_im0_cma(BITJOIN,1338)
    assign bubble_join_i_mul120_ff_rgb24toyv12_c97_im0_cma_q = i_mul120_ff_rgb24toyv12_c97_im0_cma_q;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79(STALLENABLE,1648)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_wireValid = i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_valid_out;

    // i_lm6113_toi1_intcast177_ff_rgb24toyv12_c78_sel_x(BITSELECT,544)@138
    assign i_lm6113_toi1_intcast177_ff_rgb24toyv12_c78_sel_x_b = bubble_select_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79(BLACKBOX,169)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_90@20000000
    // out out_feedback_valid_out_90@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi178_push90_0 thei_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79 (
        .in_data_in(i_lm6113_toi1_intcast177_ff_rgb24toyv12_c78_sel_x_b),
        .in_feedback_stall_in_90(i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_feedback_stall_out_90),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_V0),
        .out_data_out(),
        .out_feedback_out_90(i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_feedback_out_90),
        .out_feedback_valid_out_90(i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_feedback_valid_out_90),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79(STALLENABLE,1647)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_backStall = i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_and0 = SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V10 & SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_and0;

    // SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77(STALLENABLE,1560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_fromReg0 <= SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_fromReg1 <= SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_backStall) & SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_wireValid) | SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_consumed1 = (~ (SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_wireValid) | SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_StallValid = SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_backStall & SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_toReg0 = SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_StallValid & SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_toReg1 = SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_StallValid & SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_or0 = SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_consumed1 & SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_or0);
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_backStall = SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_V0 = SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_V1 = SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_wireValid = i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_o_valid;

    // SE_i_mul120_ff_rgb24toyv12_c97_im0_cma(STALLENABLE,1954)
    // Valid signal propagation
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_V0 = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_0;
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_V1 = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_1;
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_V2 = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_0 = bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_out & SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_0;
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_1 = bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_out & SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_1;
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_2 = bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_out & SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_or0 = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_0;
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_or1 = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_1 | SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_or0;
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN = ~ (SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_2 | SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_V1 & SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN;
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c69_ff_rgb24toyv12_c96_V0 & SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backStall = ~ (SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_s_0 <= SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_v_s_0;
            end

            if (SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_s_1 <= SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_s_0;
            end

            if (SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_0 <= SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_0 & SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_0 <= SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_s_1;
            end

            if (SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_1 <= SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_1 & SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_1 <= SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_s_1;
            end

            if (SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_2 <= SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_2 & SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_v_2 <= SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_R_s_1;
            end

        end
    end

    // bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg(STALLFIFO,2583)
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_in = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_V0;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_backStall;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_data_in = bubble_join_i_mul120_ff_rgb24toyv12_c97_im0_cma_q;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul120_ff_rgb24toyv12_c97_im0_cma_q),
        .valid_out(bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul120_ff_rgb24toyv12_c97_bs4(BITSELECT,645)@138
    assign i_mul120_ff_rgb24toyv12_c97_bs4_in = bubble_select_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_b[17:0];
    assign i_mul120_ff_rgb24toyv12_c97_bs4_b = i_mul120_ff_rgb24toyv12_c97_bs4_in[17:0];

    // i_mul120_ff_rgb24toyv12_c97_im8_cma(CHAINMULTADD,966)@138 + 3
    assign i_mul120_ff_rgb24toyv12_c97_im8_cma_reset = ~ (resetn);
    assign i_mul120_ff_rgb24toyv12_c97_im8_cma_ena0 = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN[0];
    assign i_mul120_ff_rgb24toyv12_c97_im8_cma_ena1 = i_mul120_ff_rgb24toyv12_c97_im8_cma_ena0;
    assign i_mul120_ff_rgb24toyv12_c97_im8_cma_ena2 = i_mul120_ff_rgb24toyv12_c97_im8_cma_ena0;

    assign i_mul120_ff_rgb24toyv12_c97_im8_cma_a0 = i_mul120_ff_rgb24toyv12_c97_bs4_b;
    assign i_mul120_ff_rgb24toyv12_c97_im8_cma_c0 = i_mul120_ff_rgb24toyv12_c97_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul120_ff_rgb24toyv12_c97_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul120_ff_rgb24toyv12_c97_im8_cma_ena2, i_mul120_ff_rgb24toyv12_c97_im8_cma_ena1, i_mul120_ff_rgb24toyv12_c97_im8_cma_ena0 }),
        .aclr({ i_mul120_ff_rgb24toyv12_c97_im8_cma_reset, i_mul120_ff_rgb24toyv12_c97_im8_cma_reset }),
        .ay(i_mul120_ff_rgb24toyv12_c97_im8_cma_a0),
        .ax(i_mul120_ff_rgb24toyv12_c97_im8_cma_c0),
        .resulta(i_mul120_ff_rgb24toyv12_c97_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul120_ff_rgb24toyv12_c97_im8_cma_delay ( .xin(i_mul120_ff_rgb24toyv12_c97_im8_cma_s0), .xout(i_mul120_ff_rgb24toyv12_c97_im8_cma_qq), .ena(SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul120_ff_rgb24toyv12_c97_im8_cma_q = $unsigned(i_mul120_ff_rgb24toyv12_c97_im8_cma_qq[35:0]);

    // bubble_join_i_mul120_ff_rgb24toyv12_c97_im8_cma(BITJOIN,1341)
    assign bubble_join_i_mul120_ff_rgb24toyv12_c97_im8_cma_q = i_mul120_ff_rgb24toyv12_c97_im8_cma_q;

    // bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg(STALLFIFO,2584)
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_in = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_V1;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_backStall;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_data_in = bubble_join_i_mul120_ff_rgb24toyv12_c97_im8_cma_q;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul120_ff_rgb24toyv12_c97_im8_cma_q),
        .valid_out(bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul120_ff_rgb24toyv12_c97_ma3_cma(CHAINMULTADD,975)@138 + 3
    assign i_mul120_ff_rgb24toyv12_c97_ma3_cma_reset = ~ (resetn);
    assign i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena0 = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN[0];
    assign i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena1 = i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena0;
    assign i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena2 = i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena0;

    assign i_mul120_ff_rgb24toyv12_c97_ma3_cma_a0 = i_mul120_ff_rgb24toyv12_c97_bs1_b;
    assign i_mul120_ff_rgb24toyv12_c97_ma3_cma_c0 = i_mul120_ff_rgb24toyv12_c97_bs2_merged_bit_select_c;
    assign i_mul120_ff_rgb24toyv12_c97_ma3_cma_a1 = i_mul120_ff_rgb24toyv12_c97_bs2_merged_bit_select_b;
    assign i_mul120_ff_rgb24toyv12_c97_ma3_cma_c1 = i_mul120_ff_rgb24toyv12_c97_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul120_ff_rgb24toyv12_c97_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena2, i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena1, i_mul120_ff_rgb24toyv12_c97_ma3_cma_ena0 }),
        .aclr({ i_mul120_ff_rgb24toyv12_c97_ma3_cma_reset, i_mul120_ff_rgb24toyv12_c97_ma3_cma_reset }),
        .ay(i_mul120_ff_rgb24toyv12_c97_ma3_cma_a1),
        .by(i_mul120_ff_rgb24toyv12_c97_ma3_cma_a0),
        .ax(i_mul120_ff_rgb24toyv12_c97_ma3_cma_c1),
        .bx(i_mul120_ff_rgb24toyv12_c97_ma3_cma_c0),
        .resulta(i_mul120_ff_rgb24toyv12_c97_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul120_ff_rgb24toyv12_c97_ma3_cma_delay ( .xin(i_mul120_ff_rgb24toyv12_c97_ma3_cma_s0), .xout(i_mul120_ff_rgb24toyv12_c97_ma3_cma_qq), .ena(SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul120_ff_rgb24toyv12_c97_ma3_cma_q = $unsigned(i_mul120_ff_rgb24toyv12_c97_ma3_cma_qq[32:0]);

    // bubble_join_i_mul120_ff_rgb24toyv12_c97_ma3_cma(BITJOIN,1368)
    assign bubble_join_i_mul120_ff_rgb24toyv12_c97_ma3_cma_q = i_mul120_ff_rgb24toyv12_c97_ma3_cma_q;

    // bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg(STALLFIFO,2593)
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_in = SE_i_mul120_ff_rgb24toyv12_c97_im0_cma_V2;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_backStall;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_data_in = bubble_join_i_mul120_ff_rgb24toyv12_c97_ma3_cma_q;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul120_ff_rgb24toyv12_c97_ma3_cma_q),
        .valid_out(bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data(STALLENABLE,2400)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_V0 = SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_backStall = SE_coalesced_delay_5_0_backStall | ~ (SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and0 = bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and1 = bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and2 = bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and1;
    assign SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and3 = bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_out & SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and2;
    assign SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and4 = bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and3;
    assign SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_wireValid = bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_and4;

    // bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg(STALLFIFO,2592)
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_in = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_V2;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_backStall;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_data_in = bubble_join_i_mul118_ff_rgb24toyv12_c95_ma3_cma_q;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul118_ff_rgb24toyv12_c95_ma3_cma_q),
        .valid_out(bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul118_ff_rgb24toyv12_c95_im8_cma(CHAINMULTADD,964)@138 + 3
    assign i_mul118_ff_rgb24toyv12_c95_im8_cma_reset = ~ (resetn);
    assign i_mul118_ff_rgb24toyv12_c95_im8_cma_ena0 = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN[0];
    assign i_mul118_ff_rgb24toyv12_c95_im8_cma_ena1 = i_mul118_ff_rgb24toyv12_c95_im8_cma_ena0;
    assign i_mul118_ff_rgb24toyv12_c95_im8_cma_ena2 = i_mul118_ff_rgb24toyv12_c95_im8_cma_ena0;

    assign i_mul118_ff_rgb24toyv12_c95_im8_cma_a0 = i_mul118_ff_rgb24toyv12_c95_bs4_b;
    assign i_mul118_ff_rgb24toyv12_c95_im8_cma_c0 = i_mul118_ff_rgb24toyv12_c95_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul118_ff_rgb24toyv12_c95_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul118_ff_rgb24toyv12_c95_im8_cma_ena2, i_mul118_ff_rgb24toyv12_c95_im8_cma_ena1, i_mul118_ff_rgb24toyv12_c95_im8_cma_ena0 }),
        .aclr({ i_mul118_ff_rgb24toyv12_c95_im8_cma_reset, i_mul118_ff_rgb24toyv12_c95_im8_cma_reset }),
        .ay(i_mul118_ff_rgb24toyv12_c95_im8_cma_a0),
        .ax(i_mul118_ff_rgb24toyv12_c95_im8_cma_c0),
        .resulta(i_mul118_ff_rgb24toyv12_c95_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul118_ff_rgb24toyv12_c95_im8_cma_delay ( .xin(i_mul118_ff_rgb24toyv12_c95_im8_cma_s0), .xout(i_mul118_ff_rgb24toyv12_c95_im8_cma_qq), .ena(SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul118_ff_rgb24toyv12_c95_im8_cma_q = $unsigned(i_mul118_ff_rgb24toyv12_c95_im8_cma_qq[35:0]);

    // bubble_join_i_mul118_ff_rgb24toyv12_c95_im8_cma(BITJOIN,1335)
    assign bubble_join_i_mul118_ff_rgb24toyv12_c95_im8_cma_q = i_mul118_ff_rgb24toyv12_c95_im8_cma_q;

    // bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg(STALLFIFO,2582)
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_in = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_V1;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_backStall;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_data_in = bubble_join_i_mul118_ff_rgb24toyv12_c95_im8_cma_q;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul118_ff_rgb24toyv12_c95_im8_cma_q),
        .valid_out(bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul118_ff_rgb24toyv12_c95_im0_cma(CHAINMULTADD,963)@138 + 3
    assign i_mul118_ff_rgb24toyv12_c95_im0_cma_reset = ~ (resetn);
    assign i_mul118_ff_rgb24toyv12_c95_im0_cma_ena0 = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN[0];
    assign i_mul118_ff_rgb24toyv12_c95_im0_cma_ena1 = i_mul118_ff_rgb24toyv12_c95_im0_cma_ena0;
    assign i_mul118_ff_rgb24toyv12_c95_im0_cma_ena2 = i_mul118_ff_rgb24toyv12_c95_im0_cma_ena0;

    assign i_mul118_ff_rgb24toyv12_c95_im0_cma_a0 = i_mul118_ff_rgb24toyv12_c95_bs1_b;
    assign i_mul118_ff_rgb24toyv12_c95_im0_cma_c0 = i_mul118_ff_rgb24toyv12_c95_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul118_ff_rgb24toyv12_c95_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul118_ff_rgb24toyv12_c95_im0_cma_ena2, i_mul118_ff_rgb24toyv12_c95_im0_cma_ena1, i_mul118_ff_rgb24toyv12_c95_im0_cma_ena0 }),
        .aclr({ i_mul118_ff_rgb24toyv12_c95_im0_cma_reset, i_mul118_ff_rgb24toyv12_c95_im0_cma_reset }),
        .ay(i_mul118_ff_rgb24toyv12_c95_im0_cma_a0),
        .ax(i_mul118_ff_rgb24toyv12_c95_im0_cma_c0),
        .resulta(i_mul118_ff_rgb24toyv12_c95_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul118_ff_rgb24toyv12_c95_im0_cma_delay ( .xin(i_mul118_ff_rgb24toyv12_c95_im0_cma_s0), .xout(i_mul118_ff_rgb24toyv12_c95_im0_cma_qq), .ena(SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul118_ff_rgb24toyv12_c95_im0_cma_q = $unsigned(i_mul118_ff_rgb24toyv12_c95_im0_cma_qq[27:0]);

    // bubble_join_i_mul118_ff_rgb24toyv12_c95_im0_cma(BITJOIN,1332)
    assign bubble_join_i_mul118_ff_rgb24toyv12_c95_im0_cma_q = i_mul118_ff_rgb24toyv12_c95_im0_cma_q;

    // bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg(STALLFIFO,2581)
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_in = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_V0;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_backStall;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_data_in = bubble_join_i_mul118_ff_rgb24toyv12_c95_im0_cma_q;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul118_ff_rgb24toyv12_c95_im0_cma_q),
        .valid_out(bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94(STALLENABLE,1542)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_backStall = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_out_valid_out;

    // SE_i_mul118_ff_rgb24toyv12_c95_im0_cma(STALLENABLE,1952)
    // Valid signal propagation
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_V0 = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_0;
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_V1 = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_1;
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_V2 = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_0 = bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_stall_out & SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_0;
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_1 = bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_stall_out & SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_1;
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_2 = bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_stall_out & SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_or0 = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_0;
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_or1 = SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_1 | SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_or0;
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN = ~ (SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_2 | SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_V1 & SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN;
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c68_ff_rgb24toyv12_c94_V0 & SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backStall = ~ (SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_s_0 <= SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_v_s_0;
            end

            if (SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_s_1 <= SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_s_0;
            end

            if (SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_0 <= SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_0 & SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_0 <= SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_s_1;
            end

            if (SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_1 <= SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_1 & SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_1 <= SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_s_1;
            end

            if (SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_2 <= SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_2 & SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_v_2 <= SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85(STALLENABLE,1650)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_wireValid = i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_valid_out;

    // i_lm6314_toi1_intcast184_ff_rgb24toyv12_c84_sel_x(BITSELECT,545)@138
    assign i_lm6314_toi1_intcast184_ff_rgb24toyv12_c84_sel_x_b = bubble_select_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85(BLACKBOX,170)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_91@20000000
    // out out_feedback_valid_out_91@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi185_push91_0 thei_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85 (
        .in_data_in(i_lm6314_toi1_intcast184_ff_rgb24toyv12_c84_sel_x_b),
        .in_feedback_stall_in_91(i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_feedback_stall_out_91),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_V0),
        .out_data_out(),
        .out_feedback_out_91(i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_feedback_out_91),
        .out_feedback_valid_out_91(i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_feedback_valid_out_91),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85(STALLENABLE,1649)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_backStall = i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_and0 = SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V11 & SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_and0;

    // SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83(STALLENABLE,1562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_fromReg0 <= SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_fromReg1 <= SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_backStall) & SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_wireValid) | SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_consumed1 = (~ (SE_i_mul118_ff_rgb24toyv12_c95_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_wireValid) | SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_StallValid = SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_backStall & SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_toReg0 = SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_StallValid & SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_toReg1 = SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_StallValid & SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_or0 = SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_consumed1 & SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_or0);
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_backStall = SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_V0 = SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_V1 = SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_wireValid = i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_o_valid;

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x(CONSTANT,454)
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x_q = $unsigned(61'b0000000000000000000000000000000000000000000000000000000000000);

    // c_i32_0159(CONSTANT,24)
    assign c_i32_0159_q = $unsigned(32'b00000000000000000000000000000000);

    // c_i32_4164(CONSTANT,29)
    assign c_i32_4164_q = $unsigned(32'b00000000000000000000000000000100);

    // leftShiftStage0Idx1Rng2_uid925_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x(BITSELECT,924)@37
    assign leftShiftStage0Idx1Rng2_uid925_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_in = bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_b[29:0];
    assign leftShiftStage0Idx1Rng2_uid925_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_b = leftShiftStage0Idx1Rng2_uid925_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_in[29:0];

    // leftShiftStage0Idx1_uid926_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x(BITJOIN,925)@37
    assign leftShiftStage0Idx1_uid926_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = {leftShiftStage0Idx1Rng2_uid925_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_b, i_unnamed_ff_rgb24toyv12_c14_vt_const_1_q};

    // redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo(STALLFIFO,1101)
    assign redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_V1;
    assign redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_in = SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_backStall;
    assign redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_data_in = i_unnamed_ff_rgb24toyv12_c13_vt_join_q;
    assign redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_in_bitsignaltemp = redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_in[0];
    assign redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_in_bitsignaltemp = redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_in[0];
    assign redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_out[0] = redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_out_bitsignaltemp;
    assign redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_out[0] = redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(39),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo (
        .valid_in(redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_in_bitsignaltemp),
        .stall_in(redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_ff_rgb24toyv12_c13_vt_join_q),
        .valid_out(redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_out_bitsignaltemp),
        .stall_out(redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_out_bitsignaltemp),
        .data_out(redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo(STALLENABLE,2055)
    // Valid signal propagation
    assign SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_V0 = SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_backStall = i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_stall_out | ~ (SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_and0 = redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_out;
    assign SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V18 & SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_and0;

    // redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo(STALLFIFO,1122)
    assign redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_V0;
    assign redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_in = SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_backStall;
    assign redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_data_in = bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_b;
    assign redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_in_bitsignaltemp = redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_in[0];
    assign redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_in_bitsignaltemp = redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_in[0];
    assign redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_out[0] = redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_out_bitsignaltemp;
    assign redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_out[0] = redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(102),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo (
        .valid_in(redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_in_bitsignaltemp),
        .stall_in(redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_b),
        .valid_out(redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_valid_out_bitsignaltemp),
        .stall_out(redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_out_bitsignaltemp),
        .data_out(redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12(STALLENABLE,1618)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg0 <= SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg1 <= SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg2 <= SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed0 = (~ (redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed1 = (~ (redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed2 = (~ (SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_backStall) & SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireValid) | SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_StallValid = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_backStall & SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireValid;
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_toReg0 = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_StallValid & SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_toReg1 = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_StallValid & SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed1;
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_toReg2 = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_StallValid & SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_or0 = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_or1 = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed1 & SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_or0;
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireStall = ~ (SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_consumed2 & SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_or1);
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_backStall = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_V0 = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_V1 = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_V2 = SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_wireValid = i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_valid_out;

    // SE_out_i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139(STALLENABLE,1674)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_wireValid = i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_valid_out;

    // c_i32_1160(CONSTANT,25)
    assign c_i32_1160_q = $unsigned(32'b00000000000000000000000000000001);

    // bubble_join_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo(BITJOIN,1428)
    assign bubble_join_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_q = redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_data_out;

    // bubble_select_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo(BITSELECT,1429)
    assign bubble_select_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_b = $unsigned(bubble_join_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_q[31:0]);

    // i_inc129_ff_rgb24toyv12_c138(ADD,111)@138
    assign i_inc129_ff_rgb24toyv12_c138_a = {1'b0, bubble_select_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_b};
    assign i_inc129_ff_rgb24toyv12_c138_b = {1'b0, c_i32_1160_q};
    assign i_inc129_ff_rgb24toyv12_c138_o = $unsigned(i_inc129_ff_rgb24toyv12_c138_a) + $unsigned(i_inc129_ff_rgb24toyv12_c138_b);
    assign i_inc129_ff_rgb24toyv12_c138_q = i_inc129_ff_rgb24toyv12_c138_o[32:0];

    // bgTrunc_i_inc129_ff_rgb24toyv12_c138_sel_x(BITSELECT,411)@138
    assign bgTrunc_i_inc129_ff_rgb24toyv12_c138_sel_x_b = i_inc129_ff_rgb24toyv12_c138_q[31:0];

    // i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139(BLACKBOX,182)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_84@20000000
    // out out_feedback_valid_out_84@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i32_i_1105_push84_0 thei_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139 (
        .in_data_in(bgTrunc_i_inc129_ff_rgb24toyv12_c138_sel_x_b),
        .in_feedback_stall_in_84(i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_feedback_stall_out_84),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_backStall),
        .in_valid_in(SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_V0),
        .out_data_out(),
        .out_feedback_out_84(i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_feedback_out_84),
        .out_feedback_valid_out_84(i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_feedback_valid_out_84),
        .out_stall_out(i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo(BITJOIN,1395)
    assign bubble_join_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_q = redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_data_out;

    // bubble_select_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo(BITSELECT,1396)
    assign bubble_select_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_b = $unsigned(bubble_join_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_q[0:0]);

    // i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12(BLACKBOX,154)@36
    // in in_stall_in@20000000
    // out out_data_out@37
    // out out_feedback_stall_out_84@20000000
    // out out_stall_out@20000000
    // out out_valid_out@37
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i32_i_1105_pop84_0 thei_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12 (
        .in_data_in(c_i32_0159_q),
        .in_dir(bubble_select_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_b),
        .in_feedback_in_84(i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_feedback_out_84),
        .in_feedback_valid_in_84(i_llvm_fpga_push_i32_i_1105_push84_ff_rgb24toyv12_c139_out_feedback_valid_out_84),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_backStall),
        .in_valid_in(SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out),
        .out_feedback_stall_out_84(i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_feedback_stall_out_84),
        .out_stall_out(i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12(BITJOIN,1297)
    assign bubble_join_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_q = i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12(BITSELECT,1298)
    assign bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_q[31:0]);

    // leftShiftStage0_uid928_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x(MUX,927)@37
    assign leftShiftStage0_uid928_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid928_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_s or bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_b or leftShiftStage0Idx1_uid926_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid928_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_s)
            1'b0 : leftShiftStage0_uid928_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_b;
            1'b1 : leftShiftStage0_uid928_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = leftShiftStage0Idx1_uid926_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
            default : leftShiftStage0_uid928_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // i_unnamed_ff_rgb24toyv12_c14_vt_select_31(BITSELECT,238)@37
    assign i_unnamed_ff_rgb24toyv12_c14_vt_select_31_b = leftShiftStage0_uid928_dupName_2_i_unnamed_ff_rgb24toyv12_c0_shift_x_q[31:2];

    // i_unnamed_ff_rgb24toyv12_c14_vt_join(BITJOIN,237)@37
    assign i_unnamed_ff_rgb24toyv12_c14_vt_join_q = {i_unnamed_ff_rgb24toyv12_c14_vt_select_31_b, i_unnamed_ff_rgb24toyv12_c14_vt_const_1_q};

    // leftShiftStage0Idx1Rng1_uid917_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x(BITSELECT,916)@37
    assign leftShiftStage0Idx1Rng1_uid917_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_in = bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_b[30:0];
    assign leftShiftStage0Idx1Rng1_uid917_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_b = leftShiftStage0Idx1Rng1_uid917_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_in[30:0];

    // leftShiftStage0Idx1_uid918_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x(BITJOIN,917)@37
    assign leftShiftStage0Idx1_uid918_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = {leftShiftStage0Idx1Rng1_uid917_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_b, GND_q};

    // leftShiftStage0_uid920_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x(MUX,919)@37
    assign leftShiftStage0_uid920_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid920_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_s or bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_b or leftShiftStage0Idx1_uid918_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid920_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_s)
            1'b0 : leftShiftStage0_uid920_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = bubble_select_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_b;
            1'b1 : leftShiftStage0_uid920_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = leftShiftStage0Idx1_uid918_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_q;
            default : leftShiftStage0_uid920_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // i_unnamed_ff_rgb24toyv12_c13_vt_select_31(BITSELECT,234)@37
    assign i_unnamed_ff_rgb24toyv12_c13_vt_select_31_b = leftShiftStage0_uid920_dupName_1_i_unnamed_ff_rgb24toyv12_c0_shift_x_q[31:1];

    // i_unnamed_ff_rgb24toyv12_c13_vt_join(BITJOIN,233)@37
    assign i_unnamed_ff_rgb24toyv12_c13_vt_join_q = {i_unnamed_ff_rgb24toyv12_c13_vt_select_31_b, GND_q};

    // i_mul80_add236_ff_rgb24toyv12_c15(ADD,198)@37
    assign i_mul80_add236_ff_rgb24toyv12_c15_a = {1'b0, i_unnamed_ff_rgb24toyv12_c13_vt_join_q};
    assign i_mul80_add236_ff_rgb24toyv12_c15_b = {1'b0, i_unnamed_ff_rgb24toyv12_c14_vt_join_q};
    assign i_mul80_add236_ff_rgb24toyv12_c15_o = $unsigned(i_mul80_add236_ff_rgb24toyv12_c15_a) + $unsigned(i_mul80_add236_ff_rgb24toyv12_c15_b);
    assign i_mul80_add236_ff_rgb24toyv12_c15_q = i_mul80_add236_ff_rgb24toyv12_c15_o[32:0];

    // bgTrunc_i_mul80_add236_ff_rgb24toyv12_c15_sel_x(BITSELECT,415)@37
    assign bgTrunc_i_mul80_add236_ff_rgb24toyv12_c15_sel_x_b = i_mul80_add236_ff_rgb24toyv12_c15_q[31:0];

    // i_mul80_add236_ff_rgb24toyv12_c15_vt_select_31(BITSELECT,201)@37
    assign i_mul80_add236_ff_rgb24toyv12_c15_vt_select_31_b = bgTrunc_i_mul80_add236_ff_rgb24toyv12_c15_sel_x_b[31:1];

    // i_mul80_add236_ff_rgb24toyv12_c15_vt_join(BITJOIN,200)@37
    assign i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q = {i_mul80_add236_ff_rgb24toyv12_c15_vt_select_31_b, GND_q};

    // redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0(REG,1116)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_backEN == 1'b1)
        begin
            redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_q <= $unsigned(i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q);
        end
    end

    // SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo(STALLENABLE,2045)
    // Valid signal propagation
    assign SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_V0 = SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_backStall = SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_backStall | ~ (SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_wireValid = redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_out;

    // bubble_join_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32(BITJOIN,1197)
    assign bubble_join_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_q = i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32(BITSELECT,1198)
    assign bubble_select_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_q[31:0]);

    // i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x(BITSELECT,541)@70
    assign i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b = bubble_select_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_b[0:0];

    // SE_out_i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115(STALLENABLE,1634)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_wireValid = i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_valid_out;

    // bubble_join_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo(BITJOIN,1386)
    assign bubble_join_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_q = redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_data_out;

    // bubble_select_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo(BITSELECT,1387)
    assign bubble_select_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_b = $unsigned(bubble_join_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115(BLACKBOX,162)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_86@20000000
    // out out_feedback_valid_out_86@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi138_push86_0 thei_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115 (
        .in_data_in(bubble_select_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_b),
        .in_feedback_stall_in_86(i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_feedback_stall_out_86),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_backStall),
        .in_valid_in(SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_V0),
        .out_data_out(),
        .out_feedback_out_86(i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_feedback_out_86),
        .out_feedback_valid_out_86(i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_feedback_valid_out_86),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo(STALLENABLE,2001)
    // Valid signal propagation
    assign SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_V0 = SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_stall_out | ~ (SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_and0 = redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_out;
    assign SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V3 & SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_and0;

    // redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo(STALLFIFO,1082)
    assign redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_V1;
    assign redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_in = SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_backStall;
    assign redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_data_in = i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b;
    assign redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_in_bitsignaltemp = redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_in[0];
    assign redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_in_bitsignaltemp = redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_in[0];
    assign redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_out[0] = redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_out_bitsignaltemp;
    assign redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_out[0] = redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(69),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo (
        .valid_in(redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_in_bitsignaltemp),
        .stall_in(redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b),
        .valid_out(redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_valid_out_bitsignaltemp),
        .stall_out(redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_out_bitsignaltemp),
        .data_out(redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul96_ff_rgb24toyv12_c42_bs4(BITSELECT,675)@70
    assign i_mul96_ff_rgb24toyv12_c42_bs4_in = bubble_select_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_b[17:0];
    assign i_mul96_ff_rgb24toyv12_c42_bs4_b = i_mul96_ff_rgb24toyv12_c42_bs4_in[17:0];

    // SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3(STALLENABLE,2330)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_wireValid = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41(BLACKBOX,113)@70
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z65_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41 (
        .in_intel_reserved_ffwd_3_0(in_intel_reserved_ffwd_3_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_V0),
        .out_dest_data_out_3_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_out_dest_data_out_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41(BITJOIN,1169)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_out_dest_data_out_3_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41(BITSELECT,1170)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_q[31:0]);

    // i_mul96_ff_rgb24toyv12_c42_bs2_merged_bit_select(BITSELECT,988)@70
    assign i_mul96_ff_rgb24toyv12_c42_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_b[31:18];
    assign i_mul96_ff_rgb24toyv12_c42_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_b[17:0];

    // i_mul96_ff_rgb24toyv12_c42_bs1(BITSELECT,672)@70
    assign i_mul96_ff_rgb24toyv12_c42_bs1_b = bubble_select_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_b[31:18];

    // i_mul96_ff_rgb24toyv12_c42_ma3_cma(CHAINMULTADD,977)@70 + 3
    assign i_mul96_ff_rgb24toyv12_c42_ma3_cma_reset = ~ (resetn);
    assign i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena0 = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN[0];
    assign i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena1 = i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena0;
    assign i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena2 = i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena0;

    assign i_mul96_ff_rgb24toyv12_c42_ma3_cma_a0 = i_mul96_ff_rgb24toyv12_c42_bs1_b;
    assign i_mul96_ff_rgb24toyv12_c42_ma3_cma_c0 = i_mul96_ff_rgb24toyv12_c42_bs2_merged_bit_select_c;
    assign i_mul96_ff_rgb24toyv12_c42_ma3_cma_a1 = i_mul96_ff_rgb24toyv12_c42_bs2_merged_bit_select_b;
    assign i_mul96_ff_rgb24toyv12_c42_ma3_cma_c1 = i_mul96_ff_rgb24toyv12_c42_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul96_ff_rgb24toyv12_c42_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena2, i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena1, i_mul96_ff_rgb24toyv12_c42_ma3_cma_ena0 }),
        .aclr({ i_mul96_ff_rgb24toyv12_c42_ma3_cma_reset, i_mul96_ff_rgb24toyv12_c42_ma3_cma_reset }),
        .ay(i_mul96_ff_rgb24toyv12_c42_ma3_cma_a1),
        .by(i_mul96_ff_rgb24toyv12_c42_ma3_cma_a0),
        .ax(i_mul96_ff_rgb24toyv12_c42_ma3_cma_c1),
        .bx(i_mul96_ff_rgb24toyv12_c42_ma3_cma_c0),
        .resulta(i_mul96_ff_rgb24toyv12_c42_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul96_ff_rgb24toyv12_c42_ma3_cma_delay ( .xin(i_mul96_ff_rgb24toyv12_c42_ma3_cma_s0), .xout(i_mul96_ff_rgb24toyv12_c42_ma3_cma_qq), .ena(SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul96_ff_rgb24toyv12_c42_ma3_cma_q = $unsigned(i_mul96_ff_rgb24toyv12_c42_ma3_cma_qq[32:0]);

    // bubble_join_i_mul96_ff_rgb24toyv12_c42_ma3_cma(BITJOIN,1374)
    assign bubble_join_i_mul96_ff_rgb24toyv12_c42_ma3_cma_q = i_mul96_ff_rgb24toyv12_c42_ma3_cma_q;

    // bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg(STALLFIFO,2595)
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_in = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_V2;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_backStall;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_data_in = bubble_join_i_mul96_ff_rgb24toyv12_c42_ma3_cma_q;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul96_ff_rgb24toyv12_c42_ma3_cma_q),
        .valid_out(bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul96_ff_rgb24toyv12_c42_im8_cma(CHAINMULTADD,970)@70 + 3
    assign i_mul96_ff_rgb24toyv12_c42_im8_cma_reset = ~ (resetn);
    assign i_mul96_ff_rgb24toyv12_c42_im8_cma_ena0 = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN[0];
    assign i_mul96_ff_rgb24toyv12_c42_im8_cma_ena1 = i_mul96_ff_rgb24toyv12_c42_im8_cma_ena0;
    assign i_mul96_ff_rgb24toyv12_c42_im8_cma_ena2 = i_mul96_ff_rgb24toyv12_c42_im8_cma_ena0;

    assign i_mul96_ff_rgb24toyv12_c42_im8_cma_a0 = i_mul96_ff_rgb24toyv12_c42_bs4_b;
    assign i_mul96_ff_rgb24toyv12_c42_im8_cma_c0 = i_mul96_ff_rgb24toyv12_c42_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul96_ff_rgb24toyv12_c42_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul96_ff_rgb24toyv12_c42_im8_cma_ena2, i_mul96_ff_rgb24toyv12_c42_im8_cma_ena1, i_mul96_ff_rgb24toyv12_c42_im8_cma_ena0 }),
        .aclr({ i_mul96_ff_rgb24toyv12_c42_im8_cma_reset, i_mul96_ff_rgb24toyv12_c42_im8_cma_reset }),
        .ay(i_mul96_ff_rgb24toyv12_c42_im8_cma_a0),
        .ax(i_mul96_ff_rgb24toyv12_c42_im8_cma_c0),
        .resulta(i_mul96_ff_rgb24toyv12_c42_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul96_ff_rgb24toyv12_c42_im8_cma_delay ( .xin(i_mul96_ff_rgb24toyv12_c42_im8_cma_s0), .xout(i_mul96_ff_rgb24toyv12_c42_im8_cma_qq), .ena(SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul96_ff_rgb24toyv12_c42_im8_cma_q = $unsigned(i_mul96_ff_rgb24toyv12_c42_im8_cma_qq[35:0]);

    // bubble_join_i_mul96_ff_rgb24toyv12_c42_im8_cma(BITJOIN,1353)
    assign bubble_join_i_mul96_ff_rgb24toyv12_c42_im8_cma_q = i_mul96_ff_rgb24toyv12_c42_im8_cma_q;

    // bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg(STALLFIFO,2588)
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_in = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_V1;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_backStall;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_data_in = bubble_join_i_mul96_ff_rgb24toyv12_c42_im8_cma_q;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul96_ff_rgb24toyv12_c42_im8_cma_q),
        .valid_out(bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul96_ff_rgb24toyv12_c42_im0_cma(CHAINMULTADD,969)@70 + 3
    assign i_mul96_ff_rgb24toyv12_c42_im0_cma_reset = ~ (resetn);
    assign i_mul96_ff_rgb24toyv12_c42_im0_cma_ena0 = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN[0];
    assign i_mul96_ff_rgb24toyv12_c42_im0_cma_ena1 = i_mul96_ff_rgb24toyv12_c42_im0_cma_ena0;
    assign i_mul96_ff_rgb24toyv12_c42_im0_cma_ena2 = i_mul96_ff_rgb24toyv12_c42_im0_cma_ena0;

    assign i_mul96_ff_rgb24toyv12_c42_im0_cma_a0 = i_mul96_ff_rgb24toyv12_c42_bs1_b;
    assign i_mul96_ff_rgb24toyv12_c42_im0_cma_c0 = i_mul96_ff_rgb24toyv12_c42_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul96_ff_rgb24toyv12_c42_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul96_ff_rgb24toyv12_c42_im0_cma_ena2, i_mul96_ff_rgb24toyv12_c42_im0_cma_ena1, i_mul96_ff_rgb24toyv12_c42_im0_cma_ena0 }),
        .aclr({ i_mul96_ff_rgb24toyv12_c42_im0_cma_reset, i_mul96_ff_rgb24toyv12_c42_im0_cma_reset }),
        .ay(i_mul96_ff_rgb24toyv12_c42_im0_cma_a0),
        .ax(i_mul96_ff_rgb24toyv12_c42_im0_cma_c0),
        .resulta(i_mul96_ff_rgb24toyv12_c42_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul96_ff_rgb24toyv12_c42_im0_cma_delay ( .xin(i_mul96_ff_rgb24toyv12_c42_im0_cma_s0), .xout(i_mul96_ff_rgb24toyv12_c42_im0_cma_qq), .ena(SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul96_ff_rgb24toyv12_c42_im0_cma_q = $unsigned(i_mul96_ff_rgb24toyv12_c42_im0_cma_qq[27:0]);

    // bubble_join_i_mul96_ff_rgb24toyv12_c42_im0_cma(BITJOIN,1350)
    assign bubble_join_i_mul96_ff_rgb24toyv12_c42_im0_cma_q = i_mul96_ff_rgb24toyv12_c42_im0_cma_q;

    // bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg(STALLFIFO,2587)
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_in = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_V0;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_backStall;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_data_in = bubble_join_i_mul96_ff_rgb24toyv12_c42_im0_cma_q;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul96_ff_rgb24toyv12_c42_im0_cma_q),
        .valid_out(bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41(STALLENABLE,1536)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_backStall = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_out_valid_out;

    // SE_i_mul96_ff_rgb24toyv12_c42_im0_cma(STALLENABLE,1958)
    // Valid signal propagation
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_V0 = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_0;
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_V1 = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_1;
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_V2 = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_0 = bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_stall_out & SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_0;
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_1 = bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_stall_out & SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_1;
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_2 = bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_stall_out & SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_or0 = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_0;
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_or1 = SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_1 | SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_or0;
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN = ~ (SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_2 | SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_V0 & SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN;
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c65_ff_rgb24toyv12_c41_V0 & SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backStall = ~ (SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_s_0 <= SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_v_s_0;
            end

            if (SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_s_1 <= SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_s_0;
            end

            if (SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_0 <= SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_0 & SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_0 <= SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_s_1;
            end

            if (SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_1 <= SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_1 & SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_1 <= SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_s_1;
            end

            if (SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_2 <= SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_2 & SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_v_2 <= SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32(STALLENABLE,1554)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_fromReg0 <= SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_fromReg1 <= SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_consumed0 = (~ (SE_i_mul96_ff_rgb24toyv12_c42_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_wireValid) | SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_consumed1 = (~ (redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_wireValid) | SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_StallValid = SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_backStall & SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_toReg0 = SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_StallValid & SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_toReg1 = SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_StallValid & SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_or0 = SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_consumed1 & SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_or0);
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_backStall = SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_V0 = SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_V1 = SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_wireValid = i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_o_valid;

    // bubble_join_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0(BITJOIN,1294)
    assign bubble_join_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_q = i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0(BITSELECT,1295)
    assign bubble_select_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_b = $unsigned(bubble_join_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_q[1:0]);

    // i_first_cleanup_ff_rgb24toyv12_c1_sel_x(BITSELECT,531)@38
    assign i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b = bubble_select_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_b[0:0];

    // i_xor_ff_rgb24toyv12_c2(LOGICAL,239)@38
    assign i_xor_ff_rgb24toyv12_c2_q = i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b ^ VCC_q;

    // redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo(STALLFIFO,1127)
    assign redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_V1;
    assign redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_in = SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_backStall;
    assign redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_b;
    assign redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_in_bitsignaltemp = redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_in[0];
    assign redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_in_bitsignaltemp = redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_in[0];
    assign redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_out[0] = redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_out_bitsignaltemp;
    assign redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_out[0] = redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(101),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo (
        .valid_in(redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_in_bitsignaltemp),
        .stall_in(redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_b),
        .valid_out(redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_out_bitsignaltemp),
        .stall_out(redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_out_bitsignaltemp),
        .data_out(redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9(STALLENABLE,1608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_consumed0 = (~ (SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_backStall) & SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_wireValid) | SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_consumed1 = (~ (redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_wireValid) | SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_StallValid = SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_backStall & SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_toReg0 = SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_StallValid & SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_toReg1 = SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_StallValid & SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_or0 = SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_consumed1 & SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_or0);
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_backStall = SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_V0 = SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_V1 = SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_wireValid = i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_valid_out;

    // SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10(STALLENABLE,1663)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_V0 = SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_backStall = i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_and0 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V14;
    assign SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_wireValid = SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_V0 & SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_and0;

    // SE_out_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10(STALLENABLE,1664)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_wireValid = i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_valid_out;

    // bubble_join_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo(BITJOIN,1443)
    assign bubble_join_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_q = redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_data_out;

    // bubble_select_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo(BITSELECT,1444)
    assign bubble_select_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_b = $unsigned(bubble_join_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10(BLACKBOX,177)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_108@20000000
    // out out_feedback_valid_out_108@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_push108_0 thei_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10 (
        .in_data_in(bubble_select_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_b),
        .in_feedback_stall_in_108(i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_feedback_stall_out_108),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_V0),
        .out_data_out(),
        .out_feedback_out_108(i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_feedback_out_108),
        .out_feedback_valid_out_108(i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_feedback_valid_out_108),
        .out_stall_out(i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_coalesced_delay_0_fifo(BITJOIN,1482)
    assign bubble_join_coalesced_delay_0_fifo_q = coalesced_delay_0_fifo_data_out;

    // bubble_select_coalesced_delay_0_fifo(BITSELECT,1483)
    assign bubble_select_coalesced_delay_0_fifo_b = $unsigned(bubble_join_coalesced_delay_0_fifo_q[64:0]);

    // sel_for_coalesced_delay_0(BITSELECT,1064)
    assign sel_for_coalesced_delay_0_b = $unsigned(bubble_select_coalesced_delay_0_fifo_b[63:0]);
    assign sel_for_coalesced_delay_0_c = $unsigned(bubble_select_coalesced_delay_0_fifo_b[64:64]);

    // i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9(BLACKBOX,149)@37
    // in in_stall_in@20000000
    // out out_data_out@38
    // out out_feedback_stall_out_108@20000000
    // out out_stall_out@20000000
    // out out_valid_out@38
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_pop108_0 thei_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9 (
        .in_data_in(sel_for_coalesced_delay_0_c),
        .in_dir(redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_q),
        .in_feedback_in_108(i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_feedback_out_108),
        .in_feedback_valid_in_108(i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_out_feedback_valid_out_108),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_backStall),
        .in_valid_in(SE_out_coalesced_delay_0_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out),
        .out_feedback_stall_out_108(i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_feedback_stall_out_108),
        .out_stall_out(i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9(BITJOIN,1281)
    assign bubble_join_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_q = i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9(BITSELECT,1282)
    assign bubble_select_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_q[0:0]);

    // i_unnamed_ff_rgb24toyv12_c11(LOGICAL,231)@38
    assign i_unnamed_ff_rgb24toyv12_c11_q = bubble_select_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_b ^ VCC_q;

    // i_first_cleanup_xor_or_ff_rgb24toyv12_c26(LOGICAL,68)@38
    assign i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q = i_unnamed_ff_rgb24toyv12_c11_q | i_xor_ff_rgb24toyv12_c2_q;

    // bubble_join_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21(BITJOIN,1288)
    assign bubble_join_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_q = i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21(BITSELECT,1289)
    assign bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22(STALLENABLE,1668)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_wireValid = i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_valid_out;

    // bubble_join_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo(BITJOIN,1440)
    assign bubble_join_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_q = redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_data_out;

    // bubble_select_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo(BITSELECT,1441)
    assign bubble_select_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_b = $unsigned(bubble_join_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22(BLACKBOX,179)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_106@20000000
    // out out_feedback_valid_out_106@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_redA000000Z06_ff_rgb24toyv12_c0 thei_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22 (
        .in_data_in(bubble_select_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_b),
        .in_feedback_stall_in_106(i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_feedback_stall_out_106),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_backStall),
        .in_valid_in(SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_V0),
        .out_data_out(),
        .out_feedback_out_106(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_feedback_out_106),
        .out_feedback_valid_out_106(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_feedback_valid_out_106),
        .out_stall_out(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo(STALLENABLE,2063)
    // Valid signal propagation
    assign SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_V0 = SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_backStall = i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_stall_out | ~ (SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_and0 = redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_out;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V15 & SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_and0;

    // redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo(STALLFIFO,1126)
    assign redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_in = SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_V1;
    assign redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_in = SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_backStall;
    assign redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_data_in = bubble_select_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_b;
    assign redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_in_bitsignaltemp = redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_in[0];
    assign redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_in_bitsignaltemp = redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_in[0];
    assign redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_out[0] = redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_out_bitsignaltemp;
    assign redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_out[0] = redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(101),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo (
        .valid_in(redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_in_bitsignaltemp),
        .stall_in(redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_b),
        .valid_out(redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_valid_out_bitsignaltemp),
        .stall_out(redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_out_bitsignaltemp),
        .data_out(redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo(STALLENABLE,2061)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_fromReg0 <= '0;
            SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_fromReg0 <= SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_toReg0;
            // Successor 1
            SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_fromReg1 <= SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_backStall) & SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_wireValid) | SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_fromReg0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_consumed1 = (~ (redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_stall_out) & SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_wireValid) | SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_fromReg1;
    // Consuming
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_StallValid = SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_backStall & SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_wireValid;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_toReg0 = SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_StallValid & SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_consumed0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_toReg1 = SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_StallValid & SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_or0 = SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_consumed0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_wireStall = ~ (SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_consumed1 & SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_or0);
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_backStall = SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_V0 = SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_wireValid & ~ (SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_fromReg0);
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_V1 = SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_wireValid & ~ (SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_wireValid = redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21(STALLENABLE,1612)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_V0 = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_backStall = redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_wireValid = i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_valid_out;

    // redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo(STALLFIFO,1125)
    assign redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_V0;
    assign redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_in = SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_backStall;
    assign redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_b;
    assign redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_in_bitsignaltemp = redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_in[0];
    assign redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_in_bitsignaltemp = redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_in[0];
    assign redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_out[0] = redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_out_bitsignaltemp;
    assign redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_out[0] = redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo (
        .valid_in(redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_b),
        .valid_out(redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo(BITJOIN,1437)
    assign bubble_join_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_q = redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_data_out;

    // bubble_select_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo(BITSELECT,1438)
    assign bubble_select_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_b = $unsigned(bubble_join_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20(BITJOIN,1256)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_q = i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20(BITSELECT,1257)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23(LOGICAL,208)@38
    assign i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_b | bubble_select_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24(BITJOIN,1274)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_q = i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24(BITSELECT,1275)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25(LOGICAL,209)@38
    assign i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_b | i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_q;

    // i_add86_ff_rgb24toyv12_c29_BitSelect_for_a(BITSELECT,607)@38
    assign i_add86_ff_rgb24toyv12_c29_BitSelect_for_a_b = redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_q[31:1];

    // i_add86_ff_rgb24toyv12_c29_join(BITJOIN,608)@38
    assign i_add86_ff_rgb24toyv12_c29_join_q = {i_add86_ff_rgb24toyv12_c29_BitSelect_for_a_b, VCC_q};

    // i_add86_ff_rgb24toyv12_c29_vt_select_31(BITSELECT,58)@38
    assign i_add86_ff_rgb24toyv12_c29_vt_select_31_b = i_add86_ff_rgb24toyv12_c29_join_q[31:1];

    // i_add86_ff_rgb24toyv12_c29_vt_join(BITJOIN,57)@38
    assign i_add86_ff_rgb24toyv12_c29_vt_join_q = {i_add86_ff_rgb24toyv12_c29_vt_select_31_b, VCC_q};

    // i_idxprom87_ff_rgb24toyv12_c30_sel_x(BITSELECT,538)@38
    assign i_idxprom87_ff_rgb24toyv12_c30_sel_x_b = {32'b00000000000000000000000000000000, i_add86_ff_rgb24toyv12_c29_vt_join_q[31:0]};

    // i_idxprom87_ff_rgb24toyv12_c30_vt_select_31(BITSELECT,105)@38
    assign i_idxprom87_ff_rgb24toyv12_c30_vt_select_31_b = i_idxprom87_ff_rgb24toyv12_c30_sel_x_b[31:1];

    // i_idxprom87_ff_rgb24toyv12_c30_vt_join(BITJOIN,104)@38
    assign i_idxprom87_ff_rgb24toyv12_c30_vt_join_q = {c_i32_0159_q, i_idxprom87_ff_rgb24toyv12_c30_vt_select_31_b, VCC_q};

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,985)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom87_ff_rgb24toyv12_c30_vt_join_q[63:54];
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom87_ff_rgb24toyv12_c30_vt_join_q[53:36];
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom87_ff_rgb24toyv12_c30_vt_join_q[35:18];
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom87_ff_rgb24toyv12_c30_vt_join_q[17:0];

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,953)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,824)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,955)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,823)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,825)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,954)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,821)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,956)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx88_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,822)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx88_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,826)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx88_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,513)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx88_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx88_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,515)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx88_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo(STALLFIFO,1120)
    assign redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_in = SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_V1;
    assign redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_in = SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_backStall;
    assign redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_data_in = bubble_select_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_b;
    assign redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_in_bitsignaltemp = redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_in[0];
    assign redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_in_bitsignaltemp = redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_in[0];
    assign redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_out[0] = redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_out_bitsignaltemp;
    assign redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_out[0] = redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo (
        .valid_in(redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_in_bitsignaltemp),
        .stall_in(redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_b),
        .valid_out(redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_out_bitsignaltemp),
        .stall_out(redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_out_bitsignaltemp),
        .data_out(redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo(STALLENABLE,2051)
    // Valid signal propagation
    assign SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_V0 = SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_backStall = i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_stall_out | ~ (SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_and0 = redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_valid_out;
    assign SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V21 & SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_and0;

    // SE_out_i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18(STALLENABLE,1680)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_wireValid = i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_valid_out;

    // bubble_join_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo(BITJOIN,1422)
    assign bubble_join_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_q = redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_data_out;

    // bubble_select_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo(BITSELECT,1423)
    assign bubble_select_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_b = $unsigned(bubble_join_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_q[63:0]);

    // i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18(BLACKBOX,185)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_98@20000000
    // out out_feedback_valid_out_98@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_p1024i32_add_ptr73308_push98_0 thei_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18 (
        .in_data_in(bubble_select_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_b),
        .in_feedback_stall_in_98(i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_feedback_stall_out_98),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_backStall),
        .in_valid_in(SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_V0),
        .out_data_out(),
        .out_feedback_out_98(i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_feedback_out_98),
        .out_feedback_valid_out_98(i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_feedback_valid_out_98),
        .out_stall_out(i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17(BLACKBOX,157)@37
    // in in_stall_in@20000000
    // out out_data_out@38
    // out out_feedback_stall_out_98@20000000
    // out out_stall_out@20000000
    // out out_valid_out@38
    ff_rgb24toyv12_c_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_0 thei_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17 (
        .in_data_in(sel_for_coalesced_delay_0_b),
        .in_dir(redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_q),
        .in_feedback_in_98(i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_feedback_out_98),
        .in_feedback_valid_in_98(i_llvm_fpga_push_p1024i32_add_ptr73308_push98_ff_rgb24toyv12_c18_out_feedback_valid_out_98),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_backStall),
        .in_valid_in(SE_out_coalesced_delay_0_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out),
        .out_feedback_stall_out_98(i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_feedback_stall_out_98),
        .out_stall_out(i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17(BITJOIN,1307)
    assign bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_q = i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out;

    // bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17(BITSELECT,1308)
    assign bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_b = $unsigned(bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_q[63:0]);

    // i_arrayidx88_ff_rgb24toyv12_c0_add_x(ADD,507)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_b};
    assign i_arrayidx88_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx88_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx88_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx88_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx88_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx88_ff_rgb24toyv12_c0_add_x_q = i_arrayidx88_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx88_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,516)@38
    assign i_arrayidx88_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx88_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32(BLACKBOX,122)@38
    // in in_i_stall@20000000
    // out out_lm5510_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm5510_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm5510_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm5510_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm5510_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm5510_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm5510_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@70
    // out out_o_stall@20000000
    // out out_o_valid@70
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm5510_0 thei_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx88_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q),
        .in_i_predicate(i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_backStall),
        .in_i_valid(SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_V2),
        .in_lm5510_ff_rgb24toyv12_c_avm_readdata(in_lm5510_ff_rgb24toyv12_c_avm_readdata),
        .in_lm5510_ff_rgb24toyv12_c_avm_readdatavalid(in_lm5510_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm5510_ff_rgb24toyv12_c_avm_waitrequest(in_lm5510_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm5510_ff_rgb24toyv12_c_avm_writeack(in_lm5510_ff_rgb24toyv12_c_avm_writeack),
        .out_lm5510_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_address),
        .out_lm5510_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm5510_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm5510_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_enable),
        .out_lm5510_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_read),
        .out_lm5510_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_write),
        .out_lm5510_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27(BITJOIN,1194)
    assign bubble_join_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_q = i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27(BITSELECT,1195)
    assign bubble_select_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_q[31:0]);

    // i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x(BITSELECT,540)@70
    assign i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b = bubble_select_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_b[0:0];

    // SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo(STALLENABLE,2003)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_fromReg0 <= '0;
            SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_fromReg0 <= SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_toReg0;
            // Successor 1
            SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_fromReg1 <= SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_backStall) & SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_wireValid) | SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_fromReg0;
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_consumed1 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_backStall) & SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_wireValid) | SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_fromReg1;
    // Consuming
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_StallValid = SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_backStall & SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_wireValid;
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_toReg0 = SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_StallValid & SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_consumed0;
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_toReg1 = SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_StallValid & SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_or0 = SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_consumed0;
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_wireStall = ~ (SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_consumed1 & SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_or0);
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_backStall = SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_V0 = SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_wireValid & ~ (SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_fromReg0);
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_V1 = SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_wireValid & ~ (SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_wireValid = redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_out;

    // redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo(STALLFIFO,1083)
    assign redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_V1;
    assign redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_in = SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_backStall;
    assign redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_data_in = i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b;
    assign redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_in_bitsignaltemp = redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_in[0];
    assign redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_in_bitsignaltemp = redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_in[0];
    assign redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_out[0] = redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_out_bitsignaltemp;
    assign redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_out[0] = redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(105),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo (
        .valid_in(redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_in_bitsignaltemp),
        .stall_in(redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b),
        .valid_out(redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_valid_out_bitsignaltemp),
        .stall_out(redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_out_bitsignaltemp),
        .data_out(redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul98_ff_rgb24toyv12_c44_bs4(BITSELECT,690)@70
    assign i_mul98_ff_rgb24toyv12_c44_bs4_in = bubble_select_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_b[17:0];
    assign i_mul98_ff_rgb24toyv12_c44_bs4_b = i_mul98_ff_rgb24toyv12_c44_bs4_in[17:0];

    // SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4(STALLENABLE,2332)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_wireValid = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43(BLACKBOX,114)@70
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z66_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43 (
        .in_intel_reserved_ffwd_4_0(in_intel_reserved_ffwd_4_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_V0),
        .out_dest_data_out_4_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_out_dest_data_out_4_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43(BITJOIN,1172)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_out_dest_data_out_4_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43(BITSELECT,1173)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_q[31:0]);

    // i_mul98_ff_rgb24toyv12_c44_bs2_merged_bit_select(BITSELECT,989)@70
    assign i_mul98_ff_rgb24toyv12_c44_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_b[31:18];
    assign i_mul98_ff_rgb24toyv12_c44_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_b[17:0];

    // i_mul98_ff_rgb24toyv12_c44_bs1(BITSELECT,687)@70
    assign i_mul98_ff_rgb24toyv12_c44_bs1_b = bubble_select_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_b[31:18];

    // i_mul98_ff_rgb24toyv12_c44_ma3_cma(CHAINMULTADD,978)@70 + 3
    assign i_mul98_ff_rgb24toyv12_c44_ma3_cma_reset = ~ (resetn);
    assign i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena0 = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN[0];
    assign i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena1 = i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena0;
    assign i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena2 = i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena0;

    assign i_mul98_ff_rgb24toyv12_c44_ma3_cma_a0 = i_mul98_ff_rgb24toyv12_c44_bs1_b;
    assign i_mul98_ff_rgb24toyv12_c44_ma3_cma_c0 = i_mul98_ff_rgb24toyv12_c44_bs2_merged_bit_select_c;
    assign i_mul98_ff_rgb24toyv12_c44_ma3_cma_a1 = i_mul98_ff_rgb24toyv12_c44_bs2_merged_bit_select_b;
    assign i_mul98_ff_rgb24toyv12_c44_ma3_cma_c1 = i_mul98_ff_rgb24toyv12_c44_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul98_ff_rgb24toyv12_c44_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena2, i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena1, i_mul98_ff_rgb24toyv12_c44_ma3_cma_ena0 }),
        .aclr({ i_mul98_ff_rgb24toyv12_c44_ma3_cma_reset, i_mul98_ff_rgb24toyv12_c44_ma3_cma_reset }),
        .ay(i_mul98_ff_rgb24toyv12_c44_ma3_cma_a1),
        .by(i_mul98_ff_rgb24toyv12_c44_ma3_cma_a0),
        .ax(i_mul98_ff_rgb24toyv12_c44_ma3_cma_c1),
        .bx(i_mul98_ff_rgb24toyv12_c44_ma3_cma_c0),
        .resulta(i_mul98_ff_rgb24toyv12_c44_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul98_ff_rgb24toyv12_c44_ma3_cma_delay ( .xin(i_mul98_ff_rgb24toyv12_c44_ma3_cma_s0), .xout(i_mul98_ff_rgb24toyv12_c44_ma3_cma_qq), .ena(SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul98_ff_rgb24toyv12_c44_ma3_cma_q = $unsigned(i_mul98_ff_rgb24toyv12_c44_ma3_cma_qq[32:0]);

    // bubble_join_i_mul98_ff_rgb24toyv12_c44_ma3_cma(BITJOIN,1377)
    assign bubble_join_i_mul98_ff_rgb24toyv12_c44_ma3_cma_q = i_mul98_ff_rgb24toyv12_c44_ma3_cma_q;

    // bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg(STALLFIFO,2596)
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_in = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_V2;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_backStall;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_data_in = bubble_join_i_mul98_ff_rgb24toyv12_c44_ma3_cma_q;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul98_ff_rgb24toyv12_c44_ma3_cma_q),
        .valid_out(bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul98_ff_rgb24toyv12_c44_im8_cma(CHAINMULTADD,972)@70 + 3
    assign i_mul98_ff_rgb24toyv12_c44_im8_cma_reset = ~ (resetn);
    assign i_mul98_ff_rgb24toyv12_c44_im8_cma_ena0 = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN[0];
    assign i_mul98_ff_rgb24toyv12_c44_im8_cma_ena1 = i_mul98_ff_rgb24toyv12_c44_im8_cma_ena0;
    assign i_mul98_ff_rgb24toyv12_c44_im8_cma_ena2 = i_mul98_ff_rgb24toyv12_c44_im8_cma_ena0;

    assign i_mul98_ff_rgb24toyv12_c44_im8_cma_a0 = i_mul98_ff_rgb24toyv12_c44_bs4_b;
    assign i_mul98_ff_rgb24toyv12_c44_im8_cma_c0 = i_mul98_ff_rgb24toyv12_c44_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul98_ff_rgb24toyv12_c44_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul98_ff_rgb24toyv12_c44_im8_cma_ena2, i_mul98_ff_rgb24toyv12_c44_im8_cma_ena1, i_mul98_ff_rgb24toyv12_c44_im8_cma_ena0 }),
        .aclr({ i_mul98_ff_rgb24toyv12_c44_im8_cma_reset, i_mul98_ff_rgb24toyv12_c44_im8_cma_reset }),
        .ay(i_mul98_ff_rgb24toyv12_c44_im8_cma_a0),
        .ax(i_mul98_ff_rgb24toyv12_c44_im8_cma_c0),
        .resulta(i_mul98_ff_rgb24toyv12_c44_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul98_ff_rgb24toyv12_c44_im8_cma_delay ( .xin(i_mul98_ff_rgb24toyv12_c44_im8_cma_s0), .xout(i_mul98_ff_rgb24toyv12_c44_im8_cma_qq), .ena(SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul98_ff_rgb24toyv12_c44_im8_cma_q = $unsigned(i_mul98_ff_rgb24toyv12_c44_im8_cma_qq[35:0]);

    // bubble_join_i_mul98_ff_rgb24toyv12_c44_im8_cma(BITJOIN,1359)
    assign bubble_join_i_mul98_ff_rgb24toyv12_c44_im8_cma_q = i_mul98_ff_rgb24toyv12_c44_im8_cma_q;

    // bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg(STALLFIFO,2590)
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_in = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_V1;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_backStall;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_data_in = bubble_join_i_mul98_ff_rgb24toyv12_c44_im8_cma_q;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul98_ff_rgb24toyv12_c44_im8_cma_q),
        .valid_out(bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul98_ff_rgb24toyv12_c44_im0_cma(CHAINMULTADD,971)@70 + 3
    assign i_mul98_ff_rgb24toyv12_c44_im0_cma_reset = ~ (resetn);
    assign i_mul98_ff_rgb24toyv12_c44_im0_cma_ena0 = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN[0];
    assign i_mul98_ff_rgb24toyv12_c44_im0_cma_ena1 = i_mul98_ff_rgb24toyv12_c44_im0_cma_ena0;
    assign i_mul98_ff_rgb24toyv12_c44_im0_cma_ena2 = i_mul98_ff_rgb24toyv12_c44_im0_cma_ena0;

    assign i_mul98_ff_rgb24toyv12_c44_im0_cma_a0 = i_mul98_ff_rgb24toyv12_c44_bs1_b;
    assign i_mul98_ff_rgb24toyv12_c44_im0_cma_c0 = i_mul98_ff_rgb24toyv12_c44_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul98_ff_rgb24toyv12_c44_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul98_ff_rgb24toyv12_c44_im0_cma_ena2, i_mul98_ff_rgb24toyv12_c44_im0_cma_ena1, i_mul98_ff_rgb24toyv12_c44_im0_cma_ena0 }),
        .aclr({ i_mul98_ff_rgb24toyv12_c44_im0_cma_reset, i_mul98_ff_rgb24toyv12_c44_im0_cma_reset }),
        .ay(i_mul98_ff_rgb24toyv12_c44_im0_cma_a0),
        .ax(i_mul98_ff_rgb24toyv12_c44_im0_cma_c0),
        .resulta(i_mul98_ff_rgb24toyv12_c44_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul98_ff_rgb24toyv12_c44_im0_cma_delay ( .xin(i_mul98_ff_rgb24toyv12_c44_im0_cma_s0), .xout(i_mul98_ff_rgb24toyv12_c44_im0_cma_qq), .ena(SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul98_ff_rgb24toyv12_c44_im0_cma_q = $unsigned(i_mul98_ff_rgb24toyv12_c44_im0_cma_qq[27:0]);

    // bubble_join_i_mul98_ff_rgb24toyv12_c44_im0_cma(BITJOIN,1356)
    assign bubble_join_i_mul98_ff_rgb24toyv12_c44_im0_cma_q = i_mul98_ff_rgb24toyv12_c44_im0_cma_q;

    // bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg(STALLFIFO,2589)
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_in = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_V0;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_backStall;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_data_in = bubble_join_i_mul98_ff_rgb24toyv12_c44_im0_cma_q;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul98_ff_rgb24toyv12_c44_im0_cma_q),
        .valid_out(bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43(STALLENABLE,1538)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_backStall = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_out_valid_out;

    // SE_i_mul98_ff_rgb24toyv12_c44_im0_cma(STALLENABLE,1960)
    // Valid signal propagation
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_V0 = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_0;
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_V1 = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_1;
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_V2 = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_0 = bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_stall_out & SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_0;
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_1 = bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_stall_out & SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_1;
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_2 = bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_stall_out & SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_or0 = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_0;
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_or1 = SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_1 | SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_or0;
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN = ~ (SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_2 | SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_V0 & SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN;
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c66_ff_rgb24toyv12_c43_V0 & SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backStall = ~ (SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_s_0 <= SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_v_s_0;
            end

            if (SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_s_1 <= SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_s_0;
            end

            if (SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_0 <= SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_0 & SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_0 <= SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_s_1;
            end

            if (SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_1 <= SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_1 & SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_1 <= SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_s_1;
            end

            if (SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_2 <= SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_2 & SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_v_2 <= SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_R_s_1;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27(STALLENABLE,1552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_fromReg0 <= SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_fromReg1 <= SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_consumed0 = (~ (SE_i_mul98_ff_rgb24toyv12_c44_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_wireValid) | SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_consumed1 = (~ (redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_wireValid) | SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_StallValid = SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_backStall & SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_toReg0 = SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_StallValid & SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_toReg1 = SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_StallValid & SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_or0 = SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_consumed1 & SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_or0);
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_backStall = SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_V0 = SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_V1 = SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_wireValid = i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_o_valid;

    // i_idxprom82_ff_rgb24toyv12_c16_sel_x(BITSELECT,537)@38
    assign i_idxprom82_ff_rgb24toyv12_c16_sel_x_b = {32'b00000000000000000000000000000000, redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_q[31:0]};

    // i_idxprom82_ff_rgb24toyv12_c16_vt_select_31(BITSELECT,100)@38
    assign i_idxprom82_ff_rgb24toyv12_c16_vt_select_31_b = i_idxprom82_ff_rgb24toyv12_c16_sel_x_b[31:1];

    // i_idxprom82_ff_rgb24toyv12_c16_vt_join(BITJOIN,99)@38
    assign i_idxprom82_ff_rgb24toyv12_c16_vt_join_q = {c_i32_0159_q, i_idxprom82_ff_rgb24toyv12_c16_vt_select_31_b, GND_q};

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,984)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom82_ff_rgb24toyv12_c16_vt_join_q[63:54];
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom82_ff_rgb24toyv12_c16_vt_join_q[53:36];
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom82_ff_rgb24toyv12_c16_vt_join_q[35:18];
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom82_ff_rgb24toyv12_c16_vt_join_q[17:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,949)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,806)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,951)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,805)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,807)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,950)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,803)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,952)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx83_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,804)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx83_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,808)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,503)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx83_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx83_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,505)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx83_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_add_x(ADD,497)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_b};
    assign i_arrayidx83_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx83_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx83_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx83_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx83_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx83_ff_rgb24toyv12_c0_add_x_q = i_arrayidx83_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx83_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,506)@38
    assign i_arrayidx83_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx83_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27(BLACKBOX,121)@38
    // in in_i_stall@20000000
    // out out_lm539_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm539_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm539_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm539_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm539_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm539_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm539_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@70
    // out out_o_stall@20000000
    // out out_o_valid@70
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm539_0 thei_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx83_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q),
        .in_i_predicate(i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_backStall),
        .in_i_valid(SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_V1),
        .in_lm539_ff_rgb24toyv12_c_avm_readdata(in_lm539_ff_rgb24toyv12_c_avm_readdata),
        .in_lm539_ff_rgb24toyv12_c_avm_readdatavalid(in_lm539_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm539_ff_rgb24toyv12_c_avm_waitrequest(in_lm539_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm539_ff_rgb24toyv12_c_avm_writeack(in_lm539_ff_rgb24toyv12_c_avm_writeack),
        .out_lm539_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_address),
        .out_lm539_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm539_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm539_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_enable),
        .out_lm539_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_read),
        .out_lm539_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_write),
        .out_lm539_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37(BITJOIN,1200)
    assign bubble_join_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_q = i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37(BITSELECT,1201)
    assign bubble_select_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_q[31:0]);

    // i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x(BITSELECT,542)@70
    assign i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b = bubble_select_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_b[0:0];

    // SE_out_i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120(STALLENABLE,1638)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_wireValid = i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_valid_out;

    // bubble_join_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo(BITJOIN,1383)
    assign bubble_join_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_q = redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_data_out;

    // bubble_select_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo(BITSELECT,1384)
    assign bubble_select_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_b = $unsigned(bubble_join_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120(BLACKBOX,164)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_87@20000000
    // out out_feedback_valid_out_87@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi145_push87_0 thei_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120 (
        .in_data_in(bubble_select_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_b),
        .in_feedback_stall_in_87(i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_feedback_stall_out_87),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_backStall),
        .in_valid_in(SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_V0),
        .out_data_out(),
        .out_feedback_out_87(i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_feedback_out_87),
        .out_feedback_valid_out_87(i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_feedback_valid_out_87),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo(STALLENABLE,1999)
    // Valid signal propagation
    assign SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_V0 = SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_stall_out | ~ (SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_and0 = redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_out;
    assign SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V5 & SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_and0;

    // redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo(STALLFIFO,1081)
    assign redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_V1;
    assign redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_in = SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_backStall;
    assign redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_data_in = i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b;
    assign redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_in_bitsignaltemp = redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_in[0];
    assign redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_in_bitsignaltemp = redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_in[0];
    assign redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_out[0] = redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_out_bitsignaltemp;
    assign redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_out[0] = redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(69),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo (
        .valid_in(redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_in_bitsignaltemp),
        .stall_in(redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b),
        .valid_out(redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_valid_out_bitsignaltemp),
        .stall_out(redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_out_bitsignaltemp),
        .data_out(redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37(STALLENABLE,1556)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_fromReg0 <= SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_fromReg1 <= SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_consumed0 = (~ (SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_wireValid) | SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_consumed1 = (~ (redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_wireValid) | SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_StallValid = SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_backStall & SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_toReg0 = SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_StallValid & SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_toReg1 = SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_StallValid & SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_or0 = SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_consumed1 & SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_or0);
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_backStall = SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_V0 = SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_V1 = SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_wireValid = i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_o_valid;

    // c_i32_2161(CONSTANT,27)
    assign c_i32_2161_q = $unsigned(32'b00000000000000000000000000000010);

    // i_add91_ff_rgb24toyv12_c34(ADD,59)@37
    assign i_add91_ff_rgb24toyv12_c34_a = {1'b0, i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q};
    assign i_add91_ff_rgb24toyv12_c34_b = {1'b0, c_i32_2161_q};
    assign i_add91_ff_rgb24toyv12_c34_o = $unsigned(i_add91_ff_rgb24toyv12_c34_a) + $unsigned(i_add91_ff_rgb24toyv12_c34_b);
    assign i_add91_ff_rgb24toyv12_c34_q = i_add91_ff_rgb24toyv12_c34_o[32:0];

    // bgTrunc_i_add91_ff_rgb24toyv12_c34_sel_x(BITSELECT,409)@37
    assign bgTrunc_i_add91_ff_rgb24toyv12_c34_sel_x_b = i_add91_ff_rgb24toyv12_c34_q[31:0];

    // i_add91_ff_rgb24toyv12_c34_vt_select_31(BITSELECT,62)@37
    assign i_add91_ff_rgb24toyv12_c34_vt_select_31_b = bgTrunc_i_add91_ff_rgb24toyv12_c34_sel_x_b[31:1];

    // i_add91_ff_rgb24toyv12_c34_vt_join(BITJOIN,61)@37
    assign i_add91_ff_rgb24toyv12_c34_vt_join_q = {i_add91_ff_rgb24toyv12_c34_vt_select_31_b, GND_q};

    // i_idxprom92_ff_rgb24toyv12_c35_sel_x(BITSELECT,539)@37
    assign i_idxprom92_ff_rgb24toyv12_c35_sel_x_b = {32'b00000000000000000000000000000000, i_add91_ff_rgb24toyv12_c34_vt_join_q[31:0]};

    // i_idxprom92_ff_rgb24toyv12_c35_vt_select_31(BITSELECT,110)@37
    assign i_idxprom92_ff_rgb24toyv12_c35_vt_select_31_b = i_idxprom92_ff_rgb24toyv12_c35_sel_x_b[31:1];

    // redist57_i_idxprom92_ff_rgb24toyv12_c35_vt_select_31_b_1_0(REG,1141)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_i_idxprom92_ff_rgb24toyv12_c35_vt_select_31_b_1_0_q <= $unsigned(31'b0000000000000000000000000000000);
        end
        else if (SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_backEN == 1'b1)
        begin
            redist57_i_idxprom92_ff_rgb24toyv12_c35_vt_select_31_b_1_0_q <= $unsigned(i_idxprom92_ff_rgb24toyv12_c35_vt_select_31_b);
        end
    end

    // i_idxprom92_ff_rgb24toyv12_c35_vt_join(BITJOIN,109)@38
    assign i_idxprom92_ff_rgb24toyv12_c35_vt_join_q = {c_i32_0159_q, redist57_i_idxprom92_ff_rgb24toyv12_c35_vt_select_31_b_1_0_q, GND_q};

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,986)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom92_ff_rgb24toyv12_c35_vt_join_q[63:54];
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom92_ff_rgb24toyv12_c35_vt_join_q[53:36];
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom92_ff_rgb24toyv12_c35_vt_join_q[35:18];
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom92_ff_rgb24toyv12_c35_vt_join_q[17:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,957)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,842)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,959)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,841)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,843)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,958)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,839)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,960)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx93_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,840)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx93_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,844)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,523)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx93_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx93_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,525)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx93_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_add_x(ADD,517)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_b};
    assign i_arrayidx93_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx93_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx93_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx93_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx93_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx93_ff_rgb24toyv12_c0_add_x_q = i_arrayidx93_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx93_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,526)@38
    assign i_arrayidx93_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx93_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37(BLACKBOX,123)@38
    // in in_i_stall@20000000
    // out out_lm5711_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm5711_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm5711_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm5711_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm5711_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm5711_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm5711_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@70
    // out out_o_stall@20000000
    // out out_o_valid@70
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm5711_0 thei_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx93_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q),
        .in_i_predicate(i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_backStall),
        .in_i_valid(SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_V0),
        .in_lm5711_ff_rgb24toyv12_c_avm_readdata(in_lm5711_ff_rgb24toyv12_c_avm_readdata),
        .in_lm5711_ff_rgb24toyv12_c_avm_readdatavalid(in_lm5711_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm5711_ff_rgb24toyv12_c_avm_waitrequest(in_lm5711_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm5711_ff_rgb24toyv12_c_avm_writeack(in_lm5711_ff_rgb24toyv12_c_avm_writeack),
        .out_lm5711_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_address),
        .out_lm5711_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm5711_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm5711_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_enable),
        .out_lm5711_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_read),
        .out_lm5711_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_write),
        .out_lm5711_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0(STALLENABLE,2092)
    // Valid signal propagation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_V0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_s_tv_0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_backStall & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_backEN = ~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_v_s_0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_backEN & SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_V1;
    // Backward Stall generation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_backStall = ~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_backEN == 1'b0)
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_R_v_0 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_R_v_0 & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_s_tv_0;
            end
            else
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_R_v_0 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_v_s_0;
            end

        end
    end

    // SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1(STALLENABLE,2093)
    // Valid signal propagation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_V0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_s_tv_0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_backStall & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_backEN = ~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_v_s_0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_backEN & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_V0;
    // Backward Stall generation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_backStall = ~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_backEN == 1'b0)
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_R_v_0 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_R_v_0 & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_s_tv_0;
            end
            else
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_R_v_0 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_v_s_0;
            end

        end
    end

    // SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2(STALLENABLE,2094)
    // Valid signal propagation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_V0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_s_tv_0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_backStall & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_backEN = ~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_v_s_0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_backEN & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_V0;
    // Backward Stall generation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_backStall = ~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_backEN == 1'b0)
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_R_v_0 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_R_v_0 & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_s_tv_0;
            end
            else
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_R_v_0 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_v_s_0;
            end

        end
    end

    // redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0(REG,1145)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_backEN == 1'b1)
        begin
            redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_q <= $unsigned(i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q);
        end
    end

    // redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1(REG,1146)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_backEN == 1'b1)
        begin
            redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_q <= $unsigned(redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_q);
        end
    end

    // redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2(REG,1147)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_backEN == 1'b1)
        begin
            redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_q <= $unsigned(redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_1_q);
        end
    end

    // redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3(REG,1148)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_backEN == 1'b1)
        begin
            redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_q <= $unsigned(redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_q);
        end
    end

    // SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3(STALLENABLE,2095)
    // Valid signal propagation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_V0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_R_v_0;
    // Stall signal propagation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_s_tv_0 = SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backStall & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_R_v_0;
    // Backward Enable generation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_backEN = ~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_v_s_0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_backEN & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_2_V0;
    // Backward Stall generation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_backStall = ~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_backEN == 1'b0)
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_R_v_0 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_R_v_0 & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_s_tv_0;
            end
            else
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_R_v_0 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_v_s_0;
            end

        end
    end

    // SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4(STALLREG,2598)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_valid <= 1'b0;
            SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_valid <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backStall & (SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_valid | SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_i_valid);

            if (SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_data0 <= $unsigned(redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_i_valid = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_V0;
    // Stall signal propagation
    assign SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backStall = SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_valid | ~ (SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_i_valid);

    // Valid
    assign SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_V = SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_valid == 1'b1 ? SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_valid : SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_i_valid;

    assign SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_D0 = SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_valid == 1'b1 ? SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_r_data0 : redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_3_q;

    // redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4(REG,1149)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backEN == 1'b1)
        begin
            redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_q <= $unsigned(SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_D0);
        end
    end

    // redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0(REG,1111)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_backEN == 1'b1)
        begin
            redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_q <= $unsigned(i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q);
        end
    end

    // redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1(REG,1112)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_backEN == 1'b1)
        begin
            redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_q <= $unsigned(redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_q);
        end
    end

    // redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2(REG,1113)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_backEN == 1'b1)
        begin
            redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_q <= $unsigned(redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_q);
        end
    end

    // redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3(REG,1114)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_backEN == 1'b1)
        begin
            redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_q <= $unsigned(redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_q);
        end
    end

    // redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4(REG,1115)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_backEN == 1'b1)
        begin
            redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_q <= $unsigned(redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_q);
        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47(BITJOIN,1191)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_q = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_out_dest_data_out_1_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47(BITSELECT,1192)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_q[63:0]);

    // i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48(BLACKBOX,124)@43
    // in in_i_stall@20000000
    // out out_lm5912_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm5912_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm5912_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm5912_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm5912_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm5912_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm5912_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@75
    // out out_o_stall@20000000
    // out out_o_valid@75
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm5912_0 thei_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_b),
        .in_i_dependence(redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_q),
        .in_i_predicate(redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_V0),
        .in_lm5912_ff_rgb24toyv12_c_avm_readdata(in_lm5912_ff_rgb24toyv12_c_avm_readdata),
        .in_lm5912_ff_rgb24toyv12_c_avm_readdatavalid(in_lm5912_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm5912_ff_rgb24toyv12_c_avm_waitrequest(in_lm5912_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm5912_ff_rgb24toyv12_c_avm_writeack(in_lm5912_ff_rgb24toyv12_c_avm_writeack),
        .out_lm5912_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_address),
        .out_lm5912_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm5912_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm5912_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_enable),
        .out_lm5912_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_read),
        .out_lm5912_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_write),
        .out_lm5912_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo(STALLFIFO,1150)
    assign redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_in = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_V1;
    assign redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_in = SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_backStall;
    assign redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_data_in = redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_q;
    assign redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_in_bitsignaltemp = redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_in[0];
    assign redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_in_bitsignaltemp = redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_in[0];
    assign redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_out[0] = redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_out_bitsignaltemp;
    assign redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_out[0] = redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo (
        .valid_in(redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_in_bitsignaltemp),
        .data_in(redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_q),
        .valid_out(redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4(STALLENABLE,2096)
    // Valid signal propagation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_V0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_0;
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_V1 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_1;
    // Stall signal propagation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_backStall & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_0;
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_s_tv_1 = redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_stall_out & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_1;
    // Backward Enable generation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_or0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_s_tv_0;
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backEN = ~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_s_tv_1 | SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_v_s_0 = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backEN & SR_SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_V;
    // Backward Stall generation
    assign SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backStall = ~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_0 <= 1'b0;
            SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backEN == 1'b0)
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_0 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_0 & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_s_tv_0;
            end
            else
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_0 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_v_s_0;
            end

            if (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_backEN == 1'b0)
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_1 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_1 & SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_s_tv_1;
            end
            else
            begin
                SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_R_v_1 <= SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5(STALLENABLE,2334)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_backStall = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_wireValid = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47(BLACKBOX,120)@43
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_0 thei_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47 (
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_V0),
        .out_dest_data_out_1_0(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_out_dest_data_out_1_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47(STALLENABLE,1550)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_backStall = i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_and0 = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_and1 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_and0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_wireValid = SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_4_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_and1;

    // SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4(STALLENABLE,2042)
    // Valid signal propagation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_V0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_R_v_0;
    // Stall signal propagation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift242_ff_rgb24toyv12_c47_backStall & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_R_v_0;
    // Backward Enable generation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_backEN = ~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_v_s_0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_backEN & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_V0;
    // Backward Stall generation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_backStall = ~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_backEN == 1'b0)
            begin
                SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_R_v_0 <= SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_R_v_0 & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_s_tv_0;
            end
            else
            begin
                SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_R_v_0 <= SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_v_s_0;
            end

        end
    end

    // SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3(STALLENABLE,2041)
    // Valid signal propagation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_V0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_R_v_0;
    // Stall signal propagation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_s_tv_0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_4_backStall & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_R_v_0;
    // Backward Enable generation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_backEN = ~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_v_s_0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_backEN & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_V0;
    // Backward Stall generation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_backStall = ~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_backEN == 1'b0)
            begin
                SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_R_v_0 <= SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_R_v_0 & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_s_tv_0;
            end
            else
            begin
                SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_R_v_0 <= SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_v_s_0;
            end

        end
    end

    // SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2(STALLENABLE,2040)
    // Valid signal propagation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_V0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_s_tv_0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_3_backStall & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_backEN = ~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_v_s_0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_backEN & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_V0;
    // Backward Stall generation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_backStall = ~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_backEN == 1'b0)
            begin
                SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_R_v_0 <= SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_R_v_0 & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_s_tv_0;
            end
            else
            begin
                SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_R_v_0 <= SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_v_s_0;
            end

        end
    end

    // SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1(STALLENABLE,2039)
    // Valid signal propagation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_V0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_s_tv_0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_2_backStall & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_backEN = ~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_v_s_0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_backEN & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_V0;
    // Backward Stall generation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_backStall = ~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_backEN == 1'b0)
            begin
                SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_R_v_0 <= SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_R_v_0 & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_s_tv_0;
            end
            else
            begin
                SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_R_v_0 <= SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_v_s_0;
            end

        end
    end

    // SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0(STALLENABLE,2038)
    // Valid signal propagation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_V0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_s_tv_0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_1_backStall & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_backEN = ~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_v_s_0 = SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_backEN & SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_V1;
    // Backward Stall generation
    assign SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_backStall = ~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_backEN == 1'b0)
            begin
                SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_R_v_0 <= SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_R_v_0 & SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_s_tv_0;
            end
            else
            begin
                SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_R_v_0 <= SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_v_s_0;
            end

        end
    end

    // redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo(STALLFIFO,1128)
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_V1;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_in = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_backStall;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_b;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_in_bitsignaltemp = redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_in[0];
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_in_bitsignaltemp = redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_in[0];
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_out[0] = redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_out_bitsignaltemp;
    assign redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_out[0] = redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(38),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo (
        .valid_in(redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_in_bitsignaltemp),
        .stall_in(redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_b),
        .valid_out(redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_out_bitsignaltemp),
        .stall_out(redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_out_bitsignaltemp),
        .data_out(redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24(STALLENABLE,1604)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_consumed1 = (~ (redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_wireValid = i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_valid_out;

    // SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3(STALLENABLE,2032)
    // Valid signal propagation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_V0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_R_v_0;
    // Stall signal propagation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_s_tv_0 = SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_backStall & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_R_v_0;
    // Backward Enable generation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_backEN = ~ (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_v_s_0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_backEN & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_V0;
    // Backward Stall generation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_backStall = ~ (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_backEN == 1'b0)
            begin
                SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_R_v_0 <= SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_R_v_0 & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_s_tv_0;
            end
            else
            begin
                SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_R_v_0 <= SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_v_s_0;
            end

        end
    end

    // SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2(STALLENABLE,2031)
    // Valid signal propagation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_V0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_s_tv_0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_backStall & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_backEN = ~ (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_v_s_0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_backEN & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_V0;
    // Backward Stall generation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_backStall = ~ (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_backEN == 1'b0)
            begin
                SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_R_v_0 <= SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_R_v_0 & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_s_tv_0;
            end
            else
            begin
                SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_R_v_0 <= SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_v_s_0;
            end

        end
    end

    // SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1(STALLENABLE,2030)
    // Valid signal propagation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_V0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_s_tv_0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_backStall & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_backEN = ~ (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_v_s_0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_backEN & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_V0;
    // Backward Stall generation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_backStall = ~ (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_backEN == 1'b0)
            begin
                SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_R_v_0 <= SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_R_v_0 & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_s_tv_0;
            end
            else
            begin
                SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_R_v_0 <= SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_v_s_0;
            end

        end
    end

    // SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0(STALLENABLE,2029)
    // Valid signal propagation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_V0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_s_tv_0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_backStall & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_backEN = ~ (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_v_s_0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_backEN & SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_V0;
    // Backward Stall generation
    assign SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_backStall = ~ (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_backEN == 1'b0)
            begin
                SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_R_v_0 <= SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_R_v_0 & SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_s_tv_0;
            end
            else
            begin
                SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_R_v_0 <= SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112(STALLENABLE,1628)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_wireValid = i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111(BITJOIN,1229)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_q = i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111(BITSELECT,1230)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112(BLACKBOX,159)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_100@20000000
    // out out_feedback_valid_out_100@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memA000000Z6_pop27324_push100_0 thei_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_b),
        .in_feedback_stall_in_100(i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_feedback_stall_out_100),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_V0),
        .out_data_out(),
        .out_feedback_out_100(i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_feedback_out_100),
        .out_feedback_valid_out_100(i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_feedback_valid_out_100),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112(STALLENABLE,1627)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_backStall = i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_and0 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V1;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_and0;

    // SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130(STALLENABLE,1643)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_backStall = i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_and0 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V8;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130(STALLENABLE,1644)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_wireValid = i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129(BITJOIN,1253)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_q = i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129(BITSELECT,1254)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130(BLACKBOX,167)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_104@20000000
    // out out_feedback_valid_out_104@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memA000000Z5_pop31332_push104_0 thei_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_b),
        .in_feedback_stall_in_104(i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_feedback_stall_out_104),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_V0),
        .out_data_out(),
        .out_feedback_out_104(i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_feedback_out_104),
        .out_feedback_valid_out_104(i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_feedback_valid_out_104),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129(BLACKBOX,140)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_feedback_stall_out_104@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_0 thei_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129 (
        .in_data_in(SR_SE_out_coalesced_delay_2_fifo_D9),
        .in_dir(SR_SE_out_coalesced_delay_2_fifo_D5),
        .in_feedback_in_104(i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_feedback_out_104),
        .in_feedback_valid_in_104(i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_out_feedback_valid_out_104),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_data_out),
        .out_feedback_stall_out_104(i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_feedback_stall_out_104),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127(STALLENABLE,1639)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_backStall = i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_and0 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V6;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127(STALLENABLE,1640)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_wireValid = i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126(BITJOIN,1247)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_q = i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126(BITSELECT,1248)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127(BLACKBOX,165)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_103@20000000
    // out out_feedback_valid_out_103@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memA000000Z7_pop30330_push103_0 thei_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_b),
        .in_feedback_stall_in_103(i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_feedback_stall_out_103),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_V0),
        .out_data_out(),
        .out_feedback_out_103(i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_feedback_out_103),
        .out_feedback_valid_out_103(i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_feedback_valid_out_103),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126(BLACKBOX,138)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_feedback_stall_out_103@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_0 thei_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126 (
        .in_data_in(SR_SE_out_coalesced_delay_2_fifo_D8),
        .in_dir(SR_SE_out_coalesced_delay_2_fifo_D4),
        .in_feedback_in_103(i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_feedback_out_103),
        .in_feedback_valid_in_103(i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_out_feedback_valid_out_103),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_data_out),
        .out_feedback_stall_out_103(i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_feedback_stall_out_103),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122(STALLENABLE,1635)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_backStall = i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_and0 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V4;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122(STALLENABLE,1636)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_wireValid = i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121(BITJOIN,1241)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_q = i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121(BITSELECT,1242)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122(BLACKBOX,163)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_102@20000000
    // out out_feedback_valid_out_102@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memA000000Z0_pop29328_push102_0 thei_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_b),
        .in_feedback_stall_in_102(i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_feedback_stall_out_102),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_V0),
        .out_data_out(),
        .out_feedback_out_102(i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_feedback_out_102),
        .out_feedback_valid_out_102(i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_feedback_valid_out_102),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121(BLACKBOX,136)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_feedback_stall_out_102@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_0 thei_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121 (
        .in_data_in(SR_SE_out_coalesced_delay_2_fifo_D7),
        .in_dir(SR_SE_out_coalesced_delay_2_fifo_D3),
        .in_feedback_in_102(i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_feedback_out_102),
        .in_feedback_valid_in_102(i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_out_feedback_valid_out_102),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_data_out),
        .out_feedback_stall_out_102(i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_feedback_stall_out_102),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117(STALLENABLE,1631)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_backStall = i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_and0 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V2;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117(STALLENABLE,1632)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_wireValid = i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116(BITJOIN,1235)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_q = i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116(BITSELECT,1236)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117(BLACKBOX,161)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_101@20000000
    // out out_feedback_valid_out_101@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memA000000Z3_pop28326_push101_0 thei_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_b),
        .in_feedback_stall_in_101(i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_feedback_stall_out_101),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_V0),
        .out_data_out(),
        .out_feedback_out_101(i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_feedback_out_101),
        .out_feedback_valid_out_101(i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_feedback_valid_out_101),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116(BLACKBOX,134)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_feedback_stall_out_101@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_0 thei_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116 (
        .in_data_in(SR_SE_out_coalesced_delay_2_fifo_D6),
        .in_dir(SR_SE_out_coalesced_delay_2_fifo_D2),
        .in_feedback_in_101(i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_feedback_out_101),
        .in_feedback_valid_in_101(i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_out_feedback_valid_out_101),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_data_out),
        .out_feedback_stall_out_101(i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_feedback_stall_out_101),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_2_fifo(STALLENABLE,2114)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_2_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg2 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg3 <= '0;
            SE_out_coalesced_delay_2_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_2_fifo_fromReg0 <= SE_out_coalesced_delay_2_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_2_fifo_fromReg1 <= SE_out_coalesced_delay_2_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_2_fifo_fromReg2 <= SE_out_coalesced_delay_2_fifo_toReg2;
            // Successor 3
            SE_out_coalesced_delay_2_fifo_fromReg3 <= SE_out_coalesced_delay_2_fifo_toReg3;
            // Successor 4
            SE_out_coalesced_delay_2_fifo_fromReg4 <= SE_out_coalesced_delay_2_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_2_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg0;
    assign SE_out_coalesced_delay_2_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg1;
    assign SE_out_coalesced_delay_2_fifo_consumed2 = (~ (i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg2;
    assign SE_out_coalesced_delay_2_fifo_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg3;
    assign SE_out_coalesced_delay_2_fifo_consumed4 = (~ (i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_stall_out) & SE_out_coalesced_delay_2_fifo_wireValid) | SE_out_coalesced_delay_2_fifo_fromReg4;
    // Consuming
    assign SE_out_coalesced_delay_2_fifo_StallValid = SE_out_coalesced_delay_2_fifo_backStall & SE_out_coalesced_delay_2_fifo_wireValid;
    assign SE_out_coalesced_delay_2_fifo_toReg0 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed0;
    assign SE_out_coalesced_delay_2_fifo_toReg1 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed1;
    assign SE_out_coalesced_delay_2_fifo_toReg2 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed2;
    assign SE_out_coalesced_delay_2_fifo_toReg3 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed3;
    assign SE_out_coalesced_delay_2_fifo_toReg4 = SE_out_coalesced_delay_2_fifo_StallValid & SE_out_coalesced_delay_2_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_coalesced_delay_2_fifo_or0 = SE_out_coalesced_delay_2_fifo_consumed0;
    assign SE_out_coalesced_delay_2_fifo_or1 = SE_out_coalesced_delay_2_fifo_consumed1 & SE_out_coalesced_delay_2_fifo_or0;
    assign SE_out_coalesced_delay_2_fifo_or2 = SE_out_coalesced_delay_2_fifo_consumed2 & SE_out_coalesced_delay_2_fifo_or1;
    assign SE_out_coalesced_delay_2_fifo_or3 = SE_out_coalesced_delay_2_fifo_consumed3 & SE_out_coalesced_delay_2_fifo_or2;
    assign SE_out_coalesced_delay_2_fifo_wireStall = ~ (SE_out_coalesced_delay_2_fifo_consumed4 & SE_out_coalesced_delay_2_fifo_or3);
    assign SE_out_coalesced_delay_2_fifo_backStall = SE_out_coalesced_delay_2_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_2_fifo_V0 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg0);
    assign SE_out_coalesced_delay_2_fifo_V1 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg1);
    assign SE_out_coalesced_delay_2_fifo_V2 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg2);
    assign SE_out_coalesced_delay_2_fifo_V3 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg3);
    assign SE_out_coalesced_delay_2_fifo_V4 = SE_out_coalesced_delay_2_fifo_wireValid & ~ (SE_out_coalesced_delay_2_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_2_fifo_wireValid = SR_SE_out_coalesced_delay_2_fifo_V;

    // i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111(BLACKBOX,132)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_feedback_stall_out_100@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_0 thei_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111 (
        .in_data_in(SR_SE_out_coalesced_delay_2_fifo_D0),
        .in_dir(SR_SE_out_coalesced_delay_2_fifo_D1),
        .in_feedback_in_100(i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_feedback_out_100),
        .in_feedback_valid_in_100(i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_out_feedback_valid_out_100),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_backStall),
        .in_valid_in(SE_out_coalesced_delay_2_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_data_out),
        .out_feedback_stall_out_100(i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_feedback_stall_out_100),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111(STALLENABLE,1574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_consumed1 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_wireValid = i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116(STALLENABLE,1578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_consumed1 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_wireValid = i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121(STALLENABLE,1582)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_consumed1 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_wireValid = i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126(STALLENABLE,1586)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_consumed1 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_wireValid = i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124(STALLENABLE,1588)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_backStall = SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_backStall | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and0 = i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_V1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and2 = i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_V1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and4 = i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and3;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and5 = SE_out_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_V1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and4;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and6 = i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and5;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_V1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_and6;

    // SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135(STALLENABLE,1710)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_V0 = SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_s_tv_0 = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_backStall & SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_backEN = ~ (SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_and0 = SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_backEN;
    assign SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_V0 & SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_and0;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_backStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_backEN == 1'b0)
            begin
                SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_R_v_0 & SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_R_v_0 <= SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129(STALLENABLE,1590)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_consumed1 = (~ (SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_wireValid = i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_out_valid_out;

    // SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo(STALLENABLE,2077)
    // Valid signal propagation
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_V0 = SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_backStall = SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_backStall | ~ (SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_and0 = redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_out;
    assign SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_V1 & SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_and0;

    // redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo(STALLFIFO,1133)
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_V1;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_in = SE_out_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_backStall;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_b;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_in_bitsignaltemp = redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_in[0];
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_in_bitsignaltemp = redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_in[0];
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_out[0] = redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_out_bitsignaltemp;
    assign redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_out[0] = redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(101),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo (
        .valid_in(redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_in_bitsignaltemp),
        .stall_in(redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_b),
        .valid_out(redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_valid_out_bitsignaltemp),
        .stall_out(redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_out_bitsignaltemp),
        .data_out(redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20(STALLENABLE,1592)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_consumed0 = (~ (SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_consumed1 = (~ (redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_wireValid = i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_valid_out;

    // SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23(STALLENABLE,1688)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_fromReg0 <= '0;
            SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_fromReg0 <= SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_toReg0;
            // Successor 1
            SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_fromReg1 <= SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_consumed0 = (~ (SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_backStall) & SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_fromReg0;
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_consumed1 = (~ (SE_redist35_i_reduction_ff_rgb24toyv12_c_166_ff_rgb24toyv12_c25_q_5_0_backStall) & SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_wireValid) | SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_fromReg1;
    // Consuming
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_StallValid = SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_backStall & SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_wireValid;
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_toReg0 = SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_StallValid & SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_toReg1 = SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_StallValid & SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_or0 = SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_consumed0;
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_wireStall = ~ (SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_consumed1 & SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_or0);
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_backStall = SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_V0 = SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_fromReg0);
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_V1 = SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_wireValid & ~ (SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_and1 = SE_out_redist45_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_36_fifo_V0 & SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_and0;
    assign SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_V0 & SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_and1;

    // SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26(STALLENABLE,1513)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_fromReg0 <= '0;
            SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_fromReg0 <= SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_toReg0;
            // Successor 1
            SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_fromReg1 <= SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_consumed0 = (~ (SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_backStall) & SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_wireValid) | SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_fromReg0;
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_consumed1 = (~ (SE_redist61_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_5_0_backStall) & SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_wireValid) | SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_fromReg1;
    // Consuming
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_StallValid = SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_backStall & SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_wireValid;
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_toReg0 = SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_StallValid & SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_consumed0;
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_toReg1 = SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_StallValid & SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_consumed1;
    // Backward Stall generation
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_or0 = SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_consumed0;
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_wireStall = ~ (SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_consumed1 & SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_or0);
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_backStall = SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_wireStall;
    // Valid signal propagation
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_V0 = SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_wireValid & ~ (SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_fromReg0);
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_V1 = SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_wireValid & ~ (SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_and0 = SE_out_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_V0;
    assign SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_wireValid = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V1 & SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_and0;

    // redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo(STALLFIFO,1119)
    assign redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_in = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_V1;
    assign redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_in = SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_backStall;
    assign redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_data_in = bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_b;
    assign redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_in_bitsignaltemp = redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_in[0];
    assign redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_in_bitsignaltemp = redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_in[0];
    assign redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_out[0] = redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_out_bitsignaltemp;
    assign redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_out[0] = redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(69),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo (
        .valid_in(redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_in_bitsignaltemp),
        .stall_in(redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_b),
        .valid_out(redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_out_bitsignaltemp),
        .stall_out(redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_out_bitsignaltemp),
        .data_out(redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17(STALLENABLE,1624)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_fromReg0 <= SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_fromReg1 <= SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_consumed0 = (~ (SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_backStall) & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_wireValid) | SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_fromReg0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_consumed1 = (~ (redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_stall_out) & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_wireValid) | SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_StallValid = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_backStall & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_wireValid;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_toReg0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_StallValid & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_toReg1 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_StallValid & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_or0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_wireStall = ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_consumed1 & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_or0);
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_backStall = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_V0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_fromReg0);
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_V1 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_wireValid = i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_valid_out;

    // SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join(STALLENABLE,1530)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg0 <= '0;
            SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg1 <= '0;
            SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg0 <= SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_toReg0;
            // Successor 1
            SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg1 <= SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_toReg1;
            // Successor 2
            SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg2 <= SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed0 = (~ (i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_o_stall) & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireValid) | SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg0;
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed1 = (~ (i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_o_stall) & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireValid) | SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg1;
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed2 = (~ (i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_o_stall) & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireValid) | SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg2;
    // Consuming
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_StallValid = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_backStall & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireValid;
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_toReg0 = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_StallValid & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed0;
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_toReg1 = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_StallValid & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed1;
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_toReg2 = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_StallValid & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed2;
    // Backward Stall generation
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_or0 = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed0;
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_or1 = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed1 & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_or0;
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireStall = ~ (SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_consumed2 & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_or1);
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_backStall = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireStall;
    // Valid signal propagation
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_V0 = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireValid & ~ (SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg0);
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_V1 = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireValid & ~ (SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg1);
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_V2 = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireValid & ~ (SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_and0 = SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_V1;
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_and1 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_V0 & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_and0;
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_and2 = SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_V0 & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_and1;
    assign SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_wireValid = SE_i_reduction_ff_rgb24toyv12_c_165_ff_rgb24toyv12_c23_V0 & SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_and2;

    // SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0(STALLENABLE,2043)
    // Valid signal propagation
    assign SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_V0 = SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_0;
    assign SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_V1 = SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_s_tv_0 = redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_out & SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_0;
    assign SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_s_tv_1 = SE_i_idxprom92_ff_rgb24toyv12_c35_vt_join_backStall & SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_or0 = SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_s_tv_0;
    assign SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_backEN = ~ (SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_s_tv_1 | SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_v_s_0 = SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_backEN & SE_out_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_V2;
    // Backward Stall generation
    assign SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_backStall = ~ (SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_0 <= 1'b0;
            SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_backEN == 1'b0)
            begin
                SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_0 <= SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_0 & SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_s_tv_0;
            end
            else
            begin
                SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_0 <= SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_v_s_0;
            end

            if (SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_backEN == 1'b0)
            begin
                SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_1 <= SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_1 & SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_s_tv_1;
            end
            else
            begin
                SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_R_v_1 <= SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_v_s_0;
            end

        end
    end

    // redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo(STALLFIFO,1117)
    assign redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_in = SE_redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_V0;
    assign redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_in = SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_backStall;
    assign redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_data_in = redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_q;
    assign redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_in_bitsignaltemp = redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_in[0];
    assign redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_in_bitsignaltemp = redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_in[0];
    assign redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_out[0] = redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_out_bitsignaltemp;
    assign redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_out[0] = redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(68),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo (
        .valid_in(redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_in_bitsignaltemp),
        .stall_in(redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_in_bitsignaltemp),
        .data_in(redist36_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_1_0_q),
        .valid_out(redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_valid_out_bitsignaltemp),
        .stall_out(redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_stall_out_bitsignaltemp),
        .data_out(redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo(BITJOIN,1413)
    assign bubble_join_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_q = redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_data_out;

    // bubble_select_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo(BITSELECT,1414)
    assign bubble_select_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_b = $unsigned(bubble_join_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_q[31:0]);

    // i_add110_ff_rgb24toyv12_c80(ADD,42)@105
    assign i_add110_ff_rgb24toyv12_c80_a = {1'b0, bubble_select_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_b};
    assign i_add110_ff_rgb24toyv12_c80_b = {1'b0, c_i32_4164_q};
    assign i_add110_ff_rgb24toyv12_c80_o = $unsigned(i_add110_ff_rgb24toyv12_c80_a) + $unsigned(i_add110_ff_rgb24toyv12_c80_b);
    assign i_add110_ff_rgb24toyv12_c80_q = i_add110_ff_rgb24toyv12_c80_o[32:0];

    // bgTrunc_i_add110_ff_rgb24toyv12_c80_sel_x(BITSELECT,406)@105
    assign bgTrunc_i_add110_ff_rgb24toyv12_c80_sel_x_b = i_add110_ff_rgb24toyv12_c80_q[31:0];

    // i_add110_ff_rgb24toyv12_c80_vt_select_31(BITSELECT,45)@105
    assign i_add110_ff_rgb24toyv12_c80_vt_select_31_b = bgTrunc_i_add110_ff_rgb24toyv12_c80_sel_x_b[31:1];

    // i_add110_ff_rgb24toyv12_c80_vt_join(BITJOIN,44)@105
    assign i_add110_ff_rgb24toyv12_c80_vt_join_q = {i_add110_ff_rgb24toyv12_c80_vt_select_31_b, GND_q};

    // i_idxprom111_ff_rgb24toyv12_c81_sel_x(BITSELECT,534)@105
    assign i_idxprom111_ff_rgb24toyv12_c81_sel_x_b = {32'b00000000000000000000000000000000, i_add110_ff_rgb24toyv12_c80_vt_join_q[31:0]};

    // i_idxprom111_ff_rgb24toyv12_c81_vt_select_31(BITSELECT,85)@105
    assign i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b = i_idxprom111_ff_rgb24toyv12_c81_sel_x_b[31:1];

    // redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0(REG,1143)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_q <= $unsigned(31'b0000000000000000000000000000000);
        end
        else if (SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_backEN == 1'b1)
        begin
            redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_q <= $unsigned(i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b);
        end
    end

    // i_idxprom111_ff_rgb24toyv12_c81_vt_join(BITJOIN,84)@106
    assign i_idxprom111_ff_rgb24toyv12_c81_vt_join_q = {c_i32_0159_q, redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_q, GND_q};

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,981)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom111_ff_rgb24toyv12_c81_vt_join_q[63:54];
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom111_ff_rgb24toyv12_c81_vt_join_q[53:36];
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom111_ff_rgb24toyv12_c81_vt_join_q[35:18];
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom111_ff_rgb24toyv12_c81_vt_join_q[17:0];

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,937)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,752)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,939)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,751)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,753)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,938)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,749)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,940)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx112_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,750)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx112_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,754)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx112_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,473)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx112_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx112_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,475)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx112_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // bubble_join_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo(BITJOIN,1419)
    assign bubble_join_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_q = redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_data_out;

    // bubble_select_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo(BITSELECT,1420)
    assign bubble_select_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_b = $unsigned(bubble_join_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_q[63:0]);

    // i_arrayidx112_ff_rgb24toyv12_c0_add_x(ADD,467)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_b};
    assign i_arrayidx112_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx112_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx112_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx112_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx112_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx112_ff_rgb24toyv12_c0_add_x_q = i_arrayidx112_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx112_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,476)@106
    assign i_arrayidx112_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx112_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83(BLACKBOX,126)@106
    // in in_i_stall@20000000
    // out out_lm6314_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm6314_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm6314_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm6314_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm6314_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm6314_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm6314_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@138
    // out out_o_stall@20000000
    // out out_o_valid@138
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm6314_0 thei_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx112_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q),
        .in_i_predicate(bubble_select_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_backStall),
        .in_i_valid(SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_V1),
        .in_lm6314_ff_rgb24toyv12_c_avm_readdata(in_lm6314_ff_rgb24toyv12_c_avm_readdata),
        .in_lm6314_ff_rgb24toyv12_c_avm_readdatavalid(in_lm6314_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm6314_ff_rgb24toyv12_c_avm_waitrequest(in_lm6314_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm6314_ff_rgb24toyv12_c_avm_writeack(in_lm6314_ff_rgb24toyv12_c_avm_writeack),
        .out_lm6314_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_address),
        .out_lm6314_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm6314_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm6314_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_enable),
        .out_lm6314_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_read),
        .out_lm6314_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_write),
        .out_lm6314_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i32_3163(CONSTANT,28)
    assign c_i32_3163_q = $unsigned(32'b00000000000000000000000000000011);

    // i_add106_ff_rgb24toyv12_c72(ADD,38)@105
    assign i_add106_ff_rgb24toyv12_c72_a = {1'b0, bubble_select_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_b};
    assign i_add106_ff_rgb24toyv12_c72_b = {1'b0, c_i32_3163_q};
    assign i_add106_ff_rgb24toyv12_c72_o = $unsigned(i_add106_ff_rgb24toyv12_c72_a) + $unsigned(i_add106_ff_rgb24toyv12_c72_b);
    assign i_add106_ff_rgb24toyv12_c72_q = i_add106_ff_rgb24toyv12_c72_o[32:0];

    // bgTrunc_i_add106_ff_rgb24toyv12_c72_sel_x(BITSELECT,405)@105
    assign bgTrunc_i_add106_ff_rgb24toyv12_c72_sel_x_b = i_add106_ff_rgb24toyv12_c72_q[31:0];

    // i_add106_ff_rgb24toyv12_c72_vt_select_31(BITSELECT,41)@105
    assign i_add106_ff_rgb24toyv12_c72_vt_select_31_b = bgTrunc_i_add106_ff_rgb24toyv12_c72_sel_x_b[31:1];

    // i_add106_ff_rgb24toyv12_c72_vt_join(BITJOIN,40)@105
    assign i_add106_ff_rgb24toyv12_c72_vt_join_q = {i_add106_ff_rgb24toyv12_c72_vt_select_31_b, VCC_q};

    // i_idxprom107_ff_rgb24toyv12_c73_sel_x(BITSELECT,533)@105
    assign i_idxprom107_ff_rgb24toyv12_c73_sel_x_b = {32'b00000000000000000000000000000000, i_add106_ff_rgb24toyv12_c72_vt_join_q[31:0]};

    // i_idxprom107_ff_rgb24toyv12_c73_vt_select_31(BITSELECT,80)@105
    assign i_idxprom107_ff_rgb24toyv12_c73_vt_select_31_b = i_idxprom107_ff_rgb24toyv12_c73_sel_x_b[31:1];

    // redist60_i_idxprom107_ff_rgb24toyv12_c73_vt_select_31_b_1_0(REG,1144)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_i_idxprom107_ff_rgb24toyv12_c73_vt_select_31_b_1_0_q <= $unsigned(31'b0000000000000000000000000000000);
        end
        else if (SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_backEN == 1'b1)
        begin
            redist60_i_idxprom107_ff_rgb24toyv12_c73_vt_select_31_b_1_0_q <= $unsigned(i_idxprom107_ff_rgb24toyv12_c73_vt_select_31_b);
        end
    end

    // i_idxprom107_ff_rgb24toyv12_c73_vt_join(BITJOIN,79)@106
    assign i_idxprom107_ff_rgb24toyv12_c73_vt_join_q = {c_i32_0159_q, redist60_i_idxprom107_ff_rgb24toyv12_c73_vt_select_31_b_1_0_q, VCC_q};

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,980)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom107_ff_rgb24toyv12_c73_vt_join_q[63:54];
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom107_ff_rgb24toyv12_c73_vt_join_q[53:36];
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom107_ff_rgb24toyv12_c73_vt_join_q[35:18];
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom107_ff_rgb24toyv12_c73_vt_join_q[17:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,933)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,734)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,935)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,733)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,735)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,934)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,731)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,936)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx108_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,732)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx108_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,736)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,463)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx108_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx108_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,465)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx108_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_add_x(ADD,457)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_b};
    assign i_arrayidx108_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx108_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx108_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx108_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx108_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx108_ff_rgb24toyv12_c0_add_x_q = i_arrayidx108_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx108_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,466)@106
    assign i_arrayidx108_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx108_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77(BLACKBOX,125)@106
    // in in_i_stall@20000000
    // out out_lm6113_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm6113_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm6113_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm6113_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm6113_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm6113_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm6113_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@138
    // out out_o_stall@20000000
    // out out_o_valid@138
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm6113_0 thei_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx108_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q),
        .in_i_predicate(bubble_select_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_backStall),
        .in_i_valid(SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_V0),
        .in_lm6113_ff_rgb24toyv12_c_avm_readdata(in_lm6113_ff_rgb24toyv12_c_avm_readdata),
        .in_lm6113_ff_rgb24toyv12_c_avm_readdatavalid(in_lm6113_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm6113_ff_rgb24toyv12_c_avm_waitrequest(in_lm6113_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm6113_ff_rgb24toyv12_c_avm_writeack(in_lm6113_ff_rgb24toyv12_c_avm_writeack),
        .out_lm6113_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_address),
        .out_lm6113_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm6113_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm6113_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_enable),
        .out_lm6113_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_read),
        .out_lm6113_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_write),
        .out_lm6113_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0(REG,1152)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_backEN == 1'b1)
        begin
            redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_q <= $unsigned(bubble_select_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_b);
        end
    end

    // redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1(REG,1153)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_backEN == 1'b1)
        begin
            redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_q <= $unsigned(redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_q);
        end
    end

    // redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2(REG,1154)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backEN == 1'b1)
        begin
            redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_q <= $unsigned(SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_D0);
        end
    end

    // redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3(REG,1155)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_backEN == 1'b1)
        begin
            redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_q <= $unsigned(redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_q);
        end
    end

    // redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4(REG,1156)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_backEN == 1'b1)
        begin
            redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_q <= $unsigned(redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_q);
        end
    end

    // redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo(STALLFIFO,1157)
    assign redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_in = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_V1;
    assign redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_in = SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_backStall;
    assign redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_data_in = redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_q;
    assign redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_in_bitsignaltemp = redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_in[0];
    assign redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_in_bitsignaltemp = redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_in[0];
    assign redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_out[0] = redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_out_bitsignaltemp;
    assign redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_out[0] = redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo (
        .valid_in(redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_in_bitsignaltemp),
        .stall_in(redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_in_bitsignaltemp),
        .data_in(redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_q),
        .valid_out(redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_out_bitsignaltemp),
        .stall_out(redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_out_bitsignaltemp),
        .data_out(redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0(STALLENABLE,2078)
    // Valid signal propagation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_V0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_s_tv_0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_backStall & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_backEN = ~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_v_s_0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_backEN & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V22;
    // Backward Stall generation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_backStall = ~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_backEN == 1'b0)
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_R_v_0 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_R_v_0 & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_s_tv_0;
            end
            else
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_R_v_0 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_v_s_0;
            end

        end
    end

    // SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1(STALLENABLE,2079)
    // Valid signal propagation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_V0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_s_tv_0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_backStall & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_backEN = ~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_v_s_0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_backEN & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_V0;
    // Backward Stall generation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_backStall = ~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_backEN == 1'b0)
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_R_v_0 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_R_v_0 & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_s_tv_0;
            end
            else
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_R_v_0 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_v_s_0;
            end

        end
    end

    // SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2(STALLENABLE,2080)
    // Valid signal propagation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_V0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_s_tv_0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_backStall & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_backEN = ~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_v_s_0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_backEN & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_V0;
    // Backward Stall generation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_backStall = ~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_backEN == 1'b0)
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_R_v_0 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_R_v_0 & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_s_tv_0;
            end
            else
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_R_v_0 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_v_s_0;
            end

        end
    end

    // redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0(REG,1134)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_backEN == 1'b1)
        begin
            redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_q <= $unsigned(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b);
        end
    end

    // redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1(REG,1135)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_backEN == 1'b1)
        begin
            redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_q <= $unsigned(redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_q);
        end
    end

    // redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2(REG,1136)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_backEN == 1'b1)
        begin
            redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_q <= $unsigned(redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_1_q);
        end
    end

    // redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3(REG,1137)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_backEN == 1'b1)
        begin
            redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_q <= $unsigned(redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_q);
        end
    end

    // SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3(STALLENABLE,2081)
    // Valid signal propagation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_V0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_R_v_0;
    // Stall signal propagation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_s_tv_0 = SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backStall & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_R_v_0;
    // Backward Enable generation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_backEN = ~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_v_s_0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_backEN & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_2_V0;
    // Backward Stall generation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_backStall = ~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_backEN == 1'b0)
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_R_v_0 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_R_v_0 & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_s_tv_0;
            end
            else
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_R_v_0 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_v_s_0;
            end

        end
    end

    // SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4(STALLREG,2603)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_valid <= 1'b0;
            SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_valid <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backStall & (SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_valid | SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_i_valid);

            if (SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_data0 <= $unsigned(redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_i_valid = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_V0;
    // Stall signal propagation
    assign SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backStall = SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_valid | ~ (SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_i_valid);

    // Valid
    assign SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_V = SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_valid == 1'b1 ? SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_valid : SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_i_valid;

    assign SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_D0 = SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_valid == 1'b1 ? SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_r_data0 : redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_3_q;

    // SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4(STALLENABLE,2082)
    // Valid signal propagation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_V0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_0;
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_V1 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_1;
    // Stall signal propagation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_s_tv_0 = SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_backStall & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_0;
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_s_tv_1 = redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_out & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_1;
    // Backward Enable generation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_or0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_s_tv_0;
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backEN = ~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_s_tv_1 | SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_v_s_0 = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backEN & SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_V;
    // Backward Stall generation
    assign SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backStall = ~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_0 <= 1'b0;
            SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backEN == 1'b0)
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_0 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_0 & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_s_tv_0;
            end
            else
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_0 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_v_s_0;
            end

            if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backEN == 1'b0)
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_1 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_1 & SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_s_tv_1;
            end
            else
            begin
                SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_R_v_1 <= SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_v_s_0;
            end

        end
    end

    // SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103(STALLENABLE,1653)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_backStall = i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_and0 = SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_wireValid = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_and0;

    // SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101(STALLENABLE,1566)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_fromReg0 <= SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_fromReg1 <= SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_backStall) & SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_wireValid) | SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_consumed1 = (~ (SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_wireValid) | SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_StallValid = SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_backStall & SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_toReg0 = SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_StallValid & SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_toReg1 = SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_StallValid & SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_or0 = SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_consumed1 & SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_or0);
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_backStall = SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_V0 = SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_V1 = SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_wireValid = i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_o_valid;

    // SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0(STALLENABLE,2033)
    // Valid signal propagation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_V0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_s_tv_0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_backStall & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_backEN = ~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_v_s_0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_backEN & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_V1;
    // Backward Stall generation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_backStall = ~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_backEN == 1'b0)
            begin
                SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_R_v_0 <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_R_v_0 & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_s_tv_0;
            end
            else
            begin
                SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_R_v_0 <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_v_s_0;
            end

        end
    end

    // SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1(STALLENABLE,2034)
    // Valid signal propagation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_V0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_s_tv_0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_backStall & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_backEN = ~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_v_s_0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_backEN & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_V0;
    // Backward Stall generation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_backStall = ~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_backEN == 1'b0)
            begin
                SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_R_v_0 <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_R_v_0 & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_s_tv_0;
            end
            else
            begin
                SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_R_v_0 <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_v_s_0;
            end

        end
    end

    // SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2(STALLENABLE,2035)
    // Valid signal propagation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_V0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_s_tv_0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_backStall & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_backEN = ~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_v_s_0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_backEN & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_V0;
    // Backward Stall generation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_backStall = ~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_backEN == 1'b0)
            begin
                SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_R_v_0 <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_R_v_0 & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_s_tv_0;
            end
            else
            begin
                SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_R_v_0 <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_v_s_0;
            end

        end
    end

    // redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0(REG,1106)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_backEN == 1'b1)
        begin
            redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_q <= $unsigned(i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q);
        end
    end

    // redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1(REG,1107)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_backEN == 1'b1)
        begin
            redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_q <= $unsigned(redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_q);
        end
    end

    // redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2(REG,1108)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_backEN == 1'b1)
        begin
            redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_q <= $unsigned(redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_1_q);
        end
    end

    // redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3(REG,1109)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_backEN == 1'b1)
        begin
            redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_q <= $unsigned(redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_q);
        end
    end

    // SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3(STALLENABLE,2036)
    // Valid signal propagation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_V0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_R_v_0;
    // Stall signal propagation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_s_tv_0 = SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backStall & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_R_v_0;
    // Backward Enable generation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_backEN = ~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_v_s_0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_backEN & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_2_V0;
    // Backward Stall generation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_backStall = ~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_backEN == 1'b0)
            begin
                SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_R_v_0 <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_R_v_0 & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_s_tv_0;
            end
            else
            begin
                SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_R_v_0 <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_v_s_0;
            end

        end
    end

    // SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4(STALLREG,2600)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_valid <= 1'b0;
            SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_valid <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backStall & (SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_valid | SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_i_valid);

            if (SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_data0 <= $unsigned(redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_i_valid = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_V0;
    // Stall signal propagation
    assign SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backStall = SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_valid | ~ (SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_i_valid);

    // Valid
    assign SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_V = SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_valid == 1'b1 ? SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_valid : SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_i_valid;

    assign SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_D0 = SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_valid == 1'b1 ? SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_r_data0 : redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_3_q;

    // redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4(REG,1110)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backEN == 1'b1)
        begin
            redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_q <= $unsigned(SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_D0);
        end
    end

    // bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100(BITJOIN,1188)
    assign bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_q = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_out_dest_data_out_1_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100(BITSELECT,1189)
    assign bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_q[63:0]);

    // i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101(BLACKBOX,128)@111
    // in in_i_stall@20000000
    // out out_lm6716_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm6716_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm6716_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm6716_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm6716_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm6716_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm6716_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@143
    // out out_o_stall@20000000
    // out out_o_valid@143
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm6716_0 thei_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_b),
        .in_i_dependence(redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_q),
        .in_i_predicate(redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_V0),
        .in_lm6716_ff_rgb24toyv12_c_avm_readdata(in_lm6716_ff_rgb24toyv12_c_avm_readdata),
        .in_lm6716_ff_rgb24toyv12_c_avm_readdatavalid(in_lm6716_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm6716_ff_rgb24toyv12_c_avm_waitrequest(in_lm6716_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm6716_ff_rgb24toyv12_c_avm_writeack(in_lm6716_ff_rgb24toyv12_c_avm_writeack),
        .out_lm6716_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_address),
        .out_lm6716_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm6716_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm6716_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_enable),
        .out_lm6716_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_read),
        .out_lm6716_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_write),
        .out_lm6716_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4(STALLENABLE,2037)
    // Valid signal propagation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_V0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_R_v_0;
    // Stall signal propagation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_backStall & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_R_v_0;
    // Backward Enable generation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backEN = ~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_v_s_0 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backEN & SR_SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_V;
    // Backward Stall generation
    assign SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backStall = ~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_backEN == 1'b0)
            begin
                SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_R_v_0 <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_R_v_0 & SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_s_tv_0;
            end
            else
            begin
                SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_R_v_0 <= SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9(STALLENABLE,2342)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_backStall = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_wireValid = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100(BLACKBOX,119)@111
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_0 thei_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100 (
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_V0),
        .out_dest_data_out_1_0(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_out_dest_data_out_1_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100(STALLENABLE,1548)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_V0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_backStall = i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_o_stall | ~ (SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_and0 = i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_and1 = SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_4_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_and0;
    assign SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_wireValid = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_V0 & SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_and1;

    // SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4(STALLENABLE,2105)
    // Valid signal propagation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_V0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_0;
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_V1 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_1;
    // Stall signal propagation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_s_tv_0 = SE_out_i_llvm_fpga_ffwd_dest_p1024i32_rgb2yuv_shift241_ff_rgb24toyv12_c100_backStall & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_0;
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_s_tv_1 = redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_stall_out & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_1;
    // Backward Enable generation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_or0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_s_tv_0;
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_backEN = ~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_s_tv_1 | SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_v_s_0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_backEN & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_V0;
    // Backward Stall generation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_backStall = ~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_0 <= 1'b0;
            SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_backEN == 1'b0)
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_0 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_0 & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_s_tv_0;
            end
            else
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_0 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_v_s_0;
            end

            if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_backEN == 1'b0)
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_1 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_1 & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_s_tv_1;
            end
            else
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_R_v_1 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_v_s_0;
            end

        end
    end

    // SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3(STALLENABLE,2104)
    // Valid signal propagation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_V0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_R_v_0;
    // Stall signal propagation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_s_tv_0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_4_backStall & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_R_v_0;
    // Backward Enable generation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_backEN = ~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_v_s_0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_backEN & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_V0;
    // Backward Stall generation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_backStall = ~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_backEN == 1'b0)
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_R_v_0 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_R_v_0 & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_s_tv_0;
            end
            else
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_R_v_0 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_v_s_0;
            end

        end
    end

    // SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2(STALLENABLE,2103)
    // Valid signal propagation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_V0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_R_v_0;
    // Stall signal propagation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_s_tv_0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_3_backStall & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_R_v_0;
    // Backward Enable generation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backEN = ~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_v_s_0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backEN & SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_V;
    // Backward Stall generation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backStall = ~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backEN == 1'b0)
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_R_v_0 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_R_v_0 & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_s_tv_0;
            end
            else
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_R_v_0 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_v_s_0;
            end

        end
    end

    // SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2(STALLREG,2601)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_valid <= 1'b0;
            SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_valid <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backStall & (SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_valid | SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_i_valid);

            if (SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_data0 <= $unsigned(redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_i_valid = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_V0;
    // Stall signal propagation
    assign SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backStall = SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_valid | ~ (SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_i_valid);

    // Valid
    assign SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_V = SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_valid == 1'b1 ? SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_valid : SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_i_valid;

    assign SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_D0 = SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_valid == 1'b1 ? SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_r_data0 : redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_q;

    // SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1(STALLENABLE,2102)
    // Valid signal propagation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_V0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_R_v_0;
    // Stall signal propagation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_s_tv_0 = SR_SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_2_backStall & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_R_v_0;
    // Backward Enable generation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_backEN = ~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_v_s_0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_backEN & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_V0;
    // Backward Stall generation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_backStall = ~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_backEN == 1'b0)
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_R_v_0 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_R_v_0 & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_s_tv_0;
            end
            else
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_R_v_0 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_v_s_0;
            end

        end
    end

    // SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0(STALLENABLE,2101)
    // Valid signal propagation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_V0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_R_v_0;
    // Stall signal propagation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_s_tv_0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_1_backStall & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_R_v_0;
    // Backward Enable generation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_backEN = ~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_v_s_0 = SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_backEN & SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_V1;
    // Backward Stall generation
    assign SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_backStall = ~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_backEN == 1'b0)
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_R_v_0 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_R_v_0 & SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_s_tv_0;
            end
            else
            begin
                SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_R_v_0 <= SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_v_s_0;
            end

        end
    end

    // redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo(STALLFIFO,1151)
    assign redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_in = SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_V1;
    assign redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_in = SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_backStall;
    assign redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_data_in = bubble_select_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_b;
    assign redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_in_bitsignaltemp = redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_in[0];
    assign redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_in_bitsignaltemp = redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_in[0];
    assign redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_out[0] = redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_out_bitsignaltemp;
    assign redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_out[0] = redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo (
        .valid_in(redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_in_bitsignaltemp),
        .stall_in(redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_b),
        .valid_out(redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_out_bitsignaltemp),
        .stall_out(redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_out_bitsignaltemp),
        .data_out(redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo(STALLENABLE,2100)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_fromReg0 <= '0;
            SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_fromReg0 <= SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_toReg0;
            // Successor 1
            SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_fromReg1 <= SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_consumed0 = (~ (SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_backStall) & SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_wireValid) | SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_fromReg0;
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_consumed1 = (~ (SE_redist64_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_73_0_backStall) & SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_wireValid) | SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_fromReg1;
    // Consuming
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_StallValid = SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_backStall & SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_wireValid;
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_toReg0 = SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_StallValid & SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_consumed0;
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_toReg1 = SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_StallValid & SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_or0 = SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_consumed0;
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_wireStall = ~ (SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_consumed1 & SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_or0);
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_backStall = SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_V0 = SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_wireValid & ~ (SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_fromReg0);
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_V1 = SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_wireValid & ~ (SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_wireValid = redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_valid_out;

    // bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo(BITJOIN,1455)
    assign bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_q = redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_data_out;

    // bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo(BITSELECT,1456)
    assign bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_b = $unsigned(bubble_join_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57(STALLENABLE,1656)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_wireValid = i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_valid_out;

    // bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo(BITJOIN,1458)
    assign bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_q = redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_data_out;

    // bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo(BITSELECT,1459)
    assign bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_b = $unsigned(bubble_join_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57(BLACKBOX,173)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_105@20000000
    // out out_feedback_valid_out_105@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memA000000Z2_pop36338_push105_0 thei_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57 (
        .in_data_in(bubble_select_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_b),
        .in_feedback_stall_in_105(i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_feedback_stall_out_105),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_backStall),
        .in_valid_in(SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_V0),
        .out_data_out(),
        .out_feedback_out_105(i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_feedback_out_105),
        .out_feedback_valid_out_105(i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_feedback_valid_out_105),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo(STALLENABLE,2075)
    // Valid signal propagation
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_V0 = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_stall_out | ~ (SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_and0 = redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_out;
    assign SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V13 & SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_and0;

    // redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo(STALLFIFO,1132)
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_in = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_V1;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_in = SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_backStall;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_data_in = bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_b;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_in_bitsignaltemp = redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_in[0];
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_in_bitsignaltemp = redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_in[0];
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_out[0] = redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_out_bitsignaltemp;
    assign redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_out[0] = redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo (
        .valid_in(redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_in_bitsignaltemp),
        .stall_in(redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_b),
        .valid_out(redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_valid_out_bitsignaltemp),
        .stall_out(redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_out_bitsignaltemp),
        .data_out(redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56(BITJOIN,1271)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_q = i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56(BITSELECT,1272)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_q[0:0]);

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56(STALLENABLE,1602)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_backStall = redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_out | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_wireValid = i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_valid_out;

    // redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo(STALLFIFO,1130)
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_V0;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_in = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_backStall;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_b;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_in_bitsignaltemp = redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_in[0];
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_in_bitsignaltemp = redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_in[0];
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_out[0] = redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_out_bitsignaltemp;
    assign redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_out[0] = redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(74),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo (
        .valid_in(redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_in_bitsignaltemp),
        .stall_in(redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_b),
        .valid_out(redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_out_bitsignaltemp),
        .stall_out(redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_stall_out_bitsignaltemp),
        .data_out(redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo(BITJOIN,1452)
    assign bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_q = redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_data_out;

    // bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo(BITSELECT,1453)
    assign bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_b = $unsigned(bubble_join_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_q[0:0]);

    // redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo(STALLFIFO,1131)
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_in = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_V1;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_in = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_backStall;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_data_in = bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_b;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_in_bitsignaltemp = redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_in[0];
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_in_bitsignaltemp = redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_in[0];
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_out[0] = redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_out_bitsignaltemp;
    assign redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_out[0] = redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo (
        .valid_in(redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_in_bitsignaltemp),
        .stall_in(redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_b),
        .valid_out(redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_out_bitsignaltemp),
        .stall_out(redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_out_bitsignaltemp),
        .data_out(redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo(STALLENABLE,2073)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_fromReg0 <= '0;
            SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_fromReg0 <= SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_toReg0;
            // Successor 1
            SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_fromReg1 <= SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_consumed0 = (~ (SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_backStall) & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_wireValid) | SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_fromReg0;
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_consumed1 = (~ (redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_stall_out) & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_wireValid) | SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_fromReg1;
    // Consuming
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_StallValid = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_backStall & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_wireValid;
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_toReg0 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_StallValid & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_consumed0;
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_toReg1 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_StallValid & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_or0 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_consumed0;
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_wireStall = ~ (SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_consumed1 & SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_or0);
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_backStall = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_V0 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_wireValid & ~ (SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_fromReg0);
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_V1 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_wireValid & ~ (SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_wireValid = redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_valid_out;

    // bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo(BITJOIN,1446)
    assign bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_q = redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_data_out;

    // bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo(BITSELECT,1447)
    assign bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_b = $unsigned(bubble_join_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_q[0:0]);

    // redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo(STALLFIFO,1129)
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_in = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_V1;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_in = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_backStall;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_data_in = bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_b;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_in_bitsignaltemp = redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_in[0];
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_in_bitsignaltemp = redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_in[0];
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_out[0] = redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_out_bitsignaltemp;
    assign redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_out[0] = redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo (
        .valid_in(redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_in_bitsignaltemp),
        .stall_in(redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_b),
        .valid_out(redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_out_bitsignaltemp),
        .stall_out(redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_out_bitsignaltemp),
        .data_out(redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo(STALLENABLE,2069)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_fromReg0 <= '0;
            SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_fromReg0 <= SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_toReg0;
            // Successor 1
            SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_fromReg1 <= SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_consumed0 = (~ (SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_backStall) & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_wireValid) | SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_fromReg0;
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_consumed1 = (~ (SE_redist34_i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q_5_0_backStall) & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_wireValid) | SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_fromReg1;
    // Consuming
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_StallValid = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_backStall & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_wireValid;
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_toReg0 = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_StallValid & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_consumed0;
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_toReg1 = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_StallValid & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_or0 = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_consumed0;
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_wireStall = ~ (SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_consumed1 & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_or0);
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_backStall = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_V0 = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_wireValid & ~ (SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_fromReg0);
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_V1 = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_wireValid & ~ (SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_and0 = redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_valid_out;
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_and1 = SE_out_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_V0 & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_and0;
    assign SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_wireValid = SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_V0 & SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_and1;

    // SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo(STALLENABLE,2049)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_fromReg0 <= '0;
            SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_fromReg0 <= SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_toReg0;
            // Successor 1
            SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_fromReg1 <= SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_consumed0 = (~ (SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_backStall) & SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_wireValid) | SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_fromReg0;
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_consumed1 = (~ (redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_stall_out) & SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_wireValid) | SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_fromReg1;
    // Consuming
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_StallValid = SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_backStall & SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_wireValid;
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_toReg0 = SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_StallValid & SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_consumed0;
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_toReg1 = SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_StallValid & SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_or0 = SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_consumed0;
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_wireStall = ~ (SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_consumed1 & SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_or0);
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_backStall = SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_V0 = SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_wireValid & ~ (SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_fromReg0);
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_V1 = SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_wireValid & ~ (SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_wireValid = redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_valid_out;

    // SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0(STALLENABLE,2090)
    // Valid signal propagation
    assign SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_V0 = SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_s_tv_0 = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_backStall & SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_backEN = ~ (SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_v_s_0 = SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_backEN & SE_out_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_V0;
    // Backward Stall generation
    assign SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_backStall = ~ (SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_backEN == 1'b0)
            begin
                SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_R_v_0 <= SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_R_v_0 & SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_R_v_0 <= SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_v_s_0;
            end

        end
    end

    // SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join(STALLENABLE,1518)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg0 <= '0;
            SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg1 <= '0;
            SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg0 <= SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_toReg0;
            // Successor 1
            SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg1 <= SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_toReg1;
            // Successor 2
            SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg2 <= SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed0 = (~ (i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_o_stall) & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireValid) | SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg0;
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed1 = (~ (i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_o_stall) & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireValid) | SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg1;
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed2 = (~ (i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_o_stall) & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireValid) | SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg2;
    // Consuming
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_StallValid = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_backStall & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireValid;
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_toReg0 = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_StallValid & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed0;
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_toReg1 = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_StallValid & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed1;
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_toReg2 = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_StallValid & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed2;
    // Backward Stall generation
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_or0 = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed0;
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_or1 = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed1 & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_or0;
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireStall = ~ (SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_consumed2 & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_or1);
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_backStall = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireStall;
    // Valid signal propagation
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_V0 = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireValid & ~ (SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg0);
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_V1 = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireValid & ~ (SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg1);
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_V2 = SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireValid & ~ (SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_and0 = SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_V0;
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_and1 = SE_out_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_V0 & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_and0;
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_and2 = SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_V0 & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_and1;
    assign SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_wireValid = SE_out_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_V0 & SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_and2;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91(STALLENABLE,1652)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_wireValid = i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_valid_out;

    // i_lm6515_toi1_intcast191_ff_rgb24toyv12_c90_sel_x(BITSELECT,546)@138
    assign i_lm6515_toi1_intcast191_ff_rgb24toyv12_c90_sel_x_b = bubble_select_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91(BLACKBOX,171)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_92@20000000
    // out out_feedback_valid_out_92@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi192_push92_0 thei_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91 (
        .in_data_in(i_lm6515_toi1_intcast191_ff_rgb24toyv12_c90_sel_x_b),
        .in_feedback_stall_in_92(i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_feedback_stall_out_92),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_V0),
        .out_data_out(),
        .out_feedback_out_92(i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_feedback_out_92),
        .out_feedback_valid_out_92(i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_feedback_valid_out_92),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91(STALLENABLE,1651)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_backStall = i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_and0 = SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V12 & SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_and0;

    // SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89(STALLENABLE,1564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_fromReg0 <= SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_fromReg1 <= SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_backStall) & SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_wireValid) | SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_consumed1 = (~ (SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backStall) & SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_wireValid) | SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_StallValid = SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_backStall & SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_toReg0 = SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_StallValid & SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_toReg1 = SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_StallValid & SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_or0 = SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_consumed1 & SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_or0);
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_backStall = SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_V0 = SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_V1 = SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_wireValid = i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_o_valid;

    // bubble_join_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo(BITJOIN,1476)
    assign bubble_join_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_q = redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_data_out;

    // bubble_select_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo(BITSELECT,1477)
    assign bubble_select_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_b = $unsigned(bubble_join_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_q[0:0]);

    // bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo(BITJOIN,1449)
    assign bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_q = redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_data_out;

    // bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo(BITSELECT,1450)
    assign bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_b = $unsigned(bubble_join_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_187_ff_rgb24toyv12_c75(LOGICAL,218)@106
    assign i_reduction_ff_rgb24toyv12_c_187_ff_rgb24toyv12_c75_q = bubble_select_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_b | bubble_select_redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_b;

    // bubble_join_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70(BITJOIN,1218)
    assign bubble_join_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_q = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70(BITSELECT,1219)
    assign bubble_select_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76(LOGICAL,219)@106
    assign i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q = bubble_select_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_b | i_reduction_ff_rgb24toyv12_c_187_ff_rgb24toyv12_c75_q;

    // c_i32_5165(CONSTANT,30)
    assign c_i32_5165_q = $unsigned(32'b00000000000000000000000000000101);

    // i_add114_ff_rgb24toyv12_c86(ADD,46)@105
    assign i_add114_ff_rgb24toyv12_c86_a = {1'b0, bubble_select_redist37_i_mul80_add236_ff_rgb24toyv12_c15_vt_join_q_68_fifo_b};
    assign i_add114_ff_rgb24toyv12_c86_b = {1'b0, c_i32_5165_q};
    assign i_add114_ff_rgb24toyv12_c86_o = $unsigned(i_add114_ff_rgb24toyv12_c86_a) + $unsigned(i_add114_ff_rgb24toyv12_c86_b);
    assign i_add114_ff_rgb24toyv12_c86_q = i_add114_ff_rgb24toyv12_c86_o[32:0];

    // bgTrunc_i_add114_ff_rgb24toyv12_c86_sel_x(BITSELECT,407)@105
    assign bgTrunc_i_add114_ff_rgb24toyv12_c86_sel_x_b = i_add114_ff_rgb24toyv12_c86_q[31:0];

    // i_add114_ff_rgb24toyv12_c86_vt_select_31(BITSELECT,49)@105
    assign i_add114_ff_rgb24toyv12_c86_vt_select_31_b = bgTrunc_i_add114_ff_rgb24toyv12_c86_sel_x_b[31:1];

    // redist66_i_add114_ff_rgb24toyv12_c86_vt_select_31_b_1_0(REG,1158)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_i_add114_ff_rgb24toyv12_c86_vt_select_31_b_1_0_q <= $unsigned(31'b0000000000000000000000000000000);
        end
        else if (SE_redist59_i_idxprom111_ff_rgb24toyv12_c81_vt_select_31_b_1_0_backEN == 1'b1)
        begin
            redist66_i_add114_ff_rgb24toyv12_c86_vt_select_31_b_1_0_q <= $unsigned(i_add114_ff_rgb24toyv12_c86_vt_select_31_b);
        end
    end

    // i_add114_ff_rgb24toyv12_c86_vt_join(BITJOIN,48)@106
    assign i_add114_ff_rgb24toyv12_c86_vt_join_q = {redist66_i_add114_ff_rgb24toyv12_c86_vt_select_31_b_1_0_q, VCC_q};

    // i_idxprom115_ff_rgb24toyv12_c87_sel_x(BITSELECT,535)@106
    assign i_idxprom115_ff_rgb24toyv12_c87_sel_x_b = {32'b00000000000000000000000000000000, i_add114_ff_rgb24toyv12_c86_vt_join_q[31:0]};

    // i_idxprom115_ff_rgb24toyv12_c87_vt_select_31(BITSELECT,90)@106
    assign i_idxprom115_ff_rgb24toyv12_c87_vt_select_31_b = i_idxprom115_ff_rgb24toyv12_c87_sel_x_b[31:1];

    // i_idxprom115_ff_rgb24toyv12_c87_vt_join(BITJOIN,89)@106
    assign i_idxprom115_ff_rgb24toyv12_c87_vt_join_q = {c_i32_0159_q, i_idxprom115_ff_rgb24toyv12_c87_vt_select_31_b, VCC_q};

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,982)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom115_ff_rgb24toyv12_c87_vt_join_q[63:54];
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom115_ff_rgb24toyv12_c87_vt_join_q[53:36];
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom115_ff_rgb24toyv12_c87_vt_join_q[35:18];
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom115_ff_rgb24toyv12_c87_vt_join_q[17:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,941)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,770)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,943)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,769)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,771)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,942)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,767)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,944)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx116_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,768)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx116_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,772)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,483)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx116_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx116_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,485)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx116_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_add_x(ADD,477)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_redist39_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_68_fifo_b};
    assign i_arrayidx116_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx116_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx116_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx116_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx116_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx116_ff_rgb24toyv12_c0_add_x_q = i_arrayidx116_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx116_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,486)@106
    assign i_arrayidx116_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx116_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89(BLACKBOX,127)@106
    // in in_i_stall@20000000
    // out out_lm6515_ff_rgb24toyv12_c_avm_address@20000000
    // out out_lm6515_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_lm6515_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_lm6515_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_lm6515_ff_rgb24toyv12_c_avm_read@20000000
    // out out_lm6515_ff_rgb24toyv12_c_avm_write@20000000
    // out out_lm6515_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_readdata@138
    // out out_o_stall@20000000
    // out out_o_valid@138
    ff_rgb24toyv12_c_i_llvm_fpga_mem_lm6515_0 thei_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx116_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_188_ff_rgb24toyv12_c76_q),
        .in_i_predicate(bubble_select_redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_backStall),
        .in_i_valid(SE_i_idxprom107_ff_rgb24toyv12_c73_vt_join_V2),
        .in_lm6515_ff_rgb24toyv12_c_avm_readdata(in_lm6515_ff_rgb24toyv12_c_avm_readdata),
        .in_lm6515_ff_rgb24toyv12_c_avm_readdatavalid(in_lm6515_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_lm6515_ff_rgb24toyv12_c_avm_waitrequest(in_lm6515_ff_rgb24toyv12_c_avm_waitrequest),
        .in_lm6515_ff_rgb24toyv12_c_avm_writeack(in_lm6515_ff_rgb24toyv12_c_avm_writeack),
        .out_lm6515_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_address),
        .out_lm6515_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_burstcount),
        .out_lm6515_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_byteenable),
        .out_lm6515_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_enable),
        .out_lm6515_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_read),
        .out_lm6515_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_write),
        .out_lm6515_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89(BITJOIN,1212)
    assign bubble_join_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_q = i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89(BITSELECT,1213)
    assign bubble_select_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_q[31:0]);

    // i_mul117_ff_rgb24toyv12_c93_bs1(BITSELECT,612)@138
    assign i_mul117_ff_rgb24toyv12_c93_bs1_b = bubble_select_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_b[31:18];

    // i_mul117_ff_rgb24toyv12_c93_im0_cma(CHAINMULTADD,961)@138 + 3
    assign i_mul117_ff_rgb24toyv12_c93_im0_cma_reset = ~ (resetn);
    assign i_mul117_ff_rgb24toyv12_c93_im0_cma_ena0 = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN[0];
    assign i_mul117_ff_rgb24toyv12_c93_im0_cma_ena1 = i_mul117_ff_rgb24toyv12_c93_im0_cma_ena0;
    assign i_mul117_ff_rgb24toyv12_c93_im0_cma_ena2 = i_mul117_ff_rgb24toyv12_c93_im0_cma_ena0;

    assign i_mul117_ff_rgb24toyv12_c93_im0_cma_a0 = i_mul117_ff_rgb24toyv12_c93_bs1_b;
    assign i_mul117_ff_rgb24toyv12_c93_im0_cma_c0 = i_mul117_ff_rgb24toyv12_c93_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul117_ff_rgb24toyv12_c93_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul117_ff_rgb24toyv12_c93_im0_cma_ena2, i_mul117_ff_rgb24toyv12_c93_im0_cma_ena1, i_mul117_ff_rgb24toyv12_c93_im0_cma_ena0 }),
        .aclr({ i_mul117_ff_rgb24toyv12_c93_im0_cma_reset, i_mul117_ff_rgb24toyv12_c93_im0_cma_reset }),
        .ay(i_mul117_ff_rgb24toyv12_c93_im0_cma_a0),
        .ax(i_mul117_ff_rgb24toyv12_c93_im0_cma_c0),
        .resulta(i_mul117_ff_rgb24toyv12_c93_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul117_ff_rgb24toyv12_c93_im0_cma_delay ( .xin(i_mul117_ff_rgb24toyv12_c93_im0_cma_s0), .xout(i_mul117_ff_rgb24toyv12_c93_im0_cma_qq), .ena(SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul117_ff_rgb24toyv12_c93_im0_cma_q = $unsigned(i_mul117_ff_rgb24toyv12_c93_im0_cma_qq[27:0]);

    // bubble_join_i_mul117_ff_rgb24toyv12_c93_im0_cma(BITJOIN,1326)
    assign bubble_join_i_mul117_ff_rgb24toyv12_c93_im0_cma_q = i_mul117_ff_rgb24toyv12_c93_im0_cma_q;

    // SE_i_mul117_ff_rgb24toyv12_c93_im0_cma(STALLENABLE,1950)
    // Valid signal propagation
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_V0 = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_0;
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_V1 = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_1;
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_V2 = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_0 = bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_out & SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_0;
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_1 = bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_out & SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_1;
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_2 = bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_out & SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_or0 = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_0;
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_or1 = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_1 | SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_or0;
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN = ~ (SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_2 | SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_V1 & SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN;
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c67_ff_rgb24toyv12_c92_V0 & SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backStall = ~ (SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_s_0 <= SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_v_s_0;
            end

            if (SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_s_1 <= SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_s_0;
            end

            if (SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_0 <= SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_0 & SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_0 <= SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_s_1;
            end

            if (SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_1 <= SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_1 & SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_1 <= SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_s_1;
            end

            if (SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_2 <= SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_2 & SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_v_2 <= SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_R_s_1;
            end

        end
    end

    // bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg(STALLFIFO,2579)
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_in = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_V0;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_backStall;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_data_in = bubble_join_i_mul117_ff_rgb24toyv12_c93_im0_cma_q;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul117_ff_rgb24toyv12_c93_im0_cma_q),
        .valid_out(bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul117_ff_rgb24toyv12_c93_bs4(BITSELECT,615)@138
    assign i_mul117_ff_rgb24toyv12_c93_bs4_in = bubble_select_i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_b[17:0];
    assign i_mul117_ff_rgb24toyv12_c93_bs4_b = i_mul117_ff_rgb24toyv12_c93_bs4_in[17:0];

    // i_mul117_ff_rgb24toyv12_c93_im8_cma(CHAINMULTADD,962)@138 + 3
    assign i_mul117_ff_rgb24toyv12_c93_im8_cma_reset = ~ (resetn);
    assign i_mul117_ff_rgb24toyv12_c93_im8_cma_ena0 = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN[0];
    assign i_mul117_ff_rgb24toyv12_c93_im8_cma_ena1 = i_mul117_ff_rgb24toyv12_c93_im8_cma_ena0;
    assign i_mul117_ff_rgb24toyv12_c93_im8_cma_ena2 = i_mul117_ff_rgb24toyv12_c93_im8_cma_ena0;

    assign i_mul117_ff_rgb24toyv12_c93_im8_cma_a0 = i_mul117_ff_rgb24toyv12_c93_bs4_b;
    assign i_mul117_ff_rgb24toyv12_c93_im8_cma_c0 = i_mul117_ff_rgb24toyv12_c93_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul117_ff_rgb24toyv12_c93_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul117_ff_rgb24toyv12_c93_im8_cma_ena2, i_mul117_ff_rgb24toyv12_c93_im8_cma_ena1, i_mul117_ff_rgb24toyv12_c93_im8_cma_ena0 }),
        .aclr({ i_mul117_ff_rgb24toyv12_c93_im8_cma_reset, i_mul117_ff_rgb24toyv12_c93_im8_cma_reset }),
        .ay(i_mul117_ff_rgb24toyv12_c93_im8_cma_a0),
        .ax(i_mul117_ff_rgb24toyv12_c93_im8_cma_c0),
        .resulta(i_mul117_ff_rgb24toyv12_c93_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul117_ff_rgb24toyv12_c93_im8_cma_delay ( .xin(i_mul117_ff_rgb24toyv12_c93_im8_cma_s0), .xout(i_mul117_ff_rgb24toyv12_c93_im8_cma_qq), .ena(SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul117_ff_rgb24toyv12_c93_im8_cma_q = $unsigned(i_mul117_ff_rgb24toyv12_c93_im8_cma_qq[35:0]);

    // bubble_join_i_mul117_ff_rgb24toyv12_c93_im8_cma(BITJOIN,1329)
    assign bubble_join_i_mul117_ff_rgb24toyv12_c93_im8_cma_q = i_mul117_ff_rgb24toyv12_c93_im8_cma_q;

    // bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg(STALLFIFO,2580)
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_in = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_V1;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_backStall;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_data_in = bubble_join_i_mul117_ff_rgb24toyv12_c93_im8_cma_q;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul117_ff_rgb24toyv12_c93_im8_cma_q),
        .valid_out(bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul117_ff_rgb24toyv12_c93_ma3_cma(CHAINMULTADD,973)@138 + 3
    assign i_mul117_ff_rgb24toyv12_c93_ma3_cma_reset = ~ (resetn);
    assign i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena0 = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN[0];
    assign i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena1 = i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena0;
    assign i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena2 = i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena0;

    assign i_mul117_ff_rgb24toyv12_c93_ma3_cma_a0 = i_mul117_ff_rgb24toyv12_c93_bs1_b;
    assign i_mul117_ff_rgb24toyv12_c93_ma3_cma_c0 = i_mul117_ff_rgb24toyv12_c93_bs2_merged_bit_select_c;
    assign i_mul117_ff_rgb24toyv12_c93_ma3_cma_a1 = i_mul117_ff_rgb24toyv12_c93_bs2_merged_bit_select_b;
    assign i_mul117_ff_rgb24toyv12_c93_ma3_cma_c1 = i_mul117_ff_rgb24toyv12_c93_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul117_ff_rgb24toyv12_c93_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena2, i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena1, i_mul117_ff_rgb24toyv12_c93_ma3_cma_ena0 }),
        .aclr({ i_mul117_ff_rgb24toyv12_c93_ma3_cma_reset, i_mul117_ff_rgb24toyv12_c93_ma3_cma_reset }),
        .ay(i_mul117_ff_rgb24toyv12_c93_ma3_cma_a1),
        .by(i_mul117_ff_rgb24toyv12_c93_ma3_cma_a0),
        .ax(i_mul117_ff_rgb24toyv12_c93_ma3_cma_c1),
        .bx(i_mul117_ff_rgb24toyv12_c93_ma3_cma_c0),
        .resulta(i_mul117_ff_rgb24toyv12_c93_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul117_ff_rgb24toyv12_c93_ma3_cma_delay ( .xin(i_mul117_ff_rgb24toyv12_c93_ma3_cma_s0), .xout(i_mul117_ff_rgb24toyv12_c93_ma3_cma_qq), .ena(SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul117_ff_rgb24toyv12_c93_ma3_cma_q = $unsigned(i_mul117_ff_rgb24toyv12_c93_ma3_cma_qq[32:0]);

    // bubble_join_i_mul117_ff_rgb24toyv12_c93_ma3_cma(BITJOIN,1362)
    assign bubble_join_i_mul117_ff_rgb24toyv12_c93_ma3_cma_q = i_mul117_ff_rgb24toyv12_c93_ma3_cma_q;

    // bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg(STALLFIFO,2591)
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_in = SE_i_mul117_ff_rgb24toyv12_c93_im0_cma_V2;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_backStall;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_data_in = bubble_join_i_mul117_ff_rgb24toyv12_c93_ma3_cma_q;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul117_ff_rgb24toyv12_c93_ma3_cma_q),
        .valid_out(bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data(STALLENABLE,2392)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_V0 = SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_backStall = SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_and0 = bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_and1 = bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_wireValid = bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_and1;

    // SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0(STALLENABLE,2024)
    // Valid signal propagation
    assign SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_V0 = SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_backStall & SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_backEN = ~ (SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_v_s_0 = SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_backEN & SE_out_bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_backStall = ~ (SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_R_v_0 <= SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_R_v_0 & SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_R_v_0 <= SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_coalesced_delay_5_0(STALLENABLE,2118)
    // Valid signal propagation
    assign SE_coalesced_delay_5_0_V0 = SE_coalesced_delay_5_0_R_v_0;
    // Stall signal propagation
    assign SE_coalesced_delay_5_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_backStall & SE_coalesced_delay_5_0_R_v_0;
    // Backward Enable generation
    assign SE_coalesced_delay_5_0_backEN = ~ (SE_coalesced_delay_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_5_0_v_s_0 = SE_coalesced_delay_5_0_backEN & SE_out_bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_coalesced_delay_5_0_backStall = ~ (SE_coalesced_delay_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_5_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_5_0_R_v_0 <= SE_coalesced_delay_5_0_R_v_0 & SE_coalesced_delay_5_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_5_0_R_v_0 <= SE_coalesced_delay_5_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98(STALLENABLE,1700)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_V0 = SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_backStall = SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_and0 = SE_coalesced_delay_5_0_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_wireValid = SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_V0 & SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_and0;

    // SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0(STALLENABLE,2021)
    // Valid signal propagation
    assign SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_V0 = SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_s_tv_0 = SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_backStall & SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_backEN = ~ (SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_v_s_0 = SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_backEN & SE_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_V0;
    // Backward Stall generation
    assign SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_backStall = ~ (SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_R_v_0 <= SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_R_v_0 & SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_R_v_0 <= SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // bubble_select_i_mul118_ff_rgb24toyv12_c95_ma3_cma(BITSELECT,1366)
    assign bubble_select_i_mul118_ff_rgb24toyv12_c95_ma3_cma_b = $unsigned(bubble_out_i_mul118_ff_rgb24toyv12_c95_ma3_cma_data_reg_data_out[32:0]);

    // i_mul118_ff_rgb24toyv12_c95_sums_align_1(BITSHIFT,638)@141
    assign i_mul118_ff_rgb24toyv12_c95_sums_align_1_qint = { bubble_select_i_mul118_ff_rgb24toyv12_c95_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul118_ff_rgb24toyv12_c95_sums_align_1_q = i_mul118_ff_rgb24toyv12_c95_sums_align_1_qint[50:0];

    // bubble_select_i_mul118_ff_rgb24toyv12_c95_im0_cma(BITSELECT,1333)
    assign bubble_select_i_mul118_ff_rgb24toyv12_c95_im0_cma_b = $unsigned(bubble_out_i_mul118_ff_rgb24toyv12_c95_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul118_ff_rgb24toyv12_c95_im8_cma(BITSELECT,1336)
    assign bubble_select_i_mul118_ff_rgb24toyv12_c95_im8_cma_b = $unsigned(bubble_out_i_mul118_ff_rgb24toyv12_c95_im8_cma_data_reg_data_out[35:0]);

    // i_mul118_ff_rgb24toyv12_c95_sums_join_0(BITJOIN,637)@141
    assign i_mul118_ff_rgb24toyv12_c95_sums_join_0_q = {bubble_select_i_mul118_ff_rgb24toyv12_c95_im0_cma_b, bubble_select_i_mul118_ff_rgb24toyv12_c95_im8_cma_b};

    // i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0(ADD,640)@141
    assign i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_a = {1'b0, i_mul118_ff_rgb24toyv12_c95_sums_join_0_q};
    assign i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_b = {14'b00000000000000, i_mul118_ff_rgb24toyv12_c95_sums_align_1_q};
    assign i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_o = $unsigned(i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_a) + $unsigned(i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_b);
    assign i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_q = i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul118_ff_rgb24toyv12_c95_sel_x(BITSELECT,413)@141
    assign bgTrunc_i_mul118_ff_rgb24toyv12_c95_sel_x_in = i_mul118_ff_rgb24toyv12_c95_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul118_ff_rgb24toyv12_c95_sel_x_b = bgTrunc_i_mul118_ff_rgb24toyv12_c95_sel_x_in[31:0];

    // bubble_select_i_mul120_ff_rgb24toyv12_c97_ma3_cma(BITSELECT,1369)
    assign bubble_select_i_mul120_ff_rgb24toyv12_c97_ma3_cma_b = $unsigned(bubble_out_i_mul120_ff_rgb24toyv12_c97_ma3_cma_data_reg_data_out[32:0]);

    // i_mul120_ff_rgb24toyv12_c97_sums_align_1(BITSHIFT,653)@141
    assign i_mul120_ff_rgb24toyv12_c97_sums_align_1_qint = { bubble_select_i_mul120_ff_rgb24toyv12_c97_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul120_ff_rgb24toyv12_c97_sums_align_1_q = i_mul120_ff_rgb24toyv12_c97_sums_align_1_qint[50:0];

    // bubble_select_i_mul120_ff_rgb24toyv12_c97_im0_cma(BITSELECT,1339)
    assign bubble_select_i_mul120_ff_rgb24toyv12_c97_im0_cma_b = $unsigned(bubble_out_i_mul120_ff_rgb24toyv12_c97_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul120_ff_rgb24toyv12_c97_im8_cma(BITSELECT,1342)
    assign bubble_select_i_mul120_ff_rgb24toyv12_c97_im8_cma_b = $unsigned(bubble_out_i_mul120_ff_rgb24toyv12_c97_im8_cma_data_reg_data_out[35:0]);

    // i_mul120_ff_rgb24toyv12_c97_sums_join_0(BITJOIN,652)@141
    assign i_mul120_ff_rgb24toyv12_c97_sums_join_0_q = {bubble_select_i_mul120_ff_rgb24toyv12_c97_im0_cma_b, bubble_select_i_mul120_ff_rgb24toyv12_c97_im8_cma_b};

    // i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0(ADD,655)@141
    assign i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_a = {1'b0, i_mul120_ff_rgb24toyv12_c97_sums_join_0_q};
    assign i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_b = {14'b00000000000000, i_mul120_ff_rgb24toyv12_c97_sums_align_1_q};
    assign i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_o = $unsigned(i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_a) + $unsigned(i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_b);
    assign i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_q = i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul120_ff_rgb24toyv12_c97_sel_x(BITSELECT,414)@141
    assign bgTrunc_i_mul120_ff_rgb24toyv12_c97_sel_x_in = i_mul120_ff_rgb24toyv12_c97_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul120_ff_rgb24toyv12_c97_sel_x_b = bgTrunc_i_mul120_ff_rgb24toyv12_c97_sel_x_in[31:0];

    // join_for_coalesced_delay_5(BITJOIN,1078)
    assign join_for_coalesced_delay_5_q = {bgTrunc_i_mul118_ff_rgb24toyv12_c95_sel_x_b, bgTrunc_i_mul120_ff_rgb24toyv12_c97_sel_x_b};

    // coalesced_delay_5_0(REG,1164)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_5_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_coalesced_delay_5_0_backEN == 1'b1)
        begin
            coalesced_delay_5_0_q <= $unsigned(join_for_coalesced_delay_5_q);
        end
    end

    // sel_for_coalesced_delay_5(BITSELECT,1079)
    assign sel_for_coalesced_delay_5_b = $unsigned(coalesced_delay_5_0_q[31:0]);
    assign sel_for_coalesced_delay_5_c = $unsigned(coalesced_delay_5_0_q[63:32]);

    // i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98(ADD,220)@142
    assign i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_a = {1'b0, sel_for_coalesced_delay_5_c};
    assign i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_b = {1'b0, sel_for_coalesced_delay_5_b};
    assign i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_o = $unsigned(i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_b);
    assign i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_q = i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_sel_x(BITSELECT,421)@142
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_sel_x_b = i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_q[31:0];

    // bubble_select_i_mul117_ff_rgb24toyv12_c93_ma3_cma(BITSELECT,1363)
    assign bubble_select_i_mul117_ff_rgb24toyv12_c93_ma3_cma_b = $unsigned(bubble_out_i_mul117_ff_rgb24toyv12_c93_ma3_cma_data_reg_data_out[32:0]);

    // i_mul117_ff_rgb24toyv12_c93_sums_align_1(BITSHIFT,623)@141
    assign i_mul117_ff_rgb24toyv12_c93_sums_align_1_qint = { bubble_select_i_mul117_ff_rgb24toyv12_c93_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul117_ff_rgb24toyv12_c93_sums_align_1_q = i_mul117_ff_rgb24toyv12_c93_sums_align_1_qint[50:0];

    // bubble_select_i_mul117_ff_rgb24toyv12_c93_im0_cma(BITSELECT,1327)
    assign bubble_select_i_mul117_ff_rgb24toyv12_c93_im0_cma_b = $unsigned(bubble_out_i_mul117_ff_rgb24toyv12_c93_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul117_ff_rgb24toyv12_c93_im8_cma(BITSELECT,1330)
    assign bubble_select_i_mul117_ff_rgb24toyv12_c93_im8_cma_b = $unsigned(bubble_out_i_mul117_ff_rgb24toyv12_c93_im8_cma_data_reg_data_out[35:0]);

    // i_mul117_ff_rgb24toyv12_c93_sums_join_0(BITJOIN,622)@141
    assign i_mul117_ff_rgb24toyv12_c93_sums_join_0_q = {bubble_select_i_mul117_ff_rgb24toyv12_c93_im0_cma_b, bubble_select_i_mul117_ff_rgb24toyv12_c93_im8_cma_b};

    // i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0(ADD,625)@141
    assign i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_a = {1'b0, i_mul117_ff_rgb24toyv12_c93_sums_join_0_q};
    assign i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_b = {14'b00000000000000, i_mul117_ff_rgb24toyv12_c93_sums_align_1_q};
    assign i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_o = $unsigned(i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_a) + $unsigned(i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_b);
    assign i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_q = i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x(BITSELECT,412)@141
    assign bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_in = i_mul117_ff_rgb24toyv12_c93_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b = bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_in[31:0];

    // redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0(REG,1099)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b);
        end
    end

    // i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99(ADD,221)@142
    assign i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_a = {1'b0, redist30_bgTrunc_i_mul117_ff_rgb24toyv12_c93_sel_x_b_1_0_q};
    assign i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_b = {1'b0, bgTrunc_i_reduction_ff_rgb24toyv12_c_193_ff_rgb24toyv12_c98_sel_x_b};
    assign i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_o = $unsigned(i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_b);
    assign i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_q = i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x(BITSELECT,422)@142
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b = i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_q[31:0];

    // redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0(REG,1096)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b);
        end
    end

    // rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x(MUX,895)@143
    assign rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid895_i_shr122_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b;
    always @(rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_s or redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_q or rightShiftStage0Idx1_uid888_i_shr122_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx2_uid891_i_shr122_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx3_uid894_i_shr122_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q = redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_q;
            2'b01 : rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx1_uid888_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx2_uid891_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx3_uid894_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x(MUX,906)@143
    assign rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid895_i_shr122_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c;
    always @(rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_s or rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx1_uid899_i_shr122_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx2_uid902_i_shr122_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx3_uid905_i_shr122_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0_uid896_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
            2'b01 : rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx1_uid899_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx2_uid902_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx3_uid905_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // bubble_join_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101(BITJOIN,1215)
    assign bubble_join_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_q = i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101(BITSELECT,1216)
    assign bubble_select_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_q[31:0]);

    // i_shr122_ff_rgb24toyv12_c0_shift_narrow_x(BITSELECT,554)@143
    assign i_shr122_ff_rgb24toyv12_c0_shift_narrow_x_b = bubble_select_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_b[4:0];

    // rightShiftStageSel0Dto0_uid895_i_shr122_ff_rgb24toyv12_c0_shift_x_merged_bit_select(BITSELECT,994)@143
    assign rightShiftStageSel0Dto0_uid895_i_shr122_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b = i_shr122_ff_rgb24toyv12_c0_shift_narrow_x_b[1:0];
    assign rightShiftStageSel0Dto0_uid895_i_shr122_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c = i_shr122_ff_rgb24toyv12_c0_shift_narrow_x_b[3:2];
    assign rightShiftStageSel0Dto0_uid895_i_shr122_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d = i_shr122_ff_rgb24toyv12_c0_shift_narrow_x_b[4:4];

    // rightShiftStage2_uid912_i_shr122_ff_rgb24toyv12_c0_shift_x(MUX,911)@143
    assign rightShiftStage2_uid912_i_shr122_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid895_i_shr122_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d;
    always @(rightShiftStage2_uid912_i_shr122_ff_rgb24toyv12_c0_shift_x_s or rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage2Idx1_uid910_i_shr122_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage2_uid912_i_shr122_ff_rgb24toyv12_c0_shift_x_s)
            1'b0 : rightShiftStage2_uid912_i_shr122_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1_uid907_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
            1'b1 : rightShiftStage2_uid912_i_shr122_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage2Idx1_uid910_i_shr122_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage2_uid912_i_shr122_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // i_add123_ff_rgb24toyv12_c105(ADD,50)@143
    assign i_add123_ff_rgb24toyv12_c105_a = {1'b0, rightShiftStage2_uid912_i_shr122_ff_rgb24toyv12_c0_shift_x_q};
    assign i_add123_ff_rgb24toyv12_c105_b = {1'b0, c_i32_16162_q};
    assign i_add123_ff_rgb24toyv12_c105_o = $unsigned(i_add123_ff_rgb24toyv12_c105_a) + $unsigned(i_add123_ff_rgb24toyv12_c105_b);
    assign i_add123_ff_rgb24toyv12_c105_q = i_add123_ff_rgb24toyv12_c105_o[32:0];

    // bgTrunc_i_add123_ff_rgb24toyv12_c105_sel_x(BITSELECT,408)@143
    assign bgTrunc_i_add123_ff_rgb24toyv12_c105_sel_x_b = i_add123_ff_rgb24toyv12_c105_q[31:0];

    // SE_out_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54(STALLENABLE,1678)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_wireValid = i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58(BITJOIN,1291)
    assign bubble_join_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_q = i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58(BITSELECT,1292)
    assign bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_q[0:0]);

    // redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo(STALLFIFO,1124)
    assign redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_V1;
    assign redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_in = SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_backStall;
    assign redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_b;
    assign redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_in_bitsignaltemp = redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_in[0];
    assign redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_in_bitsignaltemp = redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_in[0];
    assign redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_out[0] = redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_out_bitsignaltemp;
    assign redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_out[0] = redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo (
        .valid_in(redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_b),
        .valid_out(redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo(STALLENABLE,2059)
    // Valid signal propagation
    assign SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_V0 = SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_backStall = i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_stall_out | ~ (SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_and0 = redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_valid_out;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V16 & SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_and0;

    // SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59(STALLENABLE,1670)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_wireValid = i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_valid_out;

    // bubble_join_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo(BITJOIN,1434)
    assign bubble_join_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_q = redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_data_out;

    // bubble_select_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo(BITSELECT,1435)
    assign bubble_select_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_b = $unsigned(bubble_join_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59(BLACKBOX,180)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_107@20000000
    // out out_feedback_valid_out_107@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_redA000000Z07_ff_rgb24toyv12_c0 thei_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59 (
        .in_data_in(bubble_select_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_b),
        .in_feedback_stall_in_107(i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_feedback_stall_out_107),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_backStall),
        .in_valid_in(SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_V0),
        .out_data_out(),
        .out_feedback_out_107(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_feedback_out_107),
        .out_feedback_valid_out_107(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_feedback_valid_out_107),
        .out_stall_out(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58(BLACKBOX,152)@74
    // in in_stall_in@20000000
    // out out_data_out@75
    // out out_feedback_stall_out_107@20000000
    // out out_stall_out@20000000
    // out out_valid_out@75
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_reduA000000Z07_ff_rgb24toyv12_c0 thei_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D0),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D1),
        .in_feedback_in_107(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_feedback_out_107),
        .in_feedback_valid_in_107(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_53340_push107_ff_rgb24toyv12_c59_out_feedback_valid_out_107),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out),
        .out_feedback_stall_out_107(i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_feedback_stall_out_107),
        .out_stall_out(i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_1_fifo(STALLENABLE,2112)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_1_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_1_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_1_fifo_fromReg0 <= SE_out_coalesced_delay_1_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_1_fifo_fromReg1 <= SE_out_coalesced_delay_1_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_1_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg0;
    assign SE_out_coalesced_delay_1_fifo_consumed1 = (~ (i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_stall_out) & SE_out_coalesced_delay_1_fifo_wireValid) | SE_out_coalesced_delay_1_fifo_fromReg1;
    // Consuming
    assign SE_out_coalesced_delay_1_fifo_StallValid = SE_out_coalesced_delay_1_fifo_backStall & SE_out_coalesced_delay_1_fifo_wireValid;
    assign SE_out_coalesced_delay_1_fifo_toReg0 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed0;
    assign SE_out_coalesced_delay_1_fifo_toReg1 = SE_out_coalesced_delay_1_fifo_StallValid & SE_out_coalesced_delay_1_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_coalesced_delay_1_fifo_or0 = SE_out_coalesced_delay_1_fifo_consumed0;
    assign SE_out_coalesced_delay_1_fifo_wireStall = ~ (SE_out_coalesced_delay_1_fifo_consumed1 & SE_out_coalesced_delay_1_fifo_or0);
    assign SE_out_coalesced_delay_1_fifo_backStall = SE_out_coalesced_delay_1_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_1_fifo_V0 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg0);
    assign SE_out_coalesced_delay_1_fifo_V1 = SE_out_coalesced_delay_1_fifo_wireValid & ~ (SE_out_coalesced_delay_1_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_1_fifo_wireValid = SR_SE_out_coalesced_delay_1_fifo_V;

    // i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53(BLACKBOX,156)@74
    // in in_stall_in@20000000
    // out out_data_out@75
    // out out_feedback_stall_out_99@20000000
    // out out_stall_out@20000000
    // out out_valid_out@75
    ff_rgb24toyv12_c_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_0 thei_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53 (
        .in_data_in(SR_SE_out_coalesced_delay_1_fifo_D3),
        .in_dir(SR_SE_out_coalesced_delay_1_fifo_D2),
        .in_feedback_in_99(i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_feedback_out_99),
        .in_feedback_valid_in_99(i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_feedback_valid_out_99),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_backStall),
        .in_valid_in(SE_out_coalesced_delay_1_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out),
        .out_feedback_stall_out_99(i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_feedback_stall_out_99),
        .out_stall_out(i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo(BITJOIN,1425)
    assign bubble_join_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_q = redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_data_out;

    // bubble_select_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo(BITSELECT,1426)
    assign bubble_select_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_b = $unsigned(bubble_join_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_q[63:0]);

    // i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54(BLACKBOX,184)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_99@20000000
    // out out_feedback_valid_out_99@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_p1024i32_add_ptr310_push99_0 thei_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54 (
        .in_data_in(bubble_select_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_b),
        .in_feedback_stall_in_99(i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_feedback_stall_out_99),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_V0),
        .out_data_out(),
        .out_feedback_out_99(i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_feedback_out_99),
        .out_feedback_valid_out_99(i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_feedback_valid_out_99),
        .out_stall_out(i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54(STALLENABLE,1677)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_V0 = SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_backStall = i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_out_stall_out | ~ (SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_and0 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V20;
    assign SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_wireValid = SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_V0 & SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_and0;

    // bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53(BITJOIN,1304)
    assign bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_q = i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out;

    // bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53(BITSELECT,1305)
    assign bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_b = $unsigned(bubble_join_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_q[63:0]);

    // redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo(STALLFIFO,1121)
    assign redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_in = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_V1;
    assign redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_in = SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_backStall;
    assign redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_data_in = bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_b;
    assign redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_in_bitsignaltemp = redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_in[0];
    assign redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_in_bitsignaltemp = redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_in[0];
    assign redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_out[0] = redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_out_bitsignaltemp;
    assign redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_out[0] = redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo (
        .valid_in(redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_b),
        .valid_out(redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo(STALLENABLE,2053)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_fromReg0 <= '0;
            SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_fromReg0 <= SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_toReg0;
            // Successor 1
            SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_fromReg1 <= SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_backStall) & SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_wireValid) | SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_fromReg0;
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_consumed1 = (~ (SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_backStall) & SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_wireValid) | SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_fromReg1;
    // Consuming
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_StallValid = SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_backStall & SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_wireValid;
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_toReg0 = SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_StallValid & SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_consumed0;
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_toReg1 = SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_StallValid & SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_or0 = SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_consumed0;
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_wireStall = ~ (SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_consumed1 & SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_or0);
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_backStall = SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_V0 = SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_wireValid & ~ (SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_fromReg0);
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_V1 = SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_wireValid & ~ (SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_wireValid = redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_valid_out;

    // bubble_join_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo(BITJOIN,1410)
    assign bubble_join_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_q = redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_data_out;

    // bubble_select_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo(BITSELECT,1411)
    assign bubble_select_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_b = $unsigned(bubble_join_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_q[31:0]);

    // i_add125_ff_rgb24toyv12_c106_BitSelect_for_a(BITSELECT,605)@75
    assign i_add125_ff_rgb24toyv12_c106_BitSelect_for_a_b = bubble_select_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_b[31:1];

    // i_add125_ff_rgb24toyv12_c106_join(BITJOIN,606)@75
    assign i_add125_ff_rgb24toyv12_c106_join_q = {i_add125_ff_rgb24toyv12_c106_BitSelect_for_a_b, VCC_q};

    // i_add125_ff_rgb24toyv12_c106_vt_select_31(BITSELECT,54)@75
    assign i_add125_ff_rgb24toyv12_c106_vt_select_31_b = i_add125_ff_rgb24toyv12_c106_join_q[31:1];

    // i_add125_ff_rgb24toyv12_c106_vt_join(BITJOIN,53)@75
    assign i_add125_ff_rgb24toyv12_c106_vt_join_q = {i_add125_ff_rgb24toyv12_c106_vt_select_31_b, VCC_q};

    // i_idxprom126_ff_rgb24toyv12_c107_sel_x(BITSELECT,536)@75
    assign i_idxprom126_ff_rgb24toyv12_c107_sel_x_b = {32'b00000000000000000000000000000000, i_add125_ff_rgb24toyv12_c106_vt_join_q[31:0]};

    // i_idxprom126_ff_rgb24toyv12_c107_vt_select_31(BITSELECT,95)@75
    assign i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b = i_idxprom126_ff_rgb24toyv12_c107_sel_x_b[31:1];

    // redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo(STALLFIFO,1142)
    assign redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_in = SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_V0;
    assign redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_in = SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_backStall;
    assign redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_data_in = i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b;
    assign redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_in_bitsignaltemp = redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_in[0];
    assign redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_in_bitsignaltemp = redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_in[0];
    assign redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_out[0] = redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_out_bitsignaltemp;
    assign redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_out[0] = redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(31),
        .IMPL("ram")
    ) theredist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo (
        .valid_in(redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b),
        .valid_out(redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo(STALLENABLE,2089)
    // Valid signal propagation
    assign SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_V0 = SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_backStall = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_backStall | ~ (SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_and0 = redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_valid_out;
    assign SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_wireValid = SE_out_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_V1 & SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_and0;

    // SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0(STALLENABLE,2006)
    // Valid signal propagation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_V0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_R_v_0;
    // Stall signal propagation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_s_tv_0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_backStall & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_R_v_0;
    // Backward Enable generation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_backEN = ~ (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_v_s_0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_backEN & SE_out_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_V0;
    // Backward Stall generation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_backStall = ~ (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_backEN == 1'b0)
            begin
                SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_R_v_0 <= SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_R_v_0 & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_s_tv_0;
            end
            else
            begin
                SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_R_v_0 <= SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_v_s_0;
            end

        end
    end

    // SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1(STALLENABLE,2007)
    // Valid signal propagation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_V0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_R_v_0;
    // Stall signal propagation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_s_tv_0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_backStall & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_R_v_0;
    // Backward Enable generation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_backEN = ~ (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_v_s_0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_backEN & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_V0;
    // Backward Stall generation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_backStall = ~ (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_backEN == 1'b0)
            begin
                SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_R_v_0 <= SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_R_v_0 & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_s_tv_0;
            end
            else
            begin
                SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_R_v_0 <= SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_v_s_0;
            end

        end
    end

    // SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2(STALLENABLE,2008)
    // Valid signal propagation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_V0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_R_v_0;
    // Stall signal propagation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_s_tv_0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_backStall & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_R_v_0;
    // Backward Enable generation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_backEN = ~ (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_v_s_0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_backEN & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_V0;
    // Backward Stall generation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_backStall = ~ (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_backEN == 1'b0)
            begin
                SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_R_v_0 <= SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_R_v_0 & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_s_tv_0;
            end
            else
            begin
                SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_R_v_0 <= SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_v_s_0;
            end

        end
    end

    // SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3(STALLENABLE,2009)
    // Valid signal propagation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_V0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_R_v_0;
    // Stall signal propagation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_s_tv_0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_backStall & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_R_v_0;
    // Backward Enable generation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_backEN = ~ (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_v_s_0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_backEN & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_V0;
    // Backward Stall generation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_backStall = ~ (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_backEN == 1'b0)
            begin
                SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_R_v_0 <= SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_R_v_0 & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_s_tv_0;
            end
            else
            begin
                SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_R_v_0 <= SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_v_s_0;
            end

        end
    end

    // SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4(STALLENABLE,2010)
    // Valid signal propagation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_V0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_R_v_0;
    // Stall signal propagation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_s_tv_0 = SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_backStall & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_R_v_0;
    // Backward Enable generation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_backEN = ~ (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_v_s_0 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_backEN & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_V0;
    // Backward Stall generation
    assign SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_backStall = ~ (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_backEN == 1'b0)
            begin
                SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_R_v_0 <= SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_R_v_0 & SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_s_tv_0;
            end
            else
            begin
                SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_R_v_0 <= SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_v_s_0;
            end

        end
    end

    // SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x(STALLENABLE,1895)
    // Valid signal propagation
    assign SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_V0 = SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_wireValid;
    // Backward Stall generation
    assign SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_backStall = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_o_stall | ~ (SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and0 = SE_redist23_bgTrunc_i_reduction_ff_rgb24toyv12_c_194_ff_rgb24toyv12_c99_sel_x_b_1_0_V0;
    assign SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and1 = SE_out_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_V1 & SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and0;
    assign SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and2 = redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_valid_out & SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and1;
    assign SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and3 = SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_V0 & SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and2;
    assign SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_wireValid = SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_V0 & SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_and3;

    // bubble_join_redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo(BITJOIN,1479)
    assign bubble_join_redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_q = redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_data_out;

    // bubble_select_redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo(BITSELECT,1480)
    assign bubble_select_redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_b = $unsigned(bubble_join_redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124(BITJOIN,1250)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_q = i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124(BITSELECT,1251)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_200_ff_rgb24toyv12_c128(LOGICAL,225)@138
    assign i_reduction_ff_rgb24toyv12_c_200_ff_rgb24toyv12_c128_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi147_pop30330_pop103_ff_rgb24toyv12_c126_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119(BITJOIN,1244)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_q = i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119(BITSELECT,1245)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_199_ff_rgb24toyv12_c123(LOGICAL,224)@138
    assign i_reduction_ff_rgb24toyv12_c_199_ff_rgb24toyv12_c123_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi140_pop29328_pop102_ff_rgb24toyv12_c121_b;

    // i_reduction_ff_rgb24toyv12_c_203_ff_rgb24toyv12_c133(LOGICAL,228)@138
    assign i_reduction_ff_rgb24toyv12_c_203_ff_rgb24toyv12_c133_q = i_reduction_ff_rgb24toyv12_c_199_ff_rgb24toyv12_c123_q | i_reduction_ff_rgb24toyv12_c_200_ff_rgb24toyv12_c128_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114(BITJOIN,1238)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_q = i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114(BITSELECT,1239)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_198_ff_rgb24toyv12_c118(LOGICAL,223)@138
    assign i_reduction_ff_rgb24toyv12_c_198_ff_rgb24toyv12_c118_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi133_pop28326_pop101_ff_rgb24toyv12_c116_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109(BITJOIN,1232)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_q = i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109(BITSELECT,1233)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_197_ff_rgb24toyv12_c113(LOGICAL,222)@138
    assign i_reduction_ff_rgb24toyv12_c_197_ff_rgb24toyv12_c113_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi126_pop27324_pop100_ff_rgb24toyv12_c111_b;

    // i_reduction_ff_rgb24toyv12_c_202_ff_rgb24toyv12_c132(LOGICAL,227)@138
    assign i_reduction_ff_rgb24toyv12_c_202_ff_rgb24toyv12_c132_q = i_reduction_ff_rgb24toyv12_c_197_ff_rgb24toyv12_c113_q | i_reduction_ff_rgb24toyv12_c_198_ff_rgb24toyv12_c118_q;

    // i_reduction_ff_rgb24toyv12_c_204_ff_rgb24toyv12_c134(LOGICAL,229)@138
    assign i_reduction_ff_rgb24toyv12_c_204_ff_rgb24toyv12_c134_q = i_reduction_ff_rgb24toyv12_c_202_ff_rgb24toyv12_c132_q | i_reduction_ff_rgb24toyv12_c_203_ff_rgb24toyv12_c133_q;

    // bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo(BITJOIN,1461)
    assign bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_q = redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_data_out;

    // bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo(BITSELECT,1462)
    assign bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_b = $unsigned(bubble_join_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_201_ff_rgb24toyv12_c131(LOGICAL,226)@138
    assign i_reduction_ff_rgb24toyv12_c_201_ff_rgb24toyv12_c131_q = bubble_select_redist53_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out_100_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi155_pop31332_pop104_ff_rgb24toyv12_c129_b;

    // i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135(LOGICAL,230)@138 + 1
    assign i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_qi = i_reduction_ff_rgb24toyv12_c_201_ff_rgb24toyv12_c131_q | i_reduction_ff_rgb24toyv12_c_204_ff_rgb24toyv12_c134_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_delay ( .xin(i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_qi), .xout(i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q), .ena(SE_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0(REG,1102)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_backEN == 1'b1)
        begin
            redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_q <= $unsigned(i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q);
        end
    end

    // redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1(REG,1103)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_backEN == 1'b1)
        begin
            redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_q <= $unsigned(redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_0_q);
        end
    end

    // redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2(REG,1104)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_q <= $unsigned(1'b0);
        end
        else if (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_backEN == 1'b1)
        begin
            redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_q <= $unsigned(redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_1_q);
        end
    end

    // redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3(REG,1105)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_q <= $unsigned(1'b0);
        end
        else if (SE_redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_backEN == 1'b1)
        begin
            redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_q <= $unsigned(redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_2_q);
        end
    end

    // bubble_join_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo(BITJOIN,1470)
    assign bubble_join_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_q = redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_data_out;

    // bubble_select_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo(BITSELECT,1471)
    assign bubble_select_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_b = $unsigned(bubble_join_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_q[30:0]);

    // i_idxprom126_ff_rgb24toyv12_c107_vt_join(BITJOIN,94)@138
    assign i_idxprom126_ff_rgb24toyv12_c107_vt_join_q = {c_i32_0159_q, bubble_select_redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_b, VCC_q};

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,983)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom126_ff_rgb24toyv12_c107_vt_join_q[63:54];
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom126_ff_rgb24toyv12_c107_vt_join_q[53:36];
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom126_ff_rgb24toyv12_c107_vt_join_q[35:18];
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom126_ff_rgb24toyv12_c107_vt_join_q[17:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,945)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,788)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,947)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,787)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,789)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,946)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,785)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,948)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx127_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,786)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx127_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,790)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,493)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx127_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx127_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,495)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx127_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_add_x(ADD,487)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_b};
    assign i_arrayidx127_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx127_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx127_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx127_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx127_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx127_ff_rgb24toyv12_c0_add_x_q = i_arrayidx127_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,496)@138
    assign i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx127_ff_rgb24toyv12_c0_add_x_q[63:0];

    // redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0(REG,1085)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_backEN == 1'b1)
        begin
            redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_q <= $unsigned(i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b);
        end
    end

    // redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1(REG,1086)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_backEN == 1'b1)
        begin
            redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_q <= $unsigned(redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_0_q);
        end
    end

    // redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2(REG,1087)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_backEN == 1'b1)
        begin
            redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_q <= $unsigned(redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_1_q);
        end
    end

    // redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3(REG,1088)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_backEN == 1'b1)
        begin
            redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_q <= $unsigned(redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_2_q);
        end
    end

    // redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4(REG,1089)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_backEN == 1'b1)
        begin
            redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_q <= $unsigned(redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_3_q);
        end
    end

    // i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136(BLACKBOX,130)@143
    // in in_i_stall@20000000
    // out out_lsu_memdep_201_o_active@20000000
    // out out_memdep_201_ff_rgb24toyv12_c_avm_address@20000000
    // out out_memdep_201_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_memdep_201_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_memdep_201_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_memdep_201_ff_rgb24toyv12_c_avm_read@20000000
    // out out_memdep_201_ff_rgb24toyv12_c_avm_write@20000000
    // out out_memdep_201_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@174
    // out out_o_writeack@174
    ff_rgb24toyv12_c_i_llvm_fpga_mem_memdep_201_0 thei_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136 (
        .in_flush(in_flush),
        .in_i_address(redist5_i_arrayidx127_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b_5_4_q),
        .in_i_dependence(redist33_i_reduction_ff_rgb24toyv12_c_205_ff_rgb24toyv12_c135_q_5_3_q),
        .in_i_predicate(bubble_select_redist65_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_105_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_backStall),
        .in_i_valid(SE_rightShiftStage0Idx1Rng1_uid886_i_shr122_ff_rgb24toyv12_c0_shift_x_V0),
        .in_i_writedata(bgTrunc_i_add123_ff_rgb24toyv12_c105_sel_x_b),
        .in_memdep_201_ff_rgb24toyv12_c_avm_readdata(in_memdep_201_ff_rgb24toyv12_c_avm_readdata),
        .in_memdep_201_ff_rgb24toyv12_c_avm_readdatavalid(in_memdep_201_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_memdep_201_ff_rgb24toyv12_c_avm_waitrequest(in_memdep_201_ff_rgb24toyv12_c_avm_waitrequest),
        .in_memdep_201_ff_rgb24toyv12_c_avm_writeack(in_memdep_201_ff_rgb24toyv12_c_avm_writeack),
        .out_lsu_memdep_201_o_active(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_lsu_memdep_201_o_active),
        .out_memdep_201_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_address),
        .out_memdep_201_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_burstcount),
        .out_memdep_201_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_byteenable),
        .out_memdep_201_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_enable),
        .out_memdep_201_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_read),
        .out_memdep_201_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_write),
        .out_memdep_201_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136(BITJOIN,1221)
    assign bubble_join_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_q = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136(BITSELECT,1222)
    assign bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137(BLACKBOX,174)@174
    // in in_stall_in@20000000
    // out out_data_out@175
    // out out_feedback_out_94@20000000
    // out out_feedback_valid_out_94@20000000
    // out out_stall_out@20000000
    // out out_valid_out@175
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi214_push94_0 thei_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_b),
        .in_feedback_stall_in_94(i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_feedback_stall_out_94),
        .in_keep_going(bubble_select_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_backStall),
        .in_valid_in(SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_V0),
        .out_data_out(),
        .out_feedback_out_94(i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_feedback_out_94),
        .out_feedback_valid_out_94(i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_feedback_valid_out_94),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136(STALLENABLE,1570)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_backStall) & SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid) | SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_consumed1 = (~ (SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_backStall) & SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid) | SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_StallValid = SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_backStall & SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_toReg0 = SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_StallValid & SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_toReg1 = SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_StallValid & SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_or0 = SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_consumed1 & SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_backStall = SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_V0 = SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_V1 = SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_o_valid;

    // SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136(STALLENABLE,2196)
    // Valid signal propagation
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_V0 = SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid;
    // Backward Stall generation
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_backStall = i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_stall_out | ~ (SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid);
    // Computing multiple Valid(s)
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_and0 = SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_V1;
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_wireValid = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V1 & SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_and0;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110(STALLENABLE,1630)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_wireValid = i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_valid_out;

    // bubble_join_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo(BITJOIN,1389)
    assign bubble_join_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_q = redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_data_out;

    // bubble_select_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo(BITSELECT,1390)
    assign bubble_select_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_b = $unsigned(bubble_join_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110(BLACKBOX,160)@174
    // in in_stall_in@20000000
    // out out_data_out@175
    // out out_feedback_out_85@20000000
    // out out_feedback_valid_out_85@20000000
    // out out_stall_out@20000000
    // out out_valid_out@175
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi131_push85_0 thei_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110 (
        .in_data_in(bubble_select_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_b),
        .in_feedback_stall_in_85(i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_feedback_stall_out_85),
        .in_keep_going(bubble_select_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_V0),
        .out_data_out(),
        .out_feedback_out_85(i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_feedback_out_85),
        .out_feedback_valid_out_85(i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_feedback_valid_out_85),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110(STALLENABLE,1629)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_backStall = i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_and0 = SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_wireValid = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_and0;

    // redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4(REG,1138)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_q <= $unsigned(1'b0);
        end
        else if (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_backEN == 1'b1)
        begin
            redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_q <= $unsigned(SR_SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_D0);
        end
    end

    // redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo(STALLFIFO,1139)
    assign redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_in = SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_V1;
    assign redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_in = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_backStall;
    assign redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_data_in = redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_q;
    assign redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_in_bitsignaltemp = redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_in[0];
    assign redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_in_bitsignaltemp = redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_in[0];
    assign redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_out[0] = redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_out_bitsignaltemp;
    assign redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_out[0] = redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(32),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo (
        .valid_in(redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_in_bitsignaltemp),
        .data_in(redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_q),
        .valid_out(redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo(STALLENABLE,2084)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg0 <= '0;
            SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg1 <= '0;
            SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg2 <= '0;
            SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg3 <= '0;
            SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg0 <= SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg0;
            // Successor 1
            SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg1 <= SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg1;
            // Successor 2
            SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg2 <= SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg2;
            // Successor 3
            SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg3 <= SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg3;
            // Successor 4
            SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg4 <= SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_backStall) & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid) | SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg0;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed1 = (~ (SE_bubble_select_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_backStall) & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid) | SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg1;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed2 = (~ (SE_in_i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_backStall) & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid) | SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg2;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed3 = (~ (SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_backStall) & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid) | SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg3;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed4 = (~ (i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_stall_out) & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid) | SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg4;
    // Consuming
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_StallValid = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_backStall & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg0 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_StallValid & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed0;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg1 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_StallValid & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed1;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg2 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_StallValid & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed2;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg3 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_StallValid & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed3;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_toReg4 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_StallValid & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or0 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed0;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or1 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed1 & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or0;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or2 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed2 & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or1;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or3 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed3 & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or2;
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireStall = ~ (SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_consumed4 & SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_or3);
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_backStall = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V0 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid & ~ (SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg0);
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V1 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid & ~ (SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg1);
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V2 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid & ~ (SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg2);
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V3 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid & ~ (SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg3);
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V4 = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid & ~ (SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_wireValid = redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_valid_out;

    // SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152(STALLENABLE,1665)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_V0 = SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_backStall = i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_and0 = SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_V1;
    assign SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_wireValid = SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V3 & SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_and0;

    // bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg(STALLFIFO,2567)
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_V0;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg(STALLFIFO,2568)
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V0;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_backStall;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo(STALLENABLE,2005)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_fromReg0 <= '0;
            SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_fromReg0 <= SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_toReg0;
            // Successor 1
            SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_fromReg1 <= SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_backStall) & SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_wireValid) | SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_fromReg0;
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_consumed1 = (~ (SE_i_masked_ff_rgb24toyv12_c150_backStall) & SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_wireValid) | SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_fromReg1;
    // Consuming
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_StallValid = SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_backStall & SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_wireValid;
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_toReg0 = SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_StallValid & SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_consumed0;
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_toReg1 = SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_StallValid & SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_or0 = SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_consumed0;
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_wireStall = ~ (SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_consumed1 & SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_or0);
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_backStall = SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_V0 = SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_wireValid & ~ (SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_fromReg0);
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_V1 = SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_wireValid & ~ (SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_wireValid = redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_out;

    // redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo(STALLFIFO,1084)
    assign redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_in = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V2;
    assign redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_in = SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_backStall;
    assign redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_data_in = i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b;
    assign redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_in_bitsignaltemp = redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_in[0];
    assign redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_in_bitsignaltemp = redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_in[0];
    assign redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_out[0] = redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_out_bitsignaltemp;
    assign redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_out[0] = redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(101),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo (
        .valid_in(redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_in_bitsignaltemp),
        .stall_in(redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_in_bitsignaltemp),
        .data_in(i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b),
        .valid_out(redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_valid_out_bitsignaltemp),
        .stall_out(redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_out_bitsignaltemp),
        .data_out(redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo(BITJOIN,1392)
    assign bubble_join_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_q = redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_data_out;

    // bubble_select_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo(BITSELECT,1393)
    assign bubble_select_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_b = $unsigned(bubble_join_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_q[0:0]);

    // SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1(STALLENABLE,2326)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_backStall = i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_wireValid = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6(BLACKBOX,118)@138
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z63_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6 (
        .in_intel_reserved_ffwd_22_0(in_intel_reserved_ffwd_22_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_V0),
        .out_dest_data_out_22_0(i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_out_dest_data_out_22_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6(BITJOIN,1184)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_q = i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_out_dest_data_out_22_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6(BITSELECT,1185)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_q[32:0]);

    // bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7(BITJOIN,1300)
    assign bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_q = i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7(BITSELECT,1301)
    assign bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_b = $unsigned(bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_q[32:0]);

    // redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0(REG,1094)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backEN == 1'b1)
        begin
            redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_q <= $unsigned(SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_D0);
        end
    end

    // i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8(MUX,69)@138
    assign i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_s = redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_q;
    always @(i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_s or bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_b or bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_b)
    begin
        unique case (i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_s)
            1'b0 : i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_q = bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_b;
            1'b1 : i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_q = bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_b;
            default : i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_q = 33'b0;
        endcase
    end

    // i_exitcond234_ff_rgb24toyv12_c140_cmp_nsign(LOGICAL,610)@138
    assign i_exitcond234_ff_rgb24toyv12_c140_cmp_nsign_q = $unsigned(~ (i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_q[32:32]));

    // i_unnamed_ff_rgb24toyv12_c144(LOGICAL,235)@138
    assign i_unnamed_ff_rgb24toyv12_c144_q = bubble_select_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_b & i_exitcond234_ff_rgb24toyv12_c140_cmp_nsign_q;

    // i_notcmp_ff_rgb24toyv12_c145(LOGICAL,206)@138
    assign i_notcmp_ff_rgb24toyv12_c145_q = i_unnamed_ff_rgb24toyv12_c144_q ^ VCC_q;

    // i_masked_ff_rgb24toyv12_c150(LOGICAL,194)@138 + 1
    assign i_masked_ff_rgb24toyv12_c150_qi = i_notcmp_ff_rgb24toyv12_c145_q & bubble_select_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_masked_ff_rgb24toyv12_c150_delay ( .xin(i_masked_ff_rgb24toyv12_c150_qi), .xout(i_masked_ff_rgb24toyv12_c150_q), .ena(SE_i_masked_ff_rgb24toyv12_c150_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo(STALLFIFO,1118)
    assign redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_in = SE_i_masked_ff_rgb24toyv12_c150_V0;
    assign redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_backStall;
    assign redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_data_in = i_masked_ff_rgb24toyv12_c150_q;
    assign redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_in_bitsignaltemp = redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_in[0];
    assign redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_in_bitsignaltemp = redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_in[0];
    assign redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_out[0] = redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_out_bitsignaltemp;
    assign redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_out[0] = redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(36),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo (
        .valid_in(redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_in_bitsignaltemp),
        .stall_in(redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_in_bitsignaltemp),
        .data_in(i_masked_ff_rgb24toyv12_c150_q),
        .valid_out(redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_out_bitsignaltemp),
        .stall_out(redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_out_bitsignaltemp),
        .data_out(redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1(STALLENABLE,2306)
    // Valid signal propagation
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_V0 = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_backStall = in_stall_in | ~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and0 = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_out;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and1 = redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and0;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and2 = bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and1;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and3 = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and2;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and4 = SE_out_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_V1 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and3;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and5 = SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and4;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and6 = SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and5;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_wireValid = SE_out_i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_and6;

    // SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151(STALLENABLE,1610)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_backStall) & SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_wireValid) | SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_backStall) & SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_wireValid) | SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_StallValid = SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_backStall & SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_toReg0 = SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_StallValid & SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_toReg1 = SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_StallValid & SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_or0 = SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_consumed1 & SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_or0);
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_backStall = SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_V0 = SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_V1 = SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_wireValid = i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152(STALLENABLE,1666)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_wireValid = i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151(BITJOIN,1284)
    assign bubble_join_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_q = i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151(BITSELECT,1285)
    assign bubble_select_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_q[0:0]);

    // i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152(BLACKBOX,178)@174
    // in in_stall_in@20000000
    // out out_data_out@175
    // out out_feedback_out_96@20000000
    // out out_feedback_valid_out_96@20000000
    // out out_stall_out@20000000
    // out out_valid_out@175
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_push96_0 thei_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152 (
        .in_data_in(bubble_select_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_b),
        .in_feedback_stall_in_96(i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_feedback_stall_out_96),
        .in_keep_going(bubble_select_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_V0),
        .out_data_out(),
        .out_feedback_out_96(i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_feedback_out_96),
        .out_feedback_valid_out_96(i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_feedback_valid_out_96),
        .out_stall_out(i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo(BITJOIN,1404)
    assign bubble_join_redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_q = redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_data_out;

    // bubble_select_redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo(BITSELECT,1405)
    assign bubble_select_redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_b = $unsigned(bubble_join_redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_q[0:0]);

    // bubble_join_coalesced_delay_3_fifo(BITJOIN,1491)
    assign bubble_join_coalesced_delay_3_fifo_q = coalesced_delay_3_fifo_data_out;

    // bubble_select_coalesced_delay_3_fifo(BITSELECT,1492)
    assign bubble_select_coalesced_delay_3_fifo_b = $unsigned(bubble_join_coalesced_delay_3_fifo_q[1:0]);

    // sel_for_coalesced_delay_3(BITSELECT,1073)
    assign sel_for_coalesced_delay_3_b = $unsigned(bubble_select_coalesced_delay_3_fifo_b[0:0]);
    assign sel_for_coalesced_delay_3_c = $unsigned(bubble_select_coalesced_delay_3_fifo_b[1:1]);

    // i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151(BLACKBOX,150)@173
    // in in_stall_in@20000000
    // out out_data_out@174
    // out out_feedback_stall_out_96@20000000
    // out out_stall_out@20000000
    // out out_valid_out@174
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_pop96_0 thei_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151 (
        .in_data_in(sel_for_coalesced_delay_3_b),
        .in_dir(bubble_select_redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_b),
        .in_feedback_in_96(i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_feedback_out_96),
        .in_feedback_valid_in_96(i_llvm_fpga_push_i1_push96_ff_rgb24toyv12_c152_out_feedback_valid_out_96),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_backStall),
        .in_valid_in(SE_out_coalesced_delay_3_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_data_out),
        .out_feedback_stall_out_96(i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_feedback_stall_out_96),
        .out_stall_out(i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153(BLACKBOX,148)@173
    // in in_stall_in@20000000
    // out out_data_out@174
    // out out_feedback_stall_out_97@20000000
    // out out_stall_out@20000000
    // out out_valid_out@174
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_notcmp292306_pop97_0 thei_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153 (
        .in_data_in(sel_for_coalesced_delay_3_c),
        .in_dir(bubble_select_redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_b),
        .in_feedback_in_97(i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_feedback_out_97),
        .in_feedback_valid_in_97(i_llvm_fpga_push_i1_notcmp292306_push97_ff_rgb24toyv12_c154_out_feedback_valid_out_97),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_backStall),
        .in_valid_in(SE_out_coalesced_delay_3_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_data_out),
        .out_feedback_stall_out_97(i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_feedback_stall_out_97),
        .out_stall_out(i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo(STALLFIFO,1095)
    assign redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_in = SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_V1;
    assign redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_in = SE_out_coalesced_delay_3_fifo_backStall;
    assign redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_data_in = redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_q;
    assign redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_in_bitsignaltemp = redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_in[0];
    assign redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_in_bitsignaltemp = redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_in[0];
    assign redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_out[0] = redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_out_bitsignaltemp;
    assign redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_out[0] = redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(36),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo (
        .valid_in(redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_in_bitsignaltemp),
        .stall_in(redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_in_bitsignaltemp),
        .data_in(redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_q),
        .valid_out(redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_out_bitsignaltemp),
        .stall_out(redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_out_bitsignaltemp),
        .data_out(redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_3_fifo(STALLENABLE,2116)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_3_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_3_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_3_fifo_fromReg0 <= SE_out_coalesced_delay_3_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_3_fifo_fromReg1 <= SE_out_coalesced_delay_3_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_3_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_out_stall_out) & SE_out_coalesced_delay_3_fifo_wireValid) | SE_out_coalesced_delay_3_fifo_fromReg0;
    assign SE_out_coalesced_delay_3_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_out_stall_out) & SE_out_coalesced_delay_3_fifo_wireValid) | SE_out_coalesced_delay_3_fifo_fromReg1;
    // Consuming
    assign SE_out_coalesced_delay_3_fifo_StallValid = SE_out_coalesced_delay_3_fifo_backStall & SE_out_coalesced_delay_3_fifo_wireValid;
    assign SE_out_coalesced_delay_3_fifo_toReg0 = SE_out_coalesced_delay_3_fifo_StallValid & SE_out_coalesced_delay_3_fifo_consumed0;
    assign SE_out_coalesced_delay_3_fifo_toReg1 = SE_out_coalesced_delay_3_fifo_StallValid & SE_out_coalesced_delay_3_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_coalesced_delay_3_fifo_or0 = SE_out_coalesced_delay_3_fifo_consumed0;
    assign SE_out_coalesced_delay_3_fifo_wireStall = ~ (SE_out_coalesced_delay_3_fifo_consumed1 & SE_out_coalesced_delay_3_fifo_or0);
    assign SE_out_coalesced_delay_3_fifo_backStall = SE_out_coalesced_delay_3_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_3_fifo_V0 = SE_out_coalesced_delay_3_fifo_wireValid & ~ (SE_out_coalesced_delay_3_fifo_fromReg0);
    assign SE_out_coalesced_delay_3_fifo_V1 = SE_out_coalesced_delay_3_fifo_wireValid & ~ (SE_out_coalesced_delay_3_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_3_fifo_and0 = coalesced_delay_3_fifo_valid_out;
    assign SE_out_coalesced_delay_3_fifo_wireValid = redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_valid_out & SE_out_coalesced_delay_3_fifo_and0;

    // coalesced_delay_3_fifo(STALLFIFO,1162)
    assign coalesced_delay_3_fifo_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V15;
    assign coalesced_delay_3_fifo_stall_in = SE_out_coalesced_delay_3_fifo_backStall;
    assign coalesced_delay_3_fifo_data_in = join_for_coalesced_delay_3_q;
    assign coalesced_delay_3_fifo_valid_in_bitsignaltemp = coalesced_delay_3_fifo_valid_in[0];
    assign coalesced_delay_3_fifo_stall_in_bitsignaltemp = coalesced_delay_3_fifo_stall_in[0];
    assign coalesced_delay_3_fifo_valid_out[0] = coalesced_delay_3_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_3_fifo_stall_out[0] = coalesced_delay_3_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(173),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(2),
        .IMPL("ram")
    ) thecoalesced_delay_3_fifo (
        .valid_in(coalesced_delay_3_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_3_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_3_q),
        .valid_out(coalesced_delay_3_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_3_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_3_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_2(BITJOIN,1069)
    assign join_for_coalesced_delay_2_q = {bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_i, bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_h, bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_g, bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_f, bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_c};

    // coalesced_delay_2_fifo(STALLFIFO,1161)
    assign coalesced_delay_2_fifo_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V14;
    assign coalesced_delay_2_fifo_stall_in = SR_SE_out_coalesced_delay_2_fifo_backStall;
    assign coalesced_delay_2_fifo_data_in = join_for_coalesced_delay_2_q;
    assign coalesced_delay_2_fifo_valid_in_bitsignaltemp = coalesced_delay_2_fifo_valid_in[0];
    assign coalesced_delay_2_fifo_stall_in_bitsignaltemp = coalesced_delay_2_fifo_stall_in[0];
    assign coalesced_delay_2_fifo_valid_out[0] = coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_2_fifo_stall_out[0] = coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(137),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(5),
        .IMPL("ram")
    ) thecoalesced_delay_2_fifo (
        .valid_in(coalesced_delay_2_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_2_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_2_q),
        .valid_out(coalesced_delay_2_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_2_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_2_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_1(BITJOIN,1066)
    assign join_for_coalesced_delay_1_q = {bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_j, bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_n};

    // coalesced_delay_1_fifo(STALLFIFO,1160)
    assign coalesced_delay_1_fifo_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V13;
    assign coalesced_delay_1_fifo_stall_in = SR_SE_out_coalesced_delay_1_fifo_backStall;
    assign coalesced_delay_1_fifo_data_in = join_for_coalesced_delay_1_q;
    assign coalesced_delay_1_fifo_valid_in_bitsignaltemp = coalesced_delay_1_fifo_valid_in[0];
    assign coalesced_delay_1_fifo_stall_in_bitsignaltemp = coalesced_delay_1_fifo_stall_in[0];
    assign coalesced_delay_1_fifo_valid_out[0] = coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_1_fifo_stall_out[0] = coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(74),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(65),
        .IMPL("ram")
    ) thecoalesced_delay_1_fifo (
        .valid_in(coalesced_delay_1_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_1_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_1_q),
        .valid_out(coalesced_delay_1_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_1_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_1_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_0(BITJOIN,1063)
    assign join_for_coalesced_delay_0_q = {bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_o, bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_m};

    // coalesced_delay_0_fifo(STALLFIFO,1159)
    assign coalesced_delay_0_fifo_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V12;
    assign coalesced_delay_0_fifo_stall_in = SE_out_coalesced_delay_0_fifo_backStall;
    assign coalesced_delay_0_fifo_data_in = join_for_coalesced_delay_0_q;
    assign coalesced_delay_0_fifo_valid_in_bitsignaltemp = coalesced_delay_0_fifo_valid_in[0];
    assign coalesced_delay_0_fifo_stall_in_bitsignaltemp = coalesced_delay_0_fifo_stall_in[0];
    assign coalesced_delay_0_fifo_valid_out[0] = coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_0_fifo_stall_out[0] = coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(65),
        .IMPL("ram")
    ) thecoalesced_delay_0_fifo (
        .valid_in(coalesced_delay_0_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_0_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_0_q),
        .valid_out(coalesced_delay_0_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_0_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_0_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo(STALLFIFO,1090)
    assign redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V11;
    assign redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_in = SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_backStall;
    assign redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_data_in = bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_b;
    assign redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_in_bitsignaltemp = redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_in[0];
    assign redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_in_bitsignaltemp = redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_in[0];
    assign redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_out[0] = redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_out_bitsignaltemp;
    assign redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_out[0] = redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(36),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo (
        .valid_in(redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_in_bitsignaltemp),
        .stall_in(redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_b),
        .valid_out(redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_out_bitsignaltemp),
        .stall_out(redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_out_bitsignaltemp),
        .data_out(redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21(BLACKBOX,151)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_106@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_reduA000000Z06_ff_rgb24toyv12_c0 thei_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21 (
        .in_data_in(bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_e),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_b),
        .in_feedback_in_106(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_feedback_out_106),
        .in_feedback_valid_in_106(i_llvm_fpga_push_i1_reduction_ff_rgb24toyv12_c_2339_push106_ff_rgb24toyv12_c22_out_feedback_valid_out_106),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V10),
        .out_data_out(i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out),
        .out_feedback_stall_out_106(i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_feedback_stall_out_106),
        .out_stall_out(i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56(BLACKBOX,146)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_105@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_0 thei_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56 (
        .in_data_in(bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_d),
        .in_dir(bubble_select_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_b),
        .in_feedback_in_105(i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_feedback_out_105),
        .in_feedback_valid_in_105(i_llvm_fpga_push_i1_memdep_phi202_pop36338_push105_ff_rgb24toyv12_c57_out_feedback_valid_out_105),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_backStall),
        .in_valid_in(SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V9),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out),
        .out_feedback_stall_out_105(i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_feedback_stall_out_105),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg(STALLFIFO,2578)
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V8;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(111),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg(STALLFIFO,2577)
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V7;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(138),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg(STALLFIFO,2576)
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V6;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(138),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg(STALLFIFO,2575)
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V5;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(138),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg(STALLFIFO,2574)
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V4;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(43),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg(STALLFIFO,2573)
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V3;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(70),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg(STALLFIFO,2572)
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V2;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(70),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg(STALLFIFO,2570)
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V0;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(138),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_stall_entry(BITJOIN,1310)
    assign bubble_join_stall_entry_q = {in_unnamed_ff_rgb24toyv12_c62, in_reduction_ff_rgb24toyv12_c_53389, in_reduction_ff_rgb24toyv12_c_2375, in_pop57400, in_notcmp292305_pop58402, in_memdep_phi202_pop36337_pop82373, in_memdep_phi155_pop31331_pop77371, in_memdep_phi147_pop30329_pop76387, in_memdep_phi140_pop29327_pop75385, in_memdep_phi133_pop28325_pop74383, in_memdep_phi126_pop27323_pop73381, in_forked255, in_add_ptr73307_pop59404, in_add_ptr309_pop60406};

    // bubble_select_stall_entry(BITSELECT,1311)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[63:0]);
    assign bubble_select_stall_entry_c = $unsigned(bubble_join_stall_entry_q[127:64]);
    assign bubble_select_stall_entry_d = $unsigned(bubble_join_stall_entry_q[128:128]);
    assign bubble_select_stall_entry_e = $unsigned(bubble_join_stall_entry_q[129:129]);
    assign bubble_select_stall_entry_f = $unsigned(bubble_join_stall_entry_q[130:130]);
    assign bubble_select_stall_entry_g = $unsigned(bubble_join_stall_entry_q[131:131]);
    assign bubble_select_stall_entry_h = $unsigned(bubble_join_stall_entry_q[132:132]);
    assign bubble_select_stall_entry_i = $unsigned(bubble_join_stall_entry_q[133:133]);
    assign bubble_select_stall_entry_j = $unsigned(bubble_join_stall_entry_q[134:134]);
    assign bubble_select_stall_entry_k = $unsigned(bubble_join_stall_entry_q[135:135]);
    assign bubble_select_stall_entry_l = $unsigned(bubble_join_stall_entry_q[136:136]);
    assign bubble_select_stall_entry_m = $unsigned(bubble_join_stall_entry_q[137:137]);
    assign bubble_select_stall_entry_n = $unsigned(bubble_join_stall_entry_q[138:138]);
    assign bubble_select_stall_entry_o = $unsigned(bubble_join_stall_entry_q[139:139]);

    // SE_stall_entry(STALLENABLE,1718)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // ff_rgb24toyv12_c_B5_merge_reg_aunroll_x(BLACKBOX,446)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    // out out_data_out_1_tpl@1
    // out out_data_out_2_tpl@1
    // out out_data_out_3_tpl@1
    // out out_data_out_4_tpl@1
    // out out_data_out_5_tpl@1
    // out out_data_out_6_tpl@1
    // out out_data_out_7_tpl@1
    // out out_data_out_8_tpl@1
    // out out_data_out_9_tpl@1
    // out out_data_out_10_tpl@1
    // out out_data_out_11_tpl@1
    // out out_data_out_12_tpl@1
    // out out_data_out_13_tpl@1
    ff_rgb24toyv12_c_B5_merge_reg theff_rgb24toyv12_c_B5_merge_reg_aunroll_x (
        .in_stall_in(SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_d),
        .in_data_in_1_tpl(bubble_select_stall_entry_i),
        .in_data_in_2_tpl(bubble_select_stall_entry_j),
        .in_data_in_3_tpl(bubble_select_stall_entry_m),
        .in_data_in_4_tpl(bubble_select_stall_entry_e),
        .in_data_in_5_tpl(bubble_select_stall_entry_f),
        .in_data_in_6_tpl(bubble_select_stall_entry_g),
        .in_data_in_7_tpl(bubble_select_stall_entry_h),
        .in_data_in_8_tpl(bubble_select_stall_entry_n),
        .in_data_in_9_tpl(bubble_select_stall_entry_l),
        .in_data_in_10_tpl(bubble_select_stall_entry_k),
        .in_data_in_11_tpl(bubble_select_stall_entry_c),
        .in_data_in_12_tpl(bubble_select_stall_entry_b),
        .in_data_in_13_tpl(bubble_select_stall_entry_o),
        .out_stall_out(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl),
        .out_data_out_1_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_1_tpl),
        .out_data_out_2_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_2_tpl),
        .out_data_out_3_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_3_tpl),
        .out_data_out_4_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_4_tpl),
        .out_data_out_5_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_5_tpl),
        .out_data_out_6_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_6_tpl),
        .out_data_out_7_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_7_tpl),
        .out_data_out_8_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_8_tpl),
        .out_data_out_9_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_9_tpl),
        .out_data_out_10_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_10_tpl),
        .out_data_out_11_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_11_tpl),
        .out_data_out_12_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_12_tpl),
        .out_data_out_13_tpl(ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_13_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x(STALLENABLE,1740)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg5 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg6 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg7 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg8 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg9 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg10 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg11 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg12 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg13 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg14 <= '0;
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg15 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg0 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg1 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg2 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg3 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg4 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg5 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg5;
            // Successor 6
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg6 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg6;
            // Successor 7
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg7 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg7;
            // Successor 8
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg8 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg8;
            // Successor 9
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg9 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg9;
            // Successor 10
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg10 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg10;
            // Successor 11
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg11 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg11;
            // Successor 12
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg12 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg12;
            // Successor 13
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg13 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg13;
            // Successor 14
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg14 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg14;
            // Successor 15
            SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg15 <= SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg15;
        end
    end
    // Input Stall processing
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg0;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg1;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg2;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed3 = (~ (bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_4_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg3;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed4 = (~ (bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_5_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg4;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed5 = (~ (bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_6_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg5;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed6 = (~ (bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_7_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg6;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed7 = (~ (bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_8_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg7;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed8 = (~ (bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_9_reg_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg8;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed9 = (~ (i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg9;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed10 = (~ (i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg10;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed11 = (~ (redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg11;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed12 = (~ (coalesced_delay_0_fifo_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg12;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed13 = (~ (coalesced_delay_1_fifo_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg13;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed14 = (~ (coalesced_delay_2_fifo_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg14;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed15 = (~ (coalesced_delay_3_fifo_stall_out) & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid) | SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg15;
    // Consuming
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_backStall & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg0 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed0;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg1 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed1;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg2 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed2;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg3 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed3;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg4 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed4;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg5 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed5;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg6 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed6;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg7 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed7;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg8 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed8;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg9 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed9;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg10 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed10;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg11 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed11;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg12 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed12;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg13 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed13;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg14 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed14;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_toReg15 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_StallValid & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed15;
    // Backward Stall generation
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or0 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed0;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or1 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed1 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or0;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or2 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed2 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or1;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or3 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed3 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or2;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or4 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed4 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or3;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or5 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed5 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or4;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or6 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed6 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or5;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or7 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed7 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or6;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or8 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed8 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or7;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or9 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed9 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or8;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or10 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed10 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or9;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or11 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed11 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or10;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or12 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed12 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or11;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or13 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed13 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or12;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or14 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed14 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or13;
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireStall = ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_consumed15 & SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_or14);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_backStall = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V0 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg0);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V1 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg1);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V2 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg2);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V3 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg3);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V4 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg4);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V5 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg5);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V6 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg6);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V7 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg7);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V8 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg8);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V9 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg9);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V10 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg10);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V11 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg11);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V12 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg12);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V13 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg13);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V14 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg14);
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V15 = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid & ~ (SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_fromReg15);
    // Computing multiple Valid(s)
    assign SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_wireValid = ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_valid_out;

    // bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg(STALLFIFO,2571)
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_in = SE_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_V1;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(70),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2(STALLENABLE,2328)
    // Valid signal propagation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_out_stall_out | ~ (SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_wireValid = bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_reg_valid_out;

    // SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39(STALLENABLE,1534)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_V0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_backStall = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backStall | ~ (SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_wireValid = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39(BLACKBOX,112)@70
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    ff_rgb24toyv12_c_i_llvm_fpga_ffwd_dest_iA000000Z64_ff_rgb24toyv12_c0 thei_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39 (
        .in_intel_reserved_ffwd_2_0(in_intel_reserved_ffwd_2_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_backStall),
        .in_valid_in(SE_out_bubble_out_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_2_V0),
        .out_dest_data_out_2_0(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_out_dest_data_out_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39(BITJOIN,1166)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_q = i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_out_dest_data_out_2_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39(BITSELECT,1167)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_q[31:0]);

    // i_mul95_ff_rgb24toyv12_c40_bs2_merged_bit_select(BITSELECT,987)@70
    assign i_mul95_ff_rgb24toyv12_c40_bs2_merged_bit_select_b = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_b[31:18];
    assign i_mul95_ff_rgb24toyv12_c40_bs2_merged_bit_select_c = bubble_select_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_b[17:0];

    // i_mul95_ff_rgb24toyv12_c40_bs1(BITSELECT,657)@70
    assign i_mul95_ff_rgb24toyv12_c40_bs1_b = bubble_select_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_b[31:18];

    // i_mul95_ff_rgb24toyv12_c40_im0_cma(CHAINMULTADD,967)@70 + 3
    assign i_mul95_ff_rgb24toyv12_c40_im0_cma_reset = ~ (resetn);
    assign i_mul95_ff_rgb24toyv12_c40_im0_cma_ena0 = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN[0];
    assign i_mul95_ff_rgb24toyv12_c40_im0_cma_ena1 = i_mul95_ff_rgb24toyv12_c40_im0_cma_ena0;
    assign i_mul95_ff_rgb24toyv12_c40_im0_cma_ena2 = i_mul95_ff_rgb24toyv12_c40_im0_cma_ena0;

    assign i_mul95_ff_rgb24toyv12_c40_im0_cma_a0 = i_mul95_ff_rgb24toyv12_c40_bs1_b;
    assign i_mul95_ff_rgb24toyv12_c40_im0_cma_c0 = i_mul95_ff_rgb24toyv12_c40_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .ax_clock("0"),
        .ax_width(14),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_mul95_ff_rgb24toyv12_c40_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul95_ff_rgb24toyv12_c40_im0_cma_ena2, i_mul95_ff_rgb24toyv12_c40_im0_cma_ena1, i_mul95_ff_rgb24toyv12_c40_im0_cma_ena0 }),
        .aclr({ i_mul95_ff_rgb24toyv12_c40_im0_cma_reset, i_mul95_ff_rgb24toyv12_c40_im0_cma_reset }),
        .ay(i_mul95_ff_rgb24toyv12_c40_im0_cma_a0),
        .ax(i_mul95_ff_rgb24toyv12_c40_im0_cma_c0),
        .resulta(i_mul95_ff_rgb24toyv12_c40_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul95_ff_rgb24toyv12_c40_im0_cma_delay ( .xin(i_mul95_ff_rgb24toyv12_c40_im0_cma_s0), .xout(i_mul95_ff_rgb24toyv12_c40_im0_cma_qq), .ena(SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul95_ff_rgb24toyv12_c40_im0_cma_q = $unsigned(i_mul95_ff_rgb24toyv12_c40_im0_cma_qq[27:0]);

    // bubble_join_i_mul95_ff_rgb24toyv12_c40_im0_cma(BITJOIN,1344)
    assign bubble_join_i_mul95_ff_rgb24toyv12_c40_im0_cma_q = i_mul95_ff_rgb24toyv12_c40_im0_cma_q;

    // SE_i_mul95_ff_rgb24toyv12_c40_im0_cma(STALLENABLE,1956)
    // Valid signal propagation
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_V0 = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_0;
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_V1 = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_1;
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_V2 = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_2;
    // Stall signal propagation
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_0 = bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_out & SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_0;
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_1 = bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_out & SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_1;
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_2 = bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_out & SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_2;
    // Backward Enable generation
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_or0 = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_0;
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_or1 = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_1 | SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_or0;
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN = ~ (SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_2 | SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_and0 = SE_out_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_V0 & SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN;
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_v_s_0 = SE_out_i_llvm_fpga_ffwd_dest_i32_unnamed_ff_rgb24toyv12_c64_ff_rgb24toyv12_c39_V0 & SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_and0;
    // Backward Stall generation
    assign SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backStall = ~ (SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_s_0 <= 1'b0;
            SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_s_1 <= 1'b0;
            SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_0 <= 1'b0;
            SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_1 <= 1'b0;
            SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_s_0 <= SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_v_s_0;
            end

            if (SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN == 1'b1)
            begin
                SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_s_1 <= SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_s_0;
            end

            if (SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_0 <= SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_0 & SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_0;
            end
            else
            begin
                SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_0 <= SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_s_1;
            end

            if (SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_1 <= SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_1 & SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_1;
            end
            else
            begin
                SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_1 <= SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_s_1;
            end

            if (SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN == 1'b0)
            begin
                SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_2 <= SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_2 & SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_s_tv_2;
            end
            else
            begin
                SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_v_2 <= SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_R_s_1;
            end

        end
    end

    // bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg(STALLFIFO,2585)
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_in = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_V0;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_in = SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_backStall;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_data_in = bubble_join_i_mul95_ff_rgb24toyv12_c40_im0_cma_q;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_out[0] = bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_out[0] = bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(28),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg (
        .valid_in(bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul95_ff_rgb24toyv12_c40_im0_cma_q),
        .valid_out(bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul95_ff_rgb24toyv12_c40_bs4(BITSELECT,660)@70
    assign i_mul95_ff_rgb24toyv12_c40_bs4_in = bubble_select_i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_b[17:0];
    assign i_mul95_ff_rgb24toyv12_c40_bs4_b = i_mul95_ff_rgb24toyv12_c40_bs4_in[17:0];

    // i_mul95_ff_rgb24toyv12_c40_im8_cma(CHAINMULTADD,968)@70 + 3
    assign i_mul95_ff_rgb24toyv12_c40_im8_cma_reset = ~ (resetn);
    assign i_mul95_ff_rgb24toyv12_c40_im8_cma_ena0 = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN[0];
    assign i_mul95_ff_rgb24toyv12_c40_im8_cma_ena1 = i_mul95_ff_rgb24toyv12_c40_im8_cma_ena0;
    assign i_mul95_ff_rgb24toyv12_c40_im8_cma_ena2 = i_mul95_ff_rgb24toyv12_c40_im8_cma_ena0;

    assign i_mul95_ff_rgb24toyv12_c40_im8_cma_a0 = i_mul95_ff_rgb24toyv12_c40_bs4_b;
    assign i_mul95_ff_rgb24toyv12_c40_im8_cma_c0 = i_mul95_ff_rgb24toyv12_c40_bs2_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_mul95_ff_rgb24toyv12_c40_im8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul95_ff_rgb24toyv12_c40_im8_cma_ena2, i_mul95_ff_rgb24toyv12_c40_im8_cma_ena1, i_mul95_ff_rgb24toyv12_c40_im8_cma_ena0 }),
        .aclr({ i_mul95_ff_rgb24toyv12_c40_im8_cma_reset, i_mul95_ff_rgb24toyv12_c40_im8_cma_reset }),
        .ay(i_mul95_ff_rgb24toyv12_c40_im8_cma_a0),
        .ax(i_mul95_ff_rgb24toyv12_c40_im8_cma_c0),
        .resulta(i_mul95_ff_rgb24toyv12_c40_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul95_ff_rgb24toyv12_c40_im8_cma_delay ( .xin(i_mul95_ff_rgb24toyv12_c40_im8_cma_s0), .xout(i_mul95_ff_rgb24toyv12_c40_im8_cma_qq), .ena(SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul95_ff_rgb24toyv12_c40_im8_cma_q = $unsigned(i_mul95_ff_rgb24toyv12_c40_im8_cma_qq[35:0]);

    // bubble_join_i_mul95_ff_rgb24toyv12_c40_im8_cma(BITJOIN,1347)
    assign bubble_join_i_mul95_ff_rgb24toyv12_c40_im8_cma_q = i_mul95_ff_rgb24toyv12_c40_im8_cma_q;

    // bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg(STALLFIFO,2586)
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_in = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_V1;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_in = SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_backStall;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_data_in = bubble_join_i_mul95_ff_rgb24toyv12_c40_im8_cma_q;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_out[0] = bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_out[0] = bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(36),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg (
        .valid_in(bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul95_ff_rgb24toyv12_c40_im8_cma_q),
        .valid_out(bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul95_ff_rgb24toyv12_c40_ma3_cma(CHAINMULTADD,976)@70 + 3
    assign i_mul95_ff_rgb24toyv12_c40_ma3_cma_reset = ~ (resetn);
    assign i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena0 = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN[0];
    assign i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena1 = i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena0;
    assign i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena2 = i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena0;

    assign i_mul95_ff_rgb24toyv12_c40_ma3_cma_a0 = i_mul95_ff_rgb24toyv12_c40_bs1_b;
    assign i_mul95_ff_rgb24toyv12_c40_ma3_cma_c0 = i_mul95_ff_rgb24toyv12_c40_bs2_merged_bit_select_c;
    assign i_mul95_ff_rgb24toyv12_c40_ma3_cma_a1 = i_mul95_ff_rgb24toyv12_c40_bs2_merged_bit_select_b;
    assign i_mul95_ff_rgb24toyv12_c40_ma3_cma_c1 = i_mul95_ff_rgb24toyv12_c40_bs4_b;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(14),
        .by_clock("0"),
        .by_width(14),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(33)
    ) i_mul95_ff_rgb24toyv12_c40_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena2, i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena1, i_mul95_ff_rgb24toyv12_c40_ma3_cma_ena0 }),
        .aclr({ i_mul95_ff_rgb24toyv12_c40_ma3_cma_reset, i_mul95_ff_rgb24toyv12_c40_ma3_cma_reset }),
        .ay(i_mul95_ff_rgb24toyv12_c40_ma3_cma_a1),
        .by(i_mul95_ff_rgb24toyv12_c40_ma3_cma_a0),
        .ax(i_mul95_ff_rgb24toyv12_c40_ma3_cma_c1),
        .bx(i_mul95_ff_rgb24toyv12_c40_ma3_cma_c0),
        .resulta(i_mul95_ff_rgb24toyv12_c40_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(33), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul95_ff_rgb24toyv12_c40_ma3_cma_delay ( .xin(i_mul95_ff_rgb24toyv12_c40_ma3_cma_s0), .xout(i_mul95_ff_rgb24toyv12_c40_ma3_cma_qq), .ena(SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_backEN[0]), .clk(clock), .aclr(resetn) );
    assign i_mul95_ff_rgb24toyv12_c40_ma3_cma_q = $unsigned(i_mul95_ff_rgb24toyv12_c40_ma3_cma_qq[32:0]);

    // bubble_join_i_mul95_ff_rgb24toyv12_c40_ma3_cma(BITJOIN,1371)
    assign bubble_join_i_mul95_ff_rgb24toyv12_c40_ma3_cma_q = i_mul95_ff_rgb24toyv12_c40_ma3_cma_q;

    // bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg(STALLFIFO,2594)
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_in = SE_i_mul95_ff_rgb24toyv12_c40_im0_cma_V2;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_in = SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_backStall;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_data_in = bubble_join_i_mul95_ff_rgb24toyv12_c40_ma3_cma_q;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_in_bitsignaltemp = bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_in[0];
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_in_bitsignaltemp = bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_in[0];
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_out[0] = bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_out[0] = bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(33),
        .IMPL("zl_reg")
    ) thebubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg (
        .valid_in(bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_in_bitsignaltemp),
        .data_in(bubble_join_i_mul95_ff_rgb24toyv12_c40_ma3_cma_q),
        .valid_out(bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_stall_out_bitsignaltemp),
        .data_out(bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data(STALLENABLE,2404)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_V0 = SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_backStall = SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_backStall | ~ (SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_and0 = bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_and1 = bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_wireValid = bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_and1;

    // SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0(STALLENABLE,2023)
    // Valid signal propagation
    assign SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_V0 = SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_backStall & SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_backEN = ~ (SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_v_s_0 = SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_backEN & SE_out_bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_backStall = ~ (SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_R_v_0 <= SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_R_v_0 & SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_R_v_0 <= SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45(STALLENABLE,1690)
    // Valid signal propagation
    assign SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_V0 = SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_backStall = SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_backStall | ~ (SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_and0 = SE_coalesced_delay_4_0_V0;
    assign SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_wireValid = SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_V0 & SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_and0;

    // SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data(STALLENABLE,2412)
    // Valid signal propagation
    assign SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_V0 = SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_backStall = SE_coalesced_delay_4_0_backStall | ~ (SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and0 = bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_valid_out;
    assign SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and1 = bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and0;
    assign SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and2 = bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and1;
    assign SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and3 = bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_valid_out & SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and2;
    assign SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and4 = bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_valid_out & SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and3;
    assign SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_wireValid = bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_valid_out & SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_and4;

    // SE_coalesced_delay_4_0(STALLENABLE,2117)
    // Valid signal propagation
    assign SE_coalesced_delay_4_0_V0 = SE_coalesced_delay_4_0_R_v_0;
    // Stall signal propagation
    assign SE_coalesced_delay_4_0_s_tv_0 = SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_backStall & SE_coalesced_delay_4_0_R_v_0;
    // Backward Enable generation
    assign SE_coalesced_delay_4_0_backEN = ~ (SE_coalesced_delay_4_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_coalesced_delay_4_0_v_s_0 = SE_coalesced_delay_4_0_backEN & SE_out_bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_V0;
    // Backward Stall generation
    assign SE_coalesced_delay_4_0_backStall = ~ (SE_coalesced_delay_4_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_coalesced_delay_4_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_coalesced_delay_4_0_backEN == 1'b0)
            begin
                SE_coalesced_delay_4_0_R_v_0 <= SE_coalesced_delay_4_0_R_v_0 & SE_coalesced_delay_4_0_s_tv_0;
            end
            else
            begin
                SE_coalesced_delay_4_0_R_v_0 <= SE_coalesced_delay_4_0_v_s_0;
            end

        end
    end

    // bubble_select_i_mul96_ff_rgb24toyv12_c42_ma3_cma(BITSELECT,1375)
    assign bubble_select_i_mul96_ff_rgb24toyv12_c42_ma3_cma_b = $unsigned(bubble_out_i_mul96_ff_rgb24toyv12_c42_ma3_cma_data_reg_data_out[32:0]);

    // i_mul96_ff_rgb24toyv12_c42_sums_align_1(BITSHIFT,683)@73
    assign i_mul96_ff_rgb24toyv12_c42_sums_align_1_qint = { bubble_select_i_mul96_ff_rgb24toyv12_c42_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul96_ff_rgb24toyv12_c42_sums_align_1_q = i_mul96_ff_rgb24toyv12_c42_sums_align_1_qint[50:0];

    // bubble_select_i_mul96_ff_rgb24toyv12_c42_im0_cma(BITSELECT,1351)
    assign bubble_select_i_mul96_ff_rgb24toyv12_c42_im0_cma_b = $unsigned(bubble_out_i_mul96_ff_rgb24toyv12_c42_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul96_ff_rgb24toyv12_c42_im8_cma(BITSELECT,1354)
    assign bubble_select_i_mul96_ff_rgb24toyv12_c42_im8_cma_b = $unsigned(bubble_out_i_mul96_ff_rgb24toyv12_c42_im8_cma_data_reg_data_out[35:0]);

    // i_mul96_ff_rgb24toyv12_c42_sums_join_0(BITJOIN,682)@73
    assign i_mul96_ff_rgb24toyv12_c42_sums_join_0_q = {bubble_select_i_mul96_ff_rgb24toyv12_c42_im0_cma_b, bubble_select_i_mul96_ff_rgb24toyv12_c42_im8_cma_b};

    // i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0(ADD,685)@73
    assign i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_a = {1'b0, i_mul96_ff_rgb24toyv12_c42_sums_join_0_q};
    assign i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_b = {14'b00000000000000, i_mul96_ff_rgb24toyv12_c42_sums_align_1_q};
    assign i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_o = $unsigned(i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_a) + $unsigned(i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_b);
    assign i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_q = i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul96_ff_rgb24toyv12_c42_sel_x(BITSELECT,417)@73
    assign bgTrunc_i_mul96_ff_rgb24toyv12_c42_sel_x_in = i_mul96_ff_rgb24toyv12_c42_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul96_ff_rgb24toyv12_c42_sel_x_b = bgTrunc_i_mul96_ff_rgb24toyv12_c42_sel_x_in[31:0];

    // bubble_select_i_mul98_ff_rgb24toyv12_c44_ma3_cma(BITSELECT,1378)
    assign bubble_select_i_mul98_ff_rgb24toyv12_c44_ma3_cma_b = $unsigned(bubble_out_i_mul98_ff_rgb24toyv12_c44_ma3_cma_data_reg_data_out[32:0]);

    // i_mul98_ff_rgb24toyv12_c44_sums_align_1(BITSHIFT,698)@73
    assign i_mul98_ff_rgb24toyv12_c44_sums_align_1_qint = { bubble_select_i_mul98_ff_rgb24toyv12_c44_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul98_ff_rgb24toyv12_c44_sums_align_1_q = i_mul98_ff_rgb24toyv12_c44_sums_align_1_qint[50:0];

    // bubble_select_i_mul98_ff_rgb24toyv12_c44_im0_cma(BITSELECT,1357)
    assign bubble_select_i_mul98_ff_rgb24toyv12_c44_im0_cma_b = $unsigned(bubble_out_i_mul98_ff_rgb24toyv12_c44_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul98_ff_rgb24toyv12_c44_im8_cma(BITSELECT,1360)
    assign bubble_select_i_mul98_ff_rgb24toyv12_c44_im8_cma_b = $unsigned(bubble_out_i_mul98_ff_rgb24toyv12_c44_im8_cma_data_reg_data_out[35:0]);

    // i_mul98_ff_rgb24toyv12_c44_sums_join_0(BITJOIN,697)@73
    assign i_mul98_ff_rgb24toyv12_c44_sums_join_0_q = {bubble_select_i_mul98_ff_rgb24toyv12_c44_im0_cma_b, bubble_select_i_mul98_ff_rgb24toyv12_c44_im8_cma_b};

    // i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0(ADD,700)@73
    assign i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_a = {1'b0, i_mul98_ff_rgb24toyv12_c44_sums_join_0_q};
    assign i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_b = {14'b00000000000000, i_mul98_ff_rgb24toyv12_c44_sums_align_1_q};
    assign i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_o = $unsigned(i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_a) + $unsigned(i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_b);
    assign i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_q = i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul98_ff_rgb24toyv12_c44_sel_x(BITSELECT,418)@73
    assign bgTrunc_i_mul98_ff_rgb24toyv12_c44_sel_x_in = i_mul98_ff_rgb24toyv12_c44_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul98_ff_rgb24toyv12_c44_sel_x_b = bgTrunc_i_mul98_ff_rgb24toyv12_c44_sel_x_in[31:0];

    // join_for_coalesced_delay_4(BITJOIN,1075)
    assign join_for_coalesced_delay_4_q = {bgTrunc_i_mul96_ff_rgb24toyv12_c42_sel_x_b, bgTrunc_i_mul98_ff_rgb24toyv12_c44_sel_x_b};

    // coalesced_delay_4_0(REG,1163)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            coalesced_delay_4_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_coalesced_delay_4_0_backEN == 1'b1)
        begin
            coalesced_delay_4_0_q <= $unsigned(join_for_coalesced_delay_4_q);
        end
    end

    // sel_for_coalesced_delay_4(BITSELECT,1076)
    assign sel_for_coalesced_delay_4_b = $unsigned(coalesced_delay_4_0_q[31:0]);
    assign sel_for_coalesced_delay_4_c = $unsigned(coalesced_delay_4_0_q[63:32]);

    // i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45(ADD,210)@74
    assign i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_a = {1'b0, sel_for_coalesced_delay_4_c};
    assign i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_b = {1'b0, sel_for_coalesced_delay_4_b};
    assign i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_o = $unsigned(i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_b);
    assign i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_q = i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_sel_x(BITSELECT,419)@74
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_sel_x_b = i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_q[31:0];

    // bubble_select_i_mul95_ff_rgb24toyv12_c40_ma3_cma(BITSELECT,1372)
    assign bubble_select_i_mul95_ff_rgb24toyv12_c40_ma3_cma_b = $unsigned(bubble_out_i_mul95_ff_rgb24toyv12_c40_ma3_cma_data_reg_data_out[32:0]);

    // i_mul95_ff_rgb24toyv12_c40_sums_align_1(BITSHIFT,668)@73
    assign i_mul95_ff_rgb24toyv12_c40_sums_align_1_qint = { bubble_select_i_mul95_ff_rgb24toyv12_c40_ma3_cma_b, 18'b000000000000000000 };
    assign i_mul95_ff_rgb24toyv12_c40_sums_align_1_q = i_mul95_ff_rgb24toyv12_c40_sums_align_1_qint[50:0];

    // bubble_select_i_mul95_ff_rgb24toyv12_c40_im0_cma(BITSELECT,1345)
    assign bubble_select_i_mul95_ff_rgb24toyv12_c40_im0_cma_b = $unsigned(bubble_out_i_mul95_ff_rgb24toyv12_c40_im0_cma_data_reg_data_out[27:0]);

    // bubble_select_i_mul95_ff_rgb24toyv12_c40_im8_cma(BITSELECT,1348)
    assign bubble_select_i_mul95_ff_rgb24toyv12_c40_im8_cma_b = $unsigned(bubble_out_i_mul95_ff_rgb24toyv12_c40_im8_cma_data_reg_data_out[35:0]);

    // i_mul95_ff_rgb24toyv12_c40_sums_join_0(BITJOIN,667)@73
    assign i_mul95_ff_rgb24toyv12_c40_sums_join_0_q = {bubble_select_i_mul95_ff_rgb24toyv12_c40_im0_cma_b, bubble_select_i_mul95_ff_rgb24toyv12_c40_im8_cma_b};

    // i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0(ADD,670)@73
    assign i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_a = {1'b0, i_mul95_ff_rgb24toyv12_c40_sums_join_0_q};
    assign i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_b = {14'b00000000000000, i_mul95_ff_rgb24toyv12_c40_sums_align_1_q};
    assign i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_o = $unsigned(i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_a) + $unsigned(i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_b);
    assign i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_q = i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_o[64:0];

    // bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x(BITSELECT,416)@73
    assign bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_in = i_mul95_ff_rgb24toyv12_c40_sums_result_add_0_0_q[63:0];
    assign bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b = bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_in[31:0];

    // redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0(REG,1098)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b);
        end
    end

    // i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46(ADD,211)@74
    assign i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_a = {1'b0, redist27_bgTrunc_i_mul95_ff_rgb24toyv12_c40_sel_x_b_1_0_q};
    assign i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_b = {1'b0, bgTrunc_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_sel_x_b};
    assign i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_o = $unsigned(i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_a) + $unsigned(i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_b);
    assign i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_q = i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_o[32:0];

    // bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x(BITSELECT,420)@74
    assign bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b = i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_q[31:0];

    // redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0(REG,1097)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b);
        end
    end

    // rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x(MUX,865)@75
    assign rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid865_i_shr100_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b;
    always @(rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_s or redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_q or rightShiftStage0Idx1_uid858_i_shr100_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx2_uid861_i_shr100_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage0Idx3_uid864_i_shr100_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q = redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_q;
            2'b01 : rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx1_uid858_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx2_uid861_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0Idx3_uid864_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x(MUX,876)@75
    assign rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid865_i_shr100_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c;
    always @(rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_s or rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx1_uid869_i_shr100_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx2_uid872_i_shr100_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage1Idx3_uid875_i_shr100_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_s)
            2'b00 : rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage0_uid866_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
            2'b01 : rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx1_uid869_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
            2'b10 : rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx2_uid872_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
            2'b11 : rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1Idx3_uid875_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // bubble_join_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48(BITJOIN,1203)
    assign bubble_join_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_q = i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48(BITSELECT,1204)
    assign bubble_select_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_q[31:0]);

    // i_shr100_ff_rgb24toyv12_c0_shift_narrow_x(BITSELECT,550)@75
    assign i_shr100_ff_rgb24toyv12_c0_shift_narrow_x_b = bubble_select_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_b[4:0];

    // rightShiftStageSel0Dto0_uid865_i_shr100_ff_rgb24toyv12_c0_shift_x_merged_bit_select(BITSELECT,993)@75
    assign rightShiftStageSel0Dto0_uid865_i_shr100_ff_rgb24toyv12_c0_shift_x_merged_bit_select_b = i_shr100_ff_rgb24toyv12_c0_shift_narrow_x_b[1:0];
    assign rightShiftStageSel0Dto0_uid865_i_shr100_ff_rgb24toyv12_c0_shift_x_merged_bit_select_c = i_shr100_ff_rgb24toyv12_c0_shift_narrow_x_b[3:2];
    assign rightShiftStageSel0Dto0_uid865_i_shr100_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d = i_shr100_ff_rgb24toyv12_c0_shift_narrow_x_b[4:4];

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // rightShiftStage2_uid882_i_shr100_ff_rgb24toyv12_c0_shift_x(MUX,881)@75
    assign rightShiftStage2_uid882_i_shr100_ff_rgb24toyv12_c0_shift_x_s = rightShiftStageSel0Dto0_uid865_i_shr100_ff_rgb24toyv12_c0_shift_x_merged_bit_select_d;
    always @(rightShiftStage2_uid882_i_shr100_ff_rgb24toyv12_c0_shift_x_s or rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_q or rightShiftStage2Idx1_uid880_i_shr100_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (rightShiftStage2_uid882_i_shr100_ff_rgb24toyv12_c0_shift_x_s)
            1'b0 : rightShiftStage2_uid882_i_shr100_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage1_uid877_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
            1'b1 : rightShiftStage2_uid882_i_shr100_ff_rgb24toyv12_c0_shift_x_q = rightShiftStage2Idx1_uid880_i_shr100_ff_rgb24toyv12_c0_shift_x_q;
            default : rightShiftStage2_uid882_i_shr100_ff_rgb24toyv12_c0_shift_x_q = 32'b0;
        endcase
    end

    // i_add101_ff_rgb24toyv12_c51(ADD,37)@75
    assign i_add101_ff_rgb24toyv12_c51_a = {1'b0, rightShiftStage2_uid882_i_shr100_ff_rgb24toyv12_c0_shift_x_q};
    assign i_add101_ff_rgb24toyv12_c51_b = {1'b0, c_i32_16162_q};
    assign i_add101_ff_rgb24toyv12_c51_o = $unsigned(i_add101_ff_rgb24toyv12_c51_a) + $unsigned(i_add101_ff_rgb24toyv12_c51_b);
    assign i_add101_ff_rgb24toyv12_c51_q = i_add101_ff_rgb24toyv12_c51_o[32:0];

    // bgTrunc_i_add101_ff_rgb24toyv12_c51_sel_x(BITSELECT,404)@75
    assign bgTrunc_i_add101_ff_rgb24toyv12_c51_sel_x_b = i_add101_ff_rgb24toyv12_c51_q[31:0];

    // SE_out_i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71(STALLENABLE,1646)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_wireValid = i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_valid_out;

    // bubble_join_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo(BITJOIN,1467)
    assign bubble_join_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_q = redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_data_out;

    // bubble_select_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo(BITSELECT,1468)
    assign bubble_select_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_b = $unsigned(bubble_join_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71(BLACKBOX,168)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_89@20000000
    // out out_feedback_valid_out_89@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi167_push89_0 thei_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71 (
        .in_data_in(bubble_select_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_b),
        .in_feedback_stall_in_89(i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_feedback_stall_out_89),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_backStall),
        .in_valid_in(SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_V0),
        .out_data_out(),
        .out_feedback_out_89(i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_feedback_out_89),
        .out_feedback_valid_out_89(i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_feedback_valid_out_89),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo(STALLENABLE,2086)
    // Valid signal propagation
    assign SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_V0 = SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_stall_out | ~ (SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_and0 = redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_out;
    assign SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V9 & SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_and0;

    // redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo(STALLFIFO,1140)
    assign redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_in = SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_V1;
    assign redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_in = SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_backStall;
    assign redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_data_in = bubble_select_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_b;
    assign redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_in_bitsignaltemp = redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_in[0];
    assign redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_in_bitsignaltemp = redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_in[0];
    assign redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_out[0] = redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_out_bitsignaltemp;
    assign redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_out[0] = redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo (
        .valid_in(redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_b),
        .valid_out(redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70(STALLENABLE,1568)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_consumed0 = (~ (SE_out_redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_wireValid) | SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_consumed1 = (~ (redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_stall_out) & SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_wireValid) | SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_StallValid = SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_backStall & SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_toReg0 = SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_StallValid & SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_toReg1 = SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_StallValid & SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_or0 = SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_consumed1 & SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_backStall = SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_V0 = SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_V1 = SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_wireValid = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_valid;

    // bubble_join_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo(BITJOIN,1473)
    assign bubble_join_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_q = redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_data_out;

    // bubble_select_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo(BITSELECT,1474)
    assign bubble_select_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_b = $unsigned(bubble_join_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_181_ff_rgb24toyv12_c60(LOGICAL,212)@75
    assign i_reduction_ff_rgb24toyv12_c_181_ff_rgb24toyv12_c60_q = bubble_select_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_b | bubble_select_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61(BITJOIN,1259)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_q = i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61(BITSELECT,1260)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_182_ff_rgb24toyv12_c62(LOGICAL,213)@75
    assign i_reduction_ff_rgb24toyv12_c_182_ff_rgb24toyv12_c62_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_b | i_reduction_ff_rgb24toyv12_c_181_ff_rgb24toyv12_c60_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66(BITJOIN,1268)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_q = i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66(BITSELECT,1269)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_184_ff_rgb24toyv12_c67(LOGICAL,215)@75
    assign i_reduction_ff_rgb24toyv12_c_184_ff_rgb24toyv12_c67_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_b | i_reduction_ff_rgb24toyv12_c_182_ff_rgb24toyv12_c62_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64(BITJOIN,1265)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_q = i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64(BITSELECT,1266)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63(BITJOIN,1262)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_q = i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63(BITSELECT,1263)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_q[0:0]);

    // i_reduction_ff_rgb24toyv12_c_183_ff_rgb24toyv12_c65(LOGICAL,214)@75
    assign i_reduction_ff_rgb24toyv12_c_183_ff_rgb24toyv12_c65_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_b;

    // i_reduction_ff_rgb24toyv12_c_185_ff_rgb24toyv12_c68(LOGICAL,216)@75
    assign i_reduction_ff_rgb24toyv12_c_185_ff_rgb24toyv12_c68_q = i_reduction_ff_rgb24toyv12_c_183_ff_rgb24toyv12_c65_q | i_reduction_ff_rgb24toyv12_c_184_ff_rgb24toyv12_c67_q;

    // i_reduction_ff_rgb24toyv12_c_186_ff_rgb24toyv12_c69(LOGICAL,217)@75
    assign i_reduction_ff_rgb24toyv12_c_186_ff_rgb24toyv12_c69_q = bubble_select_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_b | i_reduction_ff_rgb24toyv12_c_185_ff_rgb24toyv12_c68_q;

    // i_idxprom103_ff_rgb24toyv12_c52_sel_x(BITSELECT,532)@75
    assign i_idxprom103_ff_rgb24toyv12_c52_sel_x_b = {32'b00000000000000000000000000000000, bubble_select_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_b[31:0]};

    // i_idxprom103_ff_rgb24toyv12_c52_vt_select_31(BITSELECT,75)@75
    assign i_idxprom103_ff_rgb24toyv12_c52_vt_select_31_b = i_idxprom103_ff_rgb24toyv12_c52_sel_x_b[31:1];

    // i_idxprom103_ff_rgb24toyv12_c52_vt_join(BITJOIN,74)@75
    assign i_idxprom103_ff_rgb24toyv12_c52_vt_join_q = {c_i32_0159_q, i_idxprom103_ff_rgb24toyv12_c52_vt_select_31_b, GND_q};

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select(BITSELECT,979)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b = i_idxprom103_ff_rgb24toyv12_c52_vt_join_q[63:54];
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c = i_idxprom103_ff_rgb24toyv12_c52_vt_join_q[53:36];
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d = i_idxprom103_ff_rgb24toyv12_c52_vt_join_q[35:18];
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e = i_idxprom103_ff_rgb24toyv12_c52_vt_join_q[17:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im0_shift0(BITSHIFT,929)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint = { i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_b, 2'b00 };
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im0_shift0_q = i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im0_shift0_qint[11:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_3(BITSHIFT,716)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint = { {1'b0, i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im0_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_3_q = i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_3_qint[27:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im6_shift0(BITSHIFT,931)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint = { i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_d, 2'b00 };
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im6_shift0_q = i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im6_shift0_qint[19:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_2(BITSHIFT,715)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint = { {1'b0, i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im6_shift0_q}, 18'b000000000000000000 };
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_2_q = i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_2_qint[38:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_join_4(BITJOIN,717)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_join_4_q = {i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_3_q, i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_2_q};

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im3_shift0(BITSHIFT,930)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint = { i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_c, 2'b00 };
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im3_shift0_q = i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im3_shift0_qint[19:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_0(BITSHIFT,713)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint = { {1'b0, i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im3_shift0_q}, 15'b000000000000000 };
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_0_q = i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_0_qint[35:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im9_shift0(BITSHIFT,932)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint = { i_arrayidx104_ff_rgb24toyv12_c0_mult_x_bs1_merged_bit_select_e, 2'b00 };
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im9_shift0_q = i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im9_shift0_qint[19:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_join_1(BITJOIN,714)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_join_1_q = {i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_align_0_q, {1'b0, i_arrayidx104_ff_rgb24toyv12_c0_mult_x_im9_shift0_q}};

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0(ADD,718)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a = {11'b00000000000, i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_join_1_q};
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b = {1'b0, i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_join_4_q};
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o = $unsigned(i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_a) + $unsigned(i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_b);
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q = i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_o[67:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_mult_extender_x(BITJOIN,453)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_mult_extender_x_q = {i_arrayidx104_ff_rgb24toyv12_c0_mult_multconst_x_q, i_arrayidx104_ff_rgb24toyv12_c0_mult_x_sums_result_add_0_0_q[66:0]};

    // i_arrayidx104_ff_rgb24toyv12_c0_trunc_sel_x(BITSELECT,455)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_trunc_sel_x_b = i_arrayidx104_ff_rgb24toyv12_c0_mult_extender_x_q[63:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_add_x(ADD,447)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_add_x_a = {1'b0, bubble_select_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_b};
    assign i_arrayidx104_ff_rgb24toyv12_c0_add_x_b = {1'b0, i_arrayidx104_ff_rgb24toyv12_c0_trunc_sel_x_b};
    assign i_arrayidx104_ff_rgb24toyv12_c0_add_x_o = $unsigned(i_arrayidx104_ff_rgb24toyv12_c0_add_x_a) + $unsigned(i_arrayidx104_ff_rgb24toyv12_c0_add_x_b);
    assign i_arrayidx104_ff_rgb24toyv12_c0_add_x_q = i_arrayidx104_ff_rgb24toyv12_c0_add_x_o[64:0];

    // i_arrayidx104_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x(BITSELECT,456)@75
    assign i_arrayidx104_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b = i_arrayidx104_ff_rgb24toyv12_c0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70(BLACKBOX,129)@75
    // in in_i_stall@20000000
    // out out_lsu_memdep_154_o_active@20000000
    // out out_memdep_154_ff_rgb24toyv12_c_avm_address@20000000
    // out out_memdep_154_ff_rgb24toyv12_c_avm_burstcount@20000000
    // out out_memdep_154_ff_rgb24toyv12_c_avm_byteenable@20000000
    // out out_memdep_154_ff_rgb24toyv12_c_avm_enable@20000000
    // out out_memdep_154_ff_rgb24toyv12_c_avm_read@20000000
    // out out_memdep_154_ff_rgb24toyv12_c_avm_write@20000000
    // out out_memdep_154_ff_rgb24toyv12_c_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@106
    // out out_o_writeack@106
    ff_rgb24toyv12_c_i_llvm_fpga_mem_memdep_154_0 thei_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx104_ff_rgb24toyv12_c0_dupName_0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_ff_rgb24toyv12_c_186_ff_rgb24toyv12_c69_q),
        .in_i_predicate(bubble_select_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_backStall),
        .in_i_valid(SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_V0),
        .in_i_writedata(bgTrunc_i_add101_ff_rgb24toyv12_c51_sel_x_b),
        .in_memdep_154_ff_rgb24toyv12_c_avm_readdata(in_memdep_154_ff_rgb24toyv12_c_avm_readdata),
        .in_memdep_154_ff_rgb24toyv12_c_avm_readdatavalid(in_memdep_154_ff_rgb24toyv12_c_avm_readdatavalid),
        .in_memdep_154_ff_rgb24toyv12_c_avm_waitrequest(in_memdep_154_ff_rgb24toyv12_c_avm_waitrequest),
        .in_memdep_154_ff_rgb24toyv12_c_avm_writeack(in_memdep_154_ff_rgb24toyv12_c_avm_writeack),
        .out_lsu_memdep_154_o_active(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_lsu_memdep_154_o_active),
        .out_memdep_154_ff_rgb24toyv12_c_avm_address(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_address),
        .out_memdep_154_ff_rgb24toyv12_c_avm_burstcount(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_burstcount),
        .out_memdep_154_ff_rgb24toyv12_c_avm_byteenable(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_byteenable),
        .out_memdep_154_ff_rgb24toyv12_c_avm_enable(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_enable),
        .out_memdep_154_ff_rgb24toyv12_c_avm_read(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_read),
        .out_memdep_154_ff_rgb24toyv12_c_avm_write(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_write),
        .out_memdep_154_ff_rgb24toyv12_c_avm_writedata(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo(STALLENABLE,2098)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_fromReg0 <= '0;
            SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_fromReg0 <= SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_toReg0;
            // Successor 1
            SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_fromReg1 <= SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_consumed0 = (~ (SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_wireValid) | SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_fromReg0;
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_consumed1 = (~ (redist63_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_68_fifo_stall_out) & SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_wireValid) | SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_fromReg1;
    // Consuming
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_StallValid = SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_backStall & SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_wireValid;
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_toReg0 = SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_StallValid & SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_consumed0;
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_toReg1 = SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_StallValid & SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_or0 = SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_consumed0;
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_wireStall = ~ (SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_consumed1 & SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_or0);
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_backStall = SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_V0 = SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_wireValid & ~ (SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_fromReg0);
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_V1 = SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_wireValid & ~ (SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_wireValid = redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_valid_out;

    // SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo(STALLENABLE,2067)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_fromReg0 <= '0;
            SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_fromReg0 <= SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_toReg0;
            // Successor 1
            SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_fromReg1 <= SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_consumed0 = (~ (SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_wireValid) | SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_fromReg0;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_consumed1 = (~ (redist49_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_68_fifo_stall_out) & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_wireValid) | SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_fromReg1;
    // Consuming
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_StallValid = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_backStall & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_wireValid;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_toReg0 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_StallValid & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_consumed0;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_toReg1 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_StallValid & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_or0 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_consumed0;
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_wireStall = ~ (SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_consumed1 & SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_or0);
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_backStall = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_V0 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_wireValid & ~ (SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_fromReg0);
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_V1 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_wireValid & ~ (SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_wireValid = redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_valid_out;

    // SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo(STALLENABLE,2071)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_fromReg0 <= '0;
            SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_fromReg0 <= SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_toReg0;
            // Successor 1
            SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_fromReg1 <= SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_consumed0 = (~ (SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_wireValid) | SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_fromReg0;
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_consumed1 = (~ (redist51_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_104_fifo_stall_out) & SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_wireValid) | SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_fromReg1;
    // Consuming
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_StallValid = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_backStall & SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_wireValid;
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_toReg0 = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_StallValid & SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_consumed0;
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_toReg1 = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_StallValid & SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_or0 = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_consumed0;
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_wireStall = ~ (SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_consumed1 & SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_or0);
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_backStall = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_V0 = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_wireValid & ~ (SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_fromReg0);
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_V1 = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_wireValid & ~ (SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_wireValid = redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58(STALLENABLE,1614)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_consumed0 = (~ (SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_wireValid) | SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_consumed1 = (~ (redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_wireValid) | SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_StallValid = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_backStall & SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_toReg0 = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_StallValid & SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_toReg1 = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_StallValid & SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_or0 = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_consumed1 & SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_or0);
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_backStall = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_V0 = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_V1 = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_wireValid = i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_valid_out;

    // SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53(STALLENABLE,1622)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_fromReg0 <= SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_fromReg1 <= SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_consumed0 = (~ (SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_wireValid) | SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_fromReg0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_consumed1 = (~ (redist41_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_data_out_63_fifo_stall_out) & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_wireValid) | SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_StallValid = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_backStall & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_wireValid;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_toReg0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_StallValid & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_toReg1 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_StallValid & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_or0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_consumed0;
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_wireStall = ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_consumed1 & SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_or0);
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_backStall = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_V0 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_fromReg0);
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_V1 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_wireValid & ~ (SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_wireValid = i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_out_valid_out;

    // SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo(STALLENABLE,2028)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_fromReg0 <= '0;
            SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_fromReg0 <= SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_toReg0;
            // Successor 1
            SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_fromReg1 <= SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_consumed0 = (~ (redist58_i_idxprom126_ff_rgb24toyv12_c107_vt_select_31_b_63_fifo_stall_out) & SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_wireValid) | SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_fromReg0;
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_consumed1 = (~ (SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_wireValid) | SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_fromReg1;
    // Consuming
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_StallValid = SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_backStall & SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_wireValid;
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_toReg0 = SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_StallValid & SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_consumed0;
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_toReg1 = SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_StallValid & SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_or0 = SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_consumed0;
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_wireStall = ~ (SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_consumed1 & SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_or0);
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_backStall = SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_V0 = SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_wireValid & ~ (SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_fromReg0);
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_V1 = SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_wireValid & ~ (SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_wireValid = redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_valid_out;

    // i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x(BITSELECT,543)@75
    assign i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b = bubble_select_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_b[0:0];

    // SE_out_i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125(STALLENABLE,1642)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_wireValid = i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_valid_out;

    // bubble_join_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo(BITJOIN,1380)
    assign bubble_join_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_q = redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_data_out;

    // bubble_select_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo(BITSELECT,1381)
    assign bubble_select_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_b = $unsigned(bubble_join_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125(BLACKBOX,166)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_88@20000000
    // out out_feedback_valid_out_88@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi152_push88_0 thei_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125 (
        .in_data_in(bubble_select_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_b),
        .in_feedback_stall_in_88(i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_feedback_stall_out_88),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_backStall),
        .in_valid_in(SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_V0),
        .out_data_out(),
        .out_feedback_out_88(i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_feedback_out_88),
        .out_feedback_valid_out_88(i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_feedback_valid_out_88),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo(STALLENABLE,1997)
    // Valid signal propagation
    assign SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_V0 = SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_backStall = i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_stall_out | ~ (SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_and0 = redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_out;
    assign SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V7 & SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_and0;

    // redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo(STALLFIFO,1080)
    assign redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_in = SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_V1;
    assign redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_in = SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_backStall;
    assign redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_data_in = i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b;
    assign redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_in_bitsignaltemp = redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_in[0];
    assign redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_in_bitsignaltemp = redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_in[0];
    assign redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_out[0] = redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_out_bitsignaltemp;
    assign redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_out[0] = redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo (
        .valid_in(redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_in_bitsignaltemp),
        .data_in(i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b),
        .valid_out(redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48(STALLENABLE,1558)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_fromReg0 <= SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_fromReg1 <= SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_consumed0 = (~ (SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall) & SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_wireValid) | SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_consumed1 = (~ (redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_stall_out) & SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_wireValid) | SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_StallValid = SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_backStall & SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_toReg0 = SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_StallValid & SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_toReg1 = SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_StallValid & SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_or0 = SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_consumed1 & SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_or0);
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_backStall = SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_V0 = SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_V1 = SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_wireValid = i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_o_valid;

    // SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0(STALLENABLE,2022)
    // Valid signal propagation
    assign SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_V0 = SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_s_tv_0 = SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall & SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_backEN = ~ (SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_v_s_0 = SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_backEN & SE_i_reduction_ff_rgb24toyv12_c_173_ff_rgb24toyv12_c45_V0;
    // Backward Stall generation
    assign SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_backStall = ~ (SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_R_v_0 <= SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_R_v_0 & SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_R_v_0 <= SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x(STALLENABLE,1878)
    // Valid signal propagation
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_V0 = SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_wireValid;
    // Backward Stall generation
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_stall | ~ (SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and0 = SE_redist24_bgTrunc_i_reduction_ff_rgb24toyv12_c_174_ff_rgb24toyv12_c46_sel_x_b_1_0_V0;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and1 = SE_out_i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_V0 & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and0;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and2 = SE_out_redist32_i_unnamed_ff_rgb24toyv12_c13_vt_join_q_38_fifo_V1 & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and1;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and3 = SE_out_i_llvm_fpga_pop_p1024i32_add_ptr310_pop99_ff_rgb24toyv12_c53_V0 & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and2;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and4 = i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_valid_out & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and3;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and5 = i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_valid_out & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and4;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and6 = SE_out_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_V0 & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and5;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and7 = SE_out_redist50_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_73_fifo_V0 & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and6;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and8 = i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_valid_out & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and7;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and9 = i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_valid_out & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and8;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and10 = SE_out_redist48_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out_37_fifo_V0 & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and9;
    assign SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_wireValid = SE_out_redist62_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_q_37_fifo_V0 & SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_and10;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103(STALLENABLE,1654)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_wireValid = i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_valid_out;

    // i_lm6716_toi1_intcast198_ff_rgb24toyv12_c102_sel_x(BITSELECT,547)@143
    assign i_lm6716_toi1_intcast198_ff_rgb24toyv12_c102_sel_x_b = bubble_select_i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103(BLACKBOX,172)@143
    // in in_stall_in@20000000
    // out out_data_out@144
    // out out_feedback_out_93@20000000
    // out out_feedback_valid_out_93@20000000
    // out out_stall_out@20000000
    // out out_valid_out@144
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_memdep_phi199_push93_0 thei_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103 (
        .in_data_in(i_lm6716_toi1_intcast198_ff_rgb24toyv12_c102_sel_x_b),
        .in_feedback_stall_in_93(i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_feedback_stall_out_93),
        .in_keep_going(redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_4_q),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_V0),
        .out_data_out(),
        .out_feedback_out_93(i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_feedback_out_93),
        .out_feedback_valid_out_93(i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_feedback_valid_out_93),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo(BITJOIN,1398)
    assign bubble_join_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_q = redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_data_out;

    // bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo(BITSELECT,1399)
    assign bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b = $unsigned(bubble_join_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_q[0:0]);

    // i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66(BLACKBOX,145)@74
    // in in_stall_in@20000000
    // out out_data_out@75
    // out out_feedback_stall_out_93@20000000
    // out out_stall_out@20000000
    // out out_valid_out@75
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi199_pop93_0 thei_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b),
        .in_feedback_in_93(i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_feedback_out_93),
        .in_feedback_valid_in_93(i_llvm_fpga_push_i1_memdep_phi199_push93_ff_rgb24toyv12_c103_out_feedback_valid_out_93),
        .in_predicate(GND_q),
        .in_stall_in(SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall),
        .in_valid_in(SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_data_out),
        .out_feedback_stall_out_93(i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_feedback_stall_out_93),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64(BLACKBOX,144)@74
    // in in_stall_in@20000000
    // out out_data_out@75
    // out out_feedback_stall_out_92@20000000
    // out out_stall_out@20000000
    // out out_valid_out@75
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi192_pop92_0 thei_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b),
        .in_feedback_in_92(i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_feedback_out_92),
        .in_feedback_valid_in_92(i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_out_feedback_valid_out_92),
        .in_predicate(GND_q),
        .in_stall_in(SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall),
        .in_valid_in(SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_data_out),
        .out_feedback_stall_out_92(i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_feedback_stall_out_92),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63(BLACKBOX,143)@74
    // in in_stall_in@20000000
    // out out_data_out@75
    // out out_feedback_stall_out_91@20000000
    // out out_stall_out@20000000
    // out out_valid_out@75
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi185_pop91_0 thei_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b),
        .in_feedback_in_91(i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_feedback_out_91),
        .in_feedback_valid_in_91(i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_out_feedback_valid_out_91),
        .in_predicate(GND_q),
        .in_stall_in(SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall),
        .in_valid_in(SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_data_out),
        .out_feedback_stall_out_91(i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_feedback_stall_out_91),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61(BLACKBOX,142)@74
    // in in_stall_in@20000000
    // out out_data_out@75
    // out out_feedback_stall_out_90@20000000
    // out out_stall_out@20000000
    // out out_valid_out@75
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi178_pop90_0 thei_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b),
        .in_feedback_in_90(i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_feedback_out_90),
        .in_feedback_valid_in_90(i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_out_feedback_valid_out_90),
        .in_predicate(GND_q),
        .in_stall_in(SE_rightShiftStage0Idx1Rng1_uid856_i_shr100_ff_rgb24toyv12_c0_shift_x_backStall),
        .in_valid_in(SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_data_out),
        .out_feedback_stall_out_90(i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_feedback_stall_out_90),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_coalesced_delay_1_fifo(BITJOIN,1485)
    assign bubble_join_coalesced_delay_1_fifo_q = coalesced_delay_1_fifo_data_out;

    // bubble_select_coalesced_delay_1_fifo(BITSELECT,1486)
    assign bubble_select_coalesced_delay_1_fifo_b = $unsigned(bubble_join_coalesced_delay_1_fifo_q[64:0]);

    // sel_for_coalesced_delay_1(BITSELECT,1067)
    assign sel_for_coalesced_delay_1_b = $unsigned(bubble_select_coalesced_delay_1_fifo_b[63:0]);
    assign sel_for_coalesced_delay_1_c = $unsigned(bubble_select_coalesced_delay_1_fifo_b[64:64]);

    // SR_SE_out_coalesced_delay_1_fifo(STALLREG,2599)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_coalesced_delay_1_fifo_r_valid <= 1'b0;
            SR_SE_out_coalesced_delay_1_fifo_r_data0 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data1 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data2 <= 1'bx;
            SR_SE_out_coalesced_delay_1_fifo_r_data3 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_coalesced_delay_1_fifo_r_valid <= SE_out_coalesced_delay_1_fifo_backStall & (SR_SE_out_coalesced_delay_1_fifo_r_valid | SR_SE_out_coalesced_delay_1_fifo_i_valid);

            if (SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_coalesced_delay_1_fifo_r_data0 <= $unsigned(sel_for_coalesced_delay_1_c);
                SR_SE_out_coalesced_delay_1_fifo_r_data1 <= $unsigned(bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data2 <= $unsigned(bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b);
                SR_SE_out_coalesced_delay_1_fifo_r_data3 <= $unsigned(sel_for_coalesced_delay_1_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_coalesced_delay_1_fifo_and0 = coalesced_delay_1_fifo_valid_out;
    assign SR_SE_out_coalesced_delay_1_fifo_i_valid = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V0 & SR_SE_out_coalesced_delay_1_fifo_and0;
    // Stall signal propagation
    assign SR_SE_out_coalesced_delay_1_fifo_backStall = SR_SE_out_coalesced_delay_1_fifo_r_valid | ~ (SR_SE_out_coalesced_delay_1_fifo_i_valid);

    // Valid
    assign SR_SE_out_coalesced_delay_1_fifo_V = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_valid : SR_SE_out_coalesced_delay_1_fifo_i_valid;

    // Data0
    assign SR_SE_out_coalesced_delay_1_fifo_D0 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data0 : sel_for_coalesced_delay_1_c;
    // Data1
    assign SR_SE_out_coalesced_delay_1_fifo_D1 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data1 : bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b;
    // Data2
    assign SR_SE_out_coalesced_delay_1_fifo_D2 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data2 : bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b;
    // Data3
    assign SR_SE_out_coalesced_delay_1_fifo_D3 = SR_SE_out_coalesced_delay_1_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_1_fifo_r_data3 : sel_for_coalesced_delay_1_b;

    // SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo(STALLENABLE,2015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg0 <= '0;
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg1 <= '0;
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg2 <= '0;
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg3 <= '0;
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg4 <= '0;
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg5 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg0 <= SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg0;
            // Successor 1
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg1 <= SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg1;
            // Successor 2
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg2 <= SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg2;
            // Successor 3
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg3 <= SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg3;
            // Successor 4
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg4 <= SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg4;
            // Successor 5
            SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg5 <= SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg5;
        end
    end
    // Input Stall processing
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed0 = (~ (SR_SE_out_coalesced_delay_1_fifo_backStall) & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid) | SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg0;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_memdep_phi178_pop90_ff_rgb24toyv12_c61_out_stall_out) & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid) | SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg1;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed2 = (~ (i_llvm_fpga_pop_i1_memdep_phi185_pop91_ff_rgb24toyv12_c63_out_stall_out) & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid) | SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg2;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi192_pop92_ff_rgb24toyv12_c64_out_stall_out) & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid) | SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg3;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed4 = (~ (i_llvm_fpga_pop_i1_memdep_phi199_pop93_ff_rgb24toyv12_c66_out_stall_out) & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid) | SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg4;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed5 = (~ (redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_out) & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid) | SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg5;
    // Consuming
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_StallValid = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_backStall & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg0 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_StallValid & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed0;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg1 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_StallValid & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed1;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg2 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_StallValid & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed2;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg3 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_StallValid & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed3;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg4 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_StallValid & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed4;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_toReg5 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_StallValid & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed5;
    // Backward Stall generation
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or0 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed0;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or1 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed1 & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or0;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or2 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed2 & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or1;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or3 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed3 & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or2;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or4 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed4 & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or3;
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireStall = ~ (SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_consumed5 & SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_or4);
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_backStall = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V0 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid & ~ (SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg0);
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V1 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid & ~ (SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg1);
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V2 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid & ~ (SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg2);
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V3 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid & ~ (SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg3);
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V4 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid & ~ (SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg4);
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V5 = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid & ~ (SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_fromReg5);
    // Computing multiple Valid(s)
    assign SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_wireValid = redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_out;

    // redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo(STALLFIFO,1092)
    assign redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_in = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V4;
    assign redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_in = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_backStall;
    assign redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_data_in = redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_q;
    assign redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_in_bitsignaltemp = redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_in[0];
    assign redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_in_bitsignaltemp = redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_in[0];
    assign redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_out[0] = redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_out_bitsignaltemp;
    assign redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_out[0] = redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(38),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo (
        .valid_in(redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_in_bitsignaltemp),
        .stall_in(redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_in_bitsignaltemp),
        .data_in(redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_q),
        .valid_out(redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_valid_out_bitsignaltemp),
        .stall_out(redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_out_bitsignaltemp),
        .data_out(redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24(BLACKBOX,147)@37
    // in in_stall_in@20000000
    // out out_data_out@38
    // out out_feedback_stall_out_94@20000000
    // out out_stall_out@20000000
    // out out_valid_out@38
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi214_pop94_0 thei_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24 (
        .in_data_in(GND_q),
        .in_dir(redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_q),
        .in_feedback_in_94(i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_feedback_out_94),
        .in_feedback_valid_in_94(i_llvm_fpga_push_i1_memdep_phi214_push94_ff_rgb24toyv12_c137_out_feedback_valid_out_94),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_backStall),
        .in_valid_in(SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_data_out),
        .out_feedback_stall_out_94(i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_feedback_stall_out_94),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20(BLACKBOX,141)@37
    // in in_stall_in@20000000
    // out out_data_out@38
    // out out_feedback_stall_out_89@20000000
    // out out_stall_out@20000000
    // out out_valid_out@38
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi167_pop89_0 thei_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20 (
        .in_data_in(GND_q),
        .in_dir(redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_q),
        .in_feedback_in_89(i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_feedback_out_89),
        .in_feedback_valid_in_89(i_llvm_fpga_push_i1_memdep_phi167_push89_ff_rgb24toyv12_c71_out_feedback_valid_out_89),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_backStall),
        .in_valid_in(SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_data_out),
        .out_feedback_stall_out_89(i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_feedback_stall_out_89),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_0_fifo(STALLENABLE,2110)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_0_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_0_fifo_fromReg0 <= SE_out_coalesced_delay_0_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_0_fifo_fromReg1 <= SE_out_coalesced_delay_0_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_0_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg0;
    assign SE_out_coalesced_delay_0_fifo_consumed1 = (~ (i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg1;
    // Consuming
    assign SE_out_coalesced_delay_0_fifo_StallValid = SE_out_coalesced_delay_0_fifo_backStall & SE_out_coalesced_delay_0_fifo_wireValid;
    assign SE_out_coalesced_delay_0_fifo_toReg0 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_toReg1 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_coalesced_delay_0_fifo_or0 = SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_wireStall = ~ (SE_out_coalesced_delay_0_fifo_consumed1 & SE_out_coalesced_delay_0_fifo_or0);
    assign SE_out_coalesced_delay_0_fifo_backStall = SE_out_coalesced_delay_0_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_0_fifo_V0 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg0);
    assign SE_out_coalesced_delay_0_fifo_V1 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_0_fifo_and0 = coalesced_delay_0_fifo_valid_out;
    assign SE_out_coalesced_delay_0_fifo_wireValid = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V0 & SE_out_coalesced_delay_0_fifo_and0;

    // SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo(STALLENABLE,2012)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_fromReg0 <= '0;
            SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_fromReg0 <= SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_toReg0;
            // Successor 1
            SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_fromReg1 <= SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_consumed0 = (~ (SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backStall) & SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_wireValid) | SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_fromReg0;
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_consumed1 = (~ (i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_stall_out) & SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_wireValid) | SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_fromReg1;
    // Consuming
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_StallValid = SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_backStall & SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_wireValid;
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_toReg0 = SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_StallValid & SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_consumed0;
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_toReg1 = SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_StallValid & SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_or0 = SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_consumed0;
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_wireStall = ~ (SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_consumed1 & SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_or0);
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_backStall = SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_V0 = SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_wireValid & ~ (SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_fromReg0);
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_V1 = SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_wireValid & ~ (SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_wireValid = redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_valid_out;

    // SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0(STALLENABLE,2013)
    // Valid signal propagation
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V0 = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_0;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V1 = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_1;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V2 = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_2;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V3 = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_3;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V4 = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_4;
    // Stall signal propagation
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_0 = SE_out_coalesced_delay_0_fifo_backStall & SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_0;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_1 = i_llvm_fpga_pop_i1_memdep_phi167_pop89_ff_rgb24toyv12_c20_out_stall_out & SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_1;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_2 = i_llvm_fpga_pop_i1_memdep_phi214_pop94_ff_rgb24toyv12_c24_out_stall_out & SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_2;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_3 = i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_stall_out & SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_3;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_4 = redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_stall_out & SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_4;
    // Backward Enable generation
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or0 = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_0;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or1 = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_1 | SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or0;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or2 = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_2 | SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or1;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or3 = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_3 | SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or2;
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backEN = ~ (SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_4 | SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_or3);
    // Determine whether to write valid data into the first register stage
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_v_s_0 = SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backEN & SE_out_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_V0;
    // Backward Stall generation
    assign SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backStall = ~ (SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_0 <= 1'b0;
            SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_1 <= 1'b0;
            SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_2 <= 1'b0;
            SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_3 <= 1'b0;
            SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_4 <= 1'b0;
        end
        else
        begin
            if (SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backEN == 1'b0)
            begin
                SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_0 <= SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_0 & SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_0;
            end
            else
            begin
                SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_0 <= SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_v_s_0;
            end

            if (SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backEN == 1'b0)
            begin
                SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_1 <= SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_1 & SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_1;
            end
            else
            begin
                SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_1 <= SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_v_s_0;
            end

            if (SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backEN == 1'b0)
            begin
                SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_2 <= SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_2 & SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_2;
            end
            else
            begin
                SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_2 <= SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_v_s_0;
            end

            if (SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backEN == 1'b0)
            begin
                SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_3 <= SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_3 & SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_3;
            end
            else
            begin
                SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_3 <= SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_v_s_0;
            end

            if (SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backEN == 1'b0)
            begin
                SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_4 <= SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_4 & SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_s_tv_4;
            end
            else
            begin
                SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_R_v_4 <= SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0(STALLENABLE,1616)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg0 <= SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg1 <= SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg2 <= SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg3 <= SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed0 = (~ (redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid) | SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed1 = (~ (SE_i_first_cleanup_xor_or_ff_rgb24toyv12_c26_backStall) & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid) | SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed2 = (~ (redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid) | SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed3 = (~ (redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid) | SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_StallValid = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_backStall & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg0 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_StallValid & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed0;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg1 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_StallValid & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed1;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg2 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_StallValid & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed2;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_toReg3 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_StallValid & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_or0 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed0;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_or1 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed1 & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_or0;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_or2 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed2 & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_or1;
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireStall = ~ (SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_consumed3 & SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_or2);
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_backStall = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V0 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V1 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V2 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V3 = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid & ~ (SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_wireValid = i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_valid_out;

    // redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0(REG,1091)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_backEN == 1'b1)
        begin
            redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_q <= $unsigned(bubble_select_redist6_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_35_fifo_b);
        end
    end

    // c_i2_1155(CONSTANT,23)
    assign c_i2_1155_q = $unsigned(2'b01);

    // i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0(BLACKBOX,153)@37
    // in in_stall_in@20000000
    // out out_data_out@38
    // out out_feedback_stall_out_95@20000000
    // out out_stall_out@20000000
    // out out_valid_out@38
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i2_cleanups_pop95_0 thei_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0 (
        .in_data_in(c_i2_1155_q),
        .in_dir(redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_q),
        .in_feedback_in_95(i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_feedback_out_95),
        .in_feedback_valid_in_95(i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_feedback_valid_out_95),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_backStall),
        .in_valid_in(SE_redist7_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_36_0_V3),
        .out_data_out(i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out),
        .out_feedback_stall_out_95(i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_feedback_stall_out_95),
        .out_stall_out(i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // leftShiftStage0Idx1Rng1_uid849_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x(BITSELECT,848)@138
    assign leftShiftStage0Idx1Rng1_uid849_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_in = bubble_select_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_b[0:0];
    assign leftShiftStage0Idx1Rng1_uid849_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_b = leftShiftStage0Idx1Rng1_uid849_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_in[0:0];

    // leftShiftStage0Idx1_uid850_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x(BITJOIN,849)@138
    assign leftShiftStage0Idx1_uid850_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_q = {leftShiftStage0Idx1Rng1_uid849_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_b, GND_q};

    // leftShiftStage0_uid852_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x(MUX,851)@138
    assign leftShiftStage0_uid852_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid852_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_s or bubble_select_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_b or leftShiftStage0Idx1_uid850_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid852_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_s)
            1'b0 : leftShiftStage0_uid852_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_q = bubble_select_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_b;
            1'b1 : leftShiftStage0_uid852_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_q = leftShiftStage0Idx1_uid850_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_q;
            default : leftShiftStage0_uid852_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_q = 2'b0;
        endcase
    end

    // i_cleanups_shl_ff_rgb24toyv12_c3_vt_select_1(BITSELECT,65)@138
    assign i_cleanups_shl_ff_rgb24toyv12_c3_vt_select_1_b = leftShiftStage0_uid852_i_cleanups_shl_ff_rgb24toyv12_c0_shift_x_q[1:1];

    // i_cleanups_shl_ff_rgb24toyv12_c3_vt_join(BITJOIN,64)@138
    assign i_cleanups_shl_ff_rgb24toyv12_c3_vt_join_q = {i_cleanups_shl_ff_rgb24toyv12_c3_vt_select_1_b, GND_q};

    // bubble_join_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo(BITJOIN,1431)
    assign bubble_join_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_q = redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_data_out;

    // bubble_select_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo(BITSELECT,1432)
    assign bubble_select_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_b = $unsigned(bubble_join_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_q[1:0]);

    // bubble_join_redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo(BITJOIN,1407)
    assign bubble_join_redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_q = redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_data_out;

    // bubble_select_redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo(BITSELECT,1408)
    assign bubble_select_redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_b = $unsigned(bubble_join_redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_q[0:0]);

    // i_or_ff_rgb24toyv12_c147(LOGICAL,207)@138
    assign i_or_ff_rgb24toyv12_c147_q = i_notcmp_ff_rgb24toyv12_c145_q | bubble_select_redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_b;

    // i_next_cleanups_ff_rgb24toyv12_c148(MUX,205)@138
    assign i_next_cleanups_ff_rgb24toyv12_c148_s = i_or_ff_rgb24toyv12_c147_q;
    always @(i_next_cleanups_ff_rgb24toyv12_c148_s or bubble_select_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_b or i_cleanups_shl_ff_rgb24toyv12_c3_vt_join_q)
    begin
        unique case (i_next_cleanups_ff_rgb24toyv12_c148_s)
            1'b0 : i_next_cleanups_ff_rgb24toyv12_c148_q = bubble_select_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_b;
            1'b1 : i_next_cleanups_ff_rgb24toyv12_c148_q = i_cleanups_shl_ff_rgb24toyv12_c3_vt_join_q;
            default : i_next_cleanups_ff_rgb24toyv12_c148_q = 2'b0;
        endcase
    end

    // i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149(BLACKBOX,181)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_95@20000000
    // out out_feedback_valid_out_95@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i2_cleanups_push95_0 thei_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149 (
        .in_data_in(i_next_cleanups_ff_rgb24toyv12_c148_q),
        .in_feedback_stall_in_95(i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_feedback_stall_out_95),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_backStall),
        .in_valid_in(SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_V0),
        .out_data_out(),
        .out_feedback_out_95(i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_feedback_out_95),
        .out_feedback_valid_out_95(i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_feedback_valid_out_95),
        .out_stall_out(i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo(STALLFIFO,1100)
    assign redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_in = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V3;
    assign redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_in = SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_backStall;
    assign redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_data_in = i_xor_ff_rgb24toyv12_c2_q;
    assign redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_in_bitsignaltemp = redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_in[0];
    assign redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_in_bitsignaltemp = redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_in[0];
    assign redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_out[0] = redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_out_bitsignaltemp;
    assign redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_out[0] = redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(101),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo (
        .valid_in(redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_in_bitsignaltemp),
        .stall_in(redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_in_bitsignaltemp),
        .data_in(i_xor_ff_rgb24toyv12_c2_q),
        .valid_out(redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_out_bitsignaltemp),
        .stall_out(redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_stall_out_bitsignaltemp),
        .data_out(redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo(STALLFIFO,1123)
    assign redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_in = SE_out_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_V0;
    assign redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_in = SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_backStall;
    assign redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_data_in = bubble_select_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_b;
    assign redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_in_bitsignaltemp = redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_in[0];
    assign redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_in_bitsignaltemp = redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_in[0];
    assign redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_out[0] = redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_out_bitsignaltemp;
    assign redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_out[0] = redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(101),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(2),
        .IMPL("ram")
    ) theredist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo (
        .valid_in(redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_in_bitsignaltemp),
        .stall_in(redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_b),
        .valid_out(redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_out_bitsignaltemp),
        .stall_out(redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_stall_out_bitsignaltemp),
        .data_out(redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo(STALLENABLE,2057)
    // Valid signal propagation
    assign SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_V0 = SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_backStall = i_llvm_fpga_push_i2_cleanups_push95_ff_rgb24toyv12_c149_out_stall_out | ~ (SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_and0 = redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_valid_out;
    assign SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_and1 = redist31_i_xor_ff_rgb24toyv12_c2_q_100_fifo_valid_out & SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_and0;
    assign SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_and2 = SE_i_unnamed_ff_rgb24toyv12_c144_V2 & SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_and1;
    assign SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V17 & SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_and2;

    // SE_i_masked_ff_rgb24toyv12_c150(STALLENABLE,1681)
    // Valid signal propagation
    assign SE_i_masked_ff_rgb24toyv12_c150_V0 = SE_i_masked_ff_rgb24toyv12_c150_R_v_0;
    // Stall signal propagation
    assign SE_i_masked_ff_rgb24toyv12_c150_s_tv_0 = redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_stall_out & SE_i_masked_ff_rgb24toyv12_c150_R_v_0;
    // Backward Enable generation
    assign SE_i_masked_ff_rgb24toyv12_c150_backEN = ~ (SE_i_masked_ff_rgb24toyv12_c150_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_masked_ff_rgb24toyv12_c150_and0 = SE_i_unnamed_ff_rgb24toyv12_c144_V1 & SE_i_masked_ff_rgb24toyv12_c150_backEN;
    assign SE_i_masked_ff_rgb24toyv12_c150_v_s_0 = SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_V1 & SE_i_masked_ff_rgb24toyv12_c150_and0;
    // Backward Stall generation
    assign SE_i_masked_ff_rgb24toyv12_c150_backStall = ~ (SE_i_masked_ff_rgb24toyv12_c150_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_masked_ff_rgb24toyv12_c150_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_masked_ff_rgb24toyv12_c150_backEN == 1'b0)
            begin
                SE_i_masked_ff_rgb24toyv12_c150_R_v_0 <= SE_i_masked_ff_rgb24toyv12_c150_R_v_0 & SE_i_masked_ff_rgb24toyv12_c150_s_tv_0;
            end
            else
            begin
                SE_i_masked_ff_rgb24toyv12_c150_R_v_0 <= SE_i_masked_ff_rgb24toyv12_c150_v_s_0;
            end

        end
    end

    // SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146(STALLENABLE,1661)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_V0 = SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_backStall = i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_and0 = SE_i_unnamed_ff_rgb24toyv12_c144_V0;
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_wireValid = SE_out_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_V0 & SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_and0;

    // SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo(STALLENABLE,2065)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_fromReg0 <= '0;
            SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_fromReg0 <= SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_toReg0;
            // Successor 1
            SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_fromReg1 <= SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_backStall) & SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_wireValid) | SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_fromReg0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_consumed1 = (~ (SE_i_unnamed_ff_rgb24toyv12_c144_backStall) & SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_wireValid) | SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_fromReg1;
    // Consuming
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_StallValid = SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_backStall & SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_wireValid;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_toReg0 = SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_StallValid & SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_consumed0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_toReg1 = SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_StallValid & SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_or0 = SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_consumed0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_wireStall = ~ (SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_consumed1 & SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_or0);
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_backStall = SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_V0 = SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_wireValid & ~ (SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_fromReg0);
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_V1 = SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_wireValid & ~ (SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_wireValid = redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_valid_out;

    // SE_i_unnamed_ff_rgb24toyv12_c144(STALLENABLE,1714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_ff_rgb24toyv12_c144_fromReg0 <= '0;
            SE_i_unnamed_ff_rgb24toyv12_c144_fromReg1 <= '0;
            SE_i_unnamed_ff_rgb24toyv12_c144_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_unnamed_ff_rgb24toyv12_c144_fromReg0 <= SE_i_unnamed_ff_rgb24toyv12_c144_toReg0;
            // Successor 1
            SE_i_unnamed_ff_rgb24toyv12_c144_fromReg1 <= SE_i_unnamed_ff_rgb24toyv12_c144_toReg1;
            // Successor 2
            SE_i_unnamed_ff_rgb24toyv12_c144_fromReg2 <= SE_i_unnamed_ff_rgb24toyv12_c144_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_unnamed_ff_rgb24toyv12_c144_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_backStall) & SE_i_unnamed_ff_rgb24toyv12_c144_wireValid) | SE_i_unnamed_ff_rgb24toyv12_c144_fromReg0;
    assign SE_i_unnamed_ff_rgb24toyv12_c144_consumed1 = (~ (SE_i_masked_ff_rgb24toyv12_c150_backStall) & SE_i_unnamed_ff_rgb24toyv12_c144_wireValid) | SE_i_unnamed_ff_rgb24toyv12_c144_fromReg1;
    assign SE_i_unnamed_ff_rgb24toyv12_c144_consumed2 = (~ (SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_backStall) & SE_i_unnamed_ff_rgb24toyv12_c144_wireValid) | SE_i_unnamed_ff_rgb24toyv12_c144_fromReg2;
    // Consuming
    assign SE_i_unnamed_ff_rgb24toyv12_c144_StallValid = SE_i_unnamed_ff_rgb24toyv12_c144_backStall & SE_i_unnamed_ff_rgb24toyv12_c144_wireValid;
    assign SE_i_unnamed_ff_rgb24toyv12_c144_toReg0 = SE_i_unnamed_ff_rgb24toyv12_c144_StallValid & SE_i_unnamed_ff_rgb24toyv12_c144_consumed0;
    assign SE_i_unnamed_ff_rgb24toyv12_c144_toReg1 = SE_i_unnamed_ff_rgb24toyv12_c144_StallValid & SE_i_unnamed_ff_rgb24toyv12_c144_consumed1;
    assign SE_i_unnamed_ff_rgb24toyv12_c144_toReg2 = SE_i_unnamed_ff_rgb24toyv12_c144_StallValid & SE_i_unnamed_ff_rgb24toyv12_c144_consumed2;
    // Backward Stall generation
    assign SE_i_unnamed_ff_rgb24toyv12_c144_or0 = SE_i_unnamed_ff_rgb24toyv12_c144_consumed0;
    assign SE_i_unnamed_ff_rgb24toyv12_c144_or1 = SE_i_unnamed_ff_rgb24toyv12_c144_consumed1 & SE_i_unnamed_ff_rgb24toyv12_c144_or0;
    assign SE_i_unnamed_ff_rgb24toyv12_c144_wireStall = ~ (SE_i_unnamed_ff_rgb24toyv12_c144_consumed2 & SE_i_unnamed_ff_rgb24toyv12_c144_or1);
    assign SE_i_unnamed_ff_rgb24toyv12_c144_backStall = SE_i_unnamed_ff_rgb24toyv12_c144_wireStall;
    // Valid signal propagation
    assign SE_i_unnamed_ff_rgb24toyv12_c144_V0 = SE_i_unnamed_ff_rgb24toyv12_c144_wireValid & ~ (SE_i_unnamed_ff_rgb24toyv12_c144_fromReg0);
    assign SE_i_unnamed_ff_rgb24toyv12_c144_V1 = SE_i_unnamed_ff_rgb24toyv12_c144_wireValid & ~ (SE_i_unnamed_ff_rgb24toyv12_c144_fromReg1);
    assign SE_i_unnamed_ff_rgb24toyv12_c144_V2 = SE_i_unnamed_ff_rgb24toyv12_c144_wireValid & ~ (SE_i_unnamed_ff_rgb24toyv12_c144_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_unnamed_ff_rgb24toyv12_c144_and0 = SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_V0;
    assign SE_i_unnamed_ff_rgb24toyv12_c144_wireValid = SE_out_redist47_i_llvm_fpga_pop_i1_pop108_ff_rgb24toyv12_c9_out_data_out_100_fifo_V1 & SE_i_unnamed_ff_rgb24toyv12_c144_and0;

    // SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6(STALLENABLE,1546)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_1_reg_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_consumed1 = (~ (SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_backStall & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_or0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_backStall = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_V0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_V1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_wireValid = i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_out_valid_out;

    // SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0(STALLENABLE,2018)
    // Valid signal propagation
    assign SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_V0 = SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_0;
    assign SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_V1 = SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_1;
    // Stall signal propagation
    assign SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_s_tv_0 = SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_backStall & SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_0;
    assign SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_s_tv_1 = redist11_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_172_fifo_stall_out & SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_1;
    // Backward Enable generation
    assign SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_or0 = SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_s_tv_0;
    assign SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backEN = ~ (SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_s_tv_1 | SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_v_s_0 = SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backEN & SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_V;
    // Backward Stall generation
    assign SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backStall = ~ (SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_0 <= 1'b0;
            SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backEN == 1'b0)
            begin
                SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_0 <= SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_0 & SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_s_tv_0;
            end
            else
            begin
                SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_0 <= SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_v_s_0;
            end

            if (SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backEN == 1'b0)
            begin
                SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_1 <= SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_1 & SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_s_tv_1;
            end
            else
            begin
                SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_R_v_1 <= SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_v_s_0;
            end

        end
    end

    // SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8(STALLENABLE,1514)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_fromReg0 <= '0;
            SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_fromReg0 <= SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_toReg0;
            // Successor 1
            SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_fromReg1 <= SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_consumed0 = (~ (SE_i_unnamed_ff_rgb24toyv12_c144_backStall) & SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_wireValid) | SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_fromReg0;
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_consumed1 = (~ (SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_backStall) & SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_wireValid) | SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_fromReg1;
    // Consuming
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_StallValid = SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_backStall & SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_wireValid;
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_toReg0 = SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_StallValid & SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_consumed0;
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_toReg1 = SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_StallValid & SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_consumed1;
    // Backward Stall generation
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_or0 = SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_consumed0;
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_wireStall = ~ (SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_consumed1 & SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_or0);
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_backStall = SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_wireStall;
    // Valid signal propagation
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_V0 = SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_wireValid & ~ (SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_fromReg0);
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_V1 = SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_wireValid & ~ (SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_and0 = SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_V0;
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_and1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_ff_rgb24toyv12_c63_ff_rgb24toyv12_c6_V1 & SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_and0;
    assign SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_wireValid = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_V1 & SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_and1;

    // bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg(STALLFIFO,2569)
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_in = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_V0;
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_backStall;
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(37),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7(STALLENABLE,1620)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_fromReg0 <= SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_fromReg1 <= SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_consumed0 = (~ (bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_reg_stall_out) & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_wireValid) | SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_consumed1 = (~ (SE_i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_backStall) & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_wireValid) | SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_StallValid = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_backStall & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_wireValid;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_toReg0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_StallValid & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_consumed0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_toReg1 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_StallValid & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_or0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_consumed0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_wireStall = ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_consumed1 & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_or0);
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_backStall = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_V0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_wireValid & ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_V1 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_wireValid & ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_wireValid = i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_valid_out;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143(STALLENABLE,1676)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_wireValid = i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_valid_out;

    // c_i33_1167(CONSTANT,31)
    assign c_i33_1167_q = $unsigned(33'b111111111111111111111111111111111);

    // i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142(ADD,70)@138
    assign i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_a = {1'b0, i_fpga_indvars_iv232_replace_phi_ff_rgb24toyv12_c8_q};
    assign i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_b = {1'b0, c_i33_1167_q};
    assign i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_o = $unsigned(i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_a) + $unsigned(i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_b);
    assign i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_q = i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_o[33:0];

    // bgTrunc_i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_sel_x(BITSELECT,410)@138
    assign bgTrunc_i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_sel_x_b = i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_q[32:0];

    // i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143(BLACKBOX,183)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_83@20000000
    // out out_feedback_valid_out_83@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_0 thei_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143 (
        .in_data_in(bgTrunc_i_fpga_indvars_iv_next233_ff_rgb24toyv12_c142_sel_x_b),
        .in_feedback_stall_in_83(i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_feedback_stall_out_83),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_V0),
        .out_data_out(),
        .out_feedback_out_83(i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_feedback_out_83),
        .out_feedback_valid_out_83(i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_feedback_valid_out_83),
        .out_stall_out(i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i33_undef158(CONSTANT,32)
    assign c_i33_undef158_q = $unsigned(33'b000000000000000000000000000000000);

    // i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7(BLACKBOX,155)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_feedback_stall_out_83@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_0 thei_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7 (
        .in_data_in(c_i33_undef158_q),
        .in_dir(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b),
        .in_feedback_in_83(i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_feedback_out_83),
        .in_feedback_valid_in_83(i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_out_feedback_valid_out_83),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_backStall),
        .in_valid_in(SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V7),
        .out_data_out(i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_data_out),
        .out_feedback_stall_out_83(i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_feedback_stall_out_83),
        .out_stall_out(i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124(BLACKBOX,139)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_feedback_stall_out_88@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi152_pop88_0 thei_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b),
        .in_feedback_in_88(i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_feedback_out_88),
        .in_feedback_valid_in_88(i_llvm_fpga_push_i1_memdep_phi152_push88_ff_rgb24toyv12_c125_out_feedback_valid_out_88),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_backStall),
        .in_valid_in(SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_data_out),
        .out_feedback_stall_out_88(i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_feedback_stall_out_88),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119(BLACKBOX,137)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_feedback_stall_out_87@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi145_pop87_0 thei_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b),
        .in_feedback_in_87(i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_feedback_out_87),
        .in_feedback_valid_in_87(i_llvm_fpga_push_i1_memdep_phi145_push87_ff_rgb24toyv12_c120_out_feedback_valid_out_87),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_backStall),
        .in_valid_in(SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_data_out),
        .out_feedback_stall_out_87(i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_feedback_stall_out_87),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114(BLACKBOX,135)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_feedback_stall_out_86@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi138_pop86_0 thei_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b),
        .in_feedback_in_86(i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_feedback_out_86),
        .in_feedback_valid_in_86(i_llvm_fpga_push_i1_memdep_phi138_push86_ff_rgb24toyv12_c115_out_feedback_valid_out_86),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_backStall),
        .in_valid_in(SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_data_out),
        .out_feedback_stall_out_86(i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_feedback_stall_out_86),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109(BLACKBOX,133)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_feedback_stall_out_85@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pop_i1_memdep_phi131_pop85_0 thei_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b),
        .in_feedback_in_85(i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_feedback_out_85),
        .in_feedback_valid_in_85(i_llvm_fpga_push_i1_memdep_phi131_push85_ff_rgb24toyv12_c110_out_feedback_valid_out_85),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_backStall),
        .in_valid_in(SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_data_out),
        .out_feedback_stall_out_85(i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_feedback_stall_out_85),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0(STALLREG,2597)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_valid <= 1'b0;
            SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_valid <= SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backStall & (SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_valid | SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_i_valid);

            if (SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_data0 <= $unsigned(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_i_valid = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V1;
    // Stall signal propagation
    assign SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backStall = SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_valid | ~ (SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_i_valid);

    // Valid
    assign SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_V = SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_valid == 1'b1 ? SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_valid : SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_i_valid;

    assign SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_D0 = SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_valid == 1'b1 ? SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_r_data0 : bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b;

    // bubble_join_coalesced_delay_2_fifo(BITJOIN,1488)
    assign bubble_join_coalesced_delay_2_fifo_q = coalesced_delay_2_fifo_data_out;

    // bubble_select_coalesced_delay_2_fifo(BITSELECT,1489)
    assign bubble_select_coalesced_delay_2_fifo_b = $unsigned(bubble_join_coalesced_delay_2_fifo_q[4:0]);

    // sel_for_coalesced_delay_2(BITSELECT,1070)
    assign sel_for_coalesced_delay_2_b = $unsigned(bubble_select_coalesced_delay_2_fifo_b[0:0]);
    assign sel_for_coalesced_delay_2_c = $unsigned(bubble_select_coalesced_delay_2_fifo_b[1:1]);
    assign sel_for_coalesced_delay_2_d = $unsigned(bubble_select_coalesced_delay_2_fifo_b[2:2]);
    assign sel_for_coalesced_delay_2_e = $unsigned(bubble_select_coalesced_delay_2_fifo_b[3:3]);
    assign sel_for_coalesced_delay_2_f = $unsigned(bubble_select_coalesced_delay_2_fifo_b[4:4]);

    // SR_SE_out_coalesced_delay_2_fifo(STALLREG,2602)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_coalesced_delay_2_fifo_r_valid <= 1'b0;
            SR_SE_out_coalesced_delay_2_fifo_r_data0 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data1 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data2 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data3 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data4 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data5 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data6 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data7 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data8 <= 1'bx;
            SR_SE_out_coalesced_delay_2_fifo_r_data9 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_coalesced_delay_2_fifo_r_valid <= SE_out_coalesced_delay_2_fifo_backStall & (SR_SE_out_coalesced_delay_2_fifo_r_valid | SR_SE_out_coalesced_delay_2_fifo_i_valid);

            if (SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_coalesced_delay_2_fifo_r_data0 <= $unsigned(sel_for_coalesced_delay_2_c);
                SR_SE_out_coalesced_delay_2_fifo_r_data1 <= $unsigned(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b);
                SR_SE_out_coalesced_delay_2_fifo_r_data2 <= $unsigned(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b);
                SR_SE_out_coalesced_delay_2_fifo_r_data3 <= $unsigned(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b);
                SR_SE_out_coalesced_delay_2_fifo_r_data4 <= $unsigned(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b);
                SR_SE_out_coalesced_delay_2_fifo_r_data5 <= $unsigned(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b);
                SR_SE_out_coalesced_delay_2_fifo_r_data6 <= $unsigned(sel_for_coalesced_delay_2_d);
                SR_SE_out_coalesced_delay_2_fifo_r_data7 <= $unsigned(sel_for_coalesced_delay_2_e);
                SR_SE_out_coalesced_delay_2_fifo_r_data8 <= $unsigned(sel_for_coalesced_delay_2_f);
                SR_SE_out_coalesced_delay_2_fifo_r_data9 <= $unsigned(sel_for_coalesced_delay_2_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_coalesced_delay_2_fifo_and0 = coalesced_delay_2_fifo_valid_out;
    assign SR_SE_out_coalesced_delay_2_fifo_i_valid = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V0 & SR_SE_out_coalesced_delay_2_fifo_and0;
    // Stall signal propagation
    assign SR_SE_out_coalesced_delay_2_fifo_backStall = SR_SE_out_coalesced_delay_2_fifo_r_valid | ~ (SR_SE_out_coalesced_delay_2_fifo_i_valid);

    // Valid
    assign SR_SE_out_coalesced_delay_2_fifo_V = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_valid : SR_SE_out_coalesced_delay_2_fifo_i_valid;

    // Data0
    assign SR_SE_out_coalesced_delay_2_fifo_D0 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data0 : sel_for_coalesced_delay_2_c;
    // Data1
    assign SR_SE_out_coalesced_delay_2_fifo_D1 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data1 : bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b;
    // Data2
    assign SR_SE_out_coalesced_delay_2_fifo_D2 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data2 : bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b;
    // Data3
    assign SR_SE_out_coalesced_delay_2_fifo_D3 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data3 : bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b;
    // Data4
    assign SR_SE_out_coalesced_delay_2_fifo_D4 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data4 : bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b;
    // Data5
    assign SR_SE_out_coalesced_delay_2_fifo_D5 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data5 : bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b;
    // Data6
    assign SR_SE_out_coalesced_delay_2_fifo_D6 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data6 : sel_for_coalesced_delay_2_d;
    // Data7
    assign SR_SE_out_coalesced_delay_2_fifo_D7 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data7 : sel_for_coalesced_delay_2_e;
    // Data8
    assign SR_SE_out_coalesced_delay_2_fifo_D8 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data8 : sel_for_coalesced_delay_2_f;
    // Data9
    assign SR_SE_out_coalesced_delay_2_fifo_D9 = SR_SE_out_coalesced_delay_2_fifo_r_valid == 1'b1 ? SR_SE_out_coalesced_delay_2_fifo_r_data9 : sel_for_coalesced_delay_2_b;

    // redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo(STALLFIFO,1093)
    assign redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_in = SE_out_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_V5;
    assign redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_in = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_backStall;
    assign redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_data_in = bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b;
    assign redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_in_bitsignaltemp = redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_in[0];
    assign redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_in_bitsignaltemp = redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_in[0];
    assign redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_out[0] = redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_out_bitsignaltemp;
    assign redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_out[0] = redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo (
        .valid_in(redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_in_bitsignaltemp),
        .stall_in(redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist8_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_73_fifo_b),
        .valid_out(redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_out_bitsignaltemp),
        .stall_out(redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_stall_out_bitsignaltemp),
        .data_out(redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo(STALLENABLE,2017)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg0 <= '0;
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg1 <= '0;
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg2 <= '0;
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg3 <= '0;
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg4 <= '0;
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg5 <= '0;
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg6 <= '0;
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg7 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg0 <= SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg0;
            // Successor 1
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg1 <= SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg1;
            // Successor 2
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg2 <= SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg2;
            // Successor 3
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg3 <= SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg3;
            // Successor 4
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg4 <= SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg4;
            // Successor 5
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg5 <= SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg5;
            // Successor 6
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg6 <= SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg6;
            // Successor 7
            SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg7 <= SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg7;
        end
    end
    // Input Stall processing
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed0 = (~ (SR_SE_out_coalesced_delay_2_fifo_backStall) & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid) | SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg0;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed1 = (~ (SR_SE_redist10_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_137_0_backStall) & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid) | SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg1;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed2 = (~ (i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_stall_out) & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid) | SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg2;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi131_pop85_ff_rgb24toyv12_c109_out_stall_out) & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid) | SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg3;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed4 = (~ (i_llvm_fpga_pop_i1_memdep_phi138_pop86_ff_rgb24toyv12_c114_out_stall_out) & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid) | SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg4;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed5 = (~ (i_llvm_fpga_pop_i1_memdep_phi145_pop87_ff_rgb24toyv12_c119_out_stall_out) & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid) | SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg5;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed6 = (~ (i_llvm_fpga_pop_i1_memdep_phi152_pop88_ff_rgb24toyv12_c124_out_stall_out) & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid) | SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg6;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed7 = (~ (i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_out_stall_out) & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid) | SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg7;
    // Consuming
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_StallValid = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_backStall & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg0 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_StallValid & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed0;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg1 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_StallValid & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed1;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg2 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_StallValid & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed2;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg3 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_StallValid & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed3;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg4 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_StallValid & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed4;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg5 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_StallValid & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed5;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg6 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_StallValid & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed6;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_toReg7 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_StallValid & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed7;
    // Backward Stall generation
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or0 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed0;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or1 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed1 & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or0;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or2 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed2 & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or1;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or3 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed3 & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or2;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or4 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed4 & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or3;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or5 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed5 & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or4;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or6 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed6 & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or5;
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireStall = ~ (SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_consumed7 & SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_or6);
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_backStall = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V0 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid & ~ (SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg0);
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V1 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid & ~ (SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg1);
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V2 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid & ~ (SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg2);
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V3 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid & ~ (SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg3);
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V4 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid & ~ (SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg4);
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V5 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid & ~ (SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg5);
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V6 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid & ~ (SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg6);
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V7 = SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid & ~ (SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_fromReg7);
    // Computing multiple Valid(s)
    assign SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_wireValid = redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_valid_out;

    // SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4(STALLENABLE,1572)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg3 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg4 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg5 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg6 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg7 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg8 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg9 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg10 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg11 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg12 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg13 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg14 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg15 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg16 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg17 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg18 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg19 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg20 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg21 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg22 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg0 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg1 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg2 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg3 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg4 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg5 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg6 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg6;
            // Successor 7
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg7 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg7;
            // Successor 8
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg8 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg8;
            // Successor 9
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg9 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg9;
            // Successor 10
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg10 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg10;
            // Successor 11
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg11 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg11;
            // Successor 12
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg12 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg12;
            // Successor 13
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg13 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg13;
            // Successor 14
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg14 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg14;
            // Successor 15
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg15 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg15;
            // Successor 16
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg16 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg16;
            // Successor 17
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg17 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg17;
            // Successor 18
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg18 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg18;
            // Successor 19
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg19 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg19;
            // Successor 20
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg20 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg20;
            // Successor 21
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg21 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg21;
            // Successor 22
            SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg22 <= SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg22;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed0 = (~ (bubble_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_1_reg_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi126_pop27324_push100_ff_rgb24toyv12_c112_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed2 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi133_pop28326_push101_ff_rgb24toyv12_c117_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed3 = (~ (SE_out_redist2_i_lm5510_toi1_intcast137_ff_rgb24toyv12_c33_sel_x_b_68_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed4 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi140_pop29328_push102_ff_rgb24toyv12_c122_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed5 = (~ (SE_out_redist1_i_lm5711_toi1_intcast144_ff_rgb24toyv12_c38_sel_x_b_68_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed6 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi147_pop30330_push103_ff_rgb24toyv12_c127_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed7 = (~ (SE_out_redist0_i_lm5912_toi1_intcast151_ff_rgb24toyv12_c49_sel_x_b_63_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed8 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi155_pop31332_push104_ff_rgb24toyv12_c130_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed9 = (~ (SE_out_redist56_i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_o_writeack_32_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed10 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi178_push90_ff_rgb24toyv12_c79_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed11 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi185_push91_ff_rgb24toyv12_c85_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed12 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi192_push92_ff_rgb24toyv12_c91_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed13 = (~ (SE_out_redist52_i_llvm_fpga_pop_i1_memdep_phi202_pop36338_pop105_ff_rgb24toyv12_c56_out_data_out_136_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed14 = (~ (SE_in_i_llvm_fpga_push_i1_push108_ff_rgb24toyv12_c10_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed15 = (~ (SE_out_redist46_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_2339_pop106_ff_rgb24toyv12_c21_out_data_out_136_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed16 = (~ (SE_out_redist44_i_llvm_fpga_pop_i1_reduction_ff_rgb24toyv12_c_53340_pop107_ff_rgb24toyv12_c58_out_data_out_63_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed17 = (~ (SE_out_redist43_i_llvm_fpga_pop_i2_cleanups_pop95_ff_rgb24toyv12_c0_out_data_out_100_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed18 = (~ (SE_out_redist42_i_llvm_fpga_pop_i32_i_1105_pop84_ff_rgb24toyv12_c12_out_data_out_101_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed19 = (~ (SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv232_push83_ff_rgb24toyv12_c143_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg19;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed20 = (~ (SE_in_i_llvm_fpga_push_p1024i32_add_ptr310_push99_ff_rgb24toyv12_c54_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg20;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed21 = (~ (SE_out_redist40_i_llvm_fpga_pop_p1024i32_add_ptr73308_pop98_ff_rgb24toyv12_c17_out_data_out_100_fifo_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg21;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed22 = (~ (SE_redist54_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_5_0_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg22;
    // Consuming
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_backStall & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg0 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg1 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg2 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg3 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg4 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg5 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg6 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg7 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg8 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg9 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg10 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg11 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg12 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg13 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg14 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg15 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg16 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg17 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg18 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg19 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed19;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg20 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed20;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg21 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed21;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_toReg22 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed22;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or0 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or1 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed1 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or2 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed2 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or3 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed3 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or4 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed4 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or5 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed5 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or4;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or6 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed6 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or5;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or7 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed7 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or6;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or8 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed8 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or7;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or9 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed9 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or8;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or10 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed10 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or9;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or11 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed11 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or10;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or12 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed12 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or11;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or13 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed13 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or12;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or14 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed14 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or13;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or15 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed15 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or14;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or16 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed16 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or15;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or17 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed17 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or16;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or18 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed18 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or17;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or19 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed19 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or18;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or20 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed20 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or19;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or21 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed21 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or20;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireStall = ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_consumed22 & SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_or21);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_backStall = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V0 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg0);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V1 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg1);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V2 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg2);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V3 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg3);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V4 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg4);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V5 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg5);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V6 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg6);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V7 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg7);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V8 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg8);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V9 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg9);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V10 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg10);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V11 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg11);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V12 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg12);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V13 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg13);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V14 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg14);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V15 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg15);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V16 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg16);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V17 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg17);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V18 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg18);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V19 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg19);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V20 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg20);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V21 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg21);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_V22 = SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_fromReg22);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_wireValid = i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146(STALLENABLE,1662)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_wireValid = i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_valid_out;

    // i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146(BLACKBOX,176)@138
    // in in_stall_in@20000000
    // out out_data_out@139
    // out out_feedback_out_3@20000000
    // out out_feedback_valid_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@139
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_notexitcond_0 thei_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146 (
        .in_data_in(i_unnamed_ff_rgb24toyv12_c144_q),
        .in_feedback_stall_in_3(i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_not_exitcond_stall_out),
        .in_first_cleanup(bubble_select_redist4_i_first_cleanup_ff_rgb24toyv12_c1_sel_x_b_100_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_V0),
        .out_data_out(),
        .out_feedback_out_3(i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_feedback_out_3),
        .out_feedback_valid_out_3(i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_feedback_valid_out_3),
        .out_stall_out(i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5(STALLENABLE,1626)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_wireValid = i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_valid_out;

    // i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5(BLACKBOX,158)@174
    // in in_stall_in@20000000
    // out out_data_out@175
    // out out_feedback_out_2@20000000
    // out out_feedback_valid_out_2@20000000
    // out out_stall_out@20000000
    // out out_valid_out@175
    ff_rgb24toyv12_c_i_llvm_fpga_push_i1_lastiniteration_0 thei_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5 (
        .in_data_in(GND_q),
        .in_feedback_stall_in_2(i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_initeration_stall_out),
        .in_keep_going(bubble_select_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_backStall),
        .in_valid_in(SE_out_redist55_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out_36_fifo_V4),
        .out_data_out(),
        .out_feedback_out_2(i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_feedback_out_2),
        .out_feedback_valid_out_2(i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_feedback_valid_out_2),
        .out_stall_out(i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo(BITJOIN,1401)
    assign bubble_join_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_q = redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_data_out;

    // bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo(BITSELECT,1402)
    assign bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b = $unsigned(bubble_join_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_q[0:0]);

    // i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4(BLACKBOX,131)@137
    // in in_stall_in@20000000
    // out out_data_out@138
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    // out out_stall_out@20000000
    // out out_valid_out@138
    ff_rgb24toyv12_c_i_llvm_fpga_pipeline_keep_going_0 thei_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4 (
        .in_data_in(bubble_select_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_b),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_feedback_out_2),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration_ff_rgb24toyv12_c5_out_feedback_valid_out_2),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_feedback_out_3),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond_ff_rgb24toyv12_c146_out_feedback_valid_out_3),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(SE_out_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_backStall),
        .in_valid_in(SE_out_redist9_ff_rgb24toyv12_c_B5_merge_reg_aunroll_x_out_data_out_0_tpl_136_fifo_V2),
        .out_data_out(i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_pipeline_valid_out),
        .out_stall_out(i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_stall_out),
        .out_valid_out(i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,36)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_exiting_valid_out = i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_exiting_stall_out = i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,392)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going_ff_rgb24toyv12_c4_out_pipeline_valid_out;

    // sync_out(GPOUT,402)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,425)
    assign out_lm539_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_address;
    assign out_lm539_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_enable;
    assign out_lm539_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_read;
    assign out_lm539_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_write;
    assign out_lm539_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm539_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm539_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm539_ff_rgb24toyv12_c27_out_lm539_ff_rgb24toyv12_c_avm_burstcount;

    // bubble_join_redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo(BITJOIN,1416)
    assign bubble_join_redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_q = redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_data_out;

    // bubble_select_redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo(BITSELECT,1417)
    assign bubble_select_redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_b = $unsigned(bubble_join_redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_q[0:0]);

    // dupName_0_sync_out_x(GPOUT,426)@174
    assign out_lm539_toi1_intcast130 = bubble_select_redist3_i_lm539_toi1_intcast130_ff_rgb24toyv12_c28_sel_x_b_104_fifo_b;
    assign out_masked = bubble_select_redist38_i_masked_ff_rgb24toyv12_c150_q_36_fifo_b;
    assign out_notcmp292306_pop97 = bubble_select_i_llvm_fpga_pop_i1_notcmp292306_pop97_ff_rgb24toyv12_c153_b;
    assign out_pop96 = bubble_select_i_llvm_fpga_pop_i1_pop96_ff_rgb24toyv12_c151_b;
    assign out_valid_out = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv232_pop83_ff_rgb24toyv12_c7_1_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,428)
    assign out_lm5510_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_address;
    assign out_lm5510_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_enable;
    assign out_lm5510_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_read;
    assign out_lm5510_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_write;
    assign out_lm5510_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm5510_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm5510_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm5510_ff_rgb24toyv12_c32_out_lm5510_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_2_ext_sig_sync_out_x(GPOUT,430)
    assign out_lm5711_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_address;
    assign out_lm5711_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_enable;
    assign out_lm5711_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_read;
    assign out_lm5711_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_write;
    assign out_lm5711_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm5711_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm5711_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm5711_ff_rgb24toyv12_c37_out_lm5711_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_3_ext_sig_sync_out_x(GPOUT,432)
    assign out_lm5912_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_address;
    assign out_lm5912_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_enable;
    assign out_lm5912_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_read;
    assign out_lm5912_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_write;
    assign out_lm5912_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm5912_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm5912_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm5912_ff_rgb24toyv12_c48_out_lm5912_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_4_ext_sig_sync_out_x(GPOUT,434)
    assign out_memdep_154_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_address;
    assign out_memdep_154_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_enable;
    assign out_memdep_154_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_read;
    assign out_memdep_154_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_write;
    assign out_memdep_154_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_writedata;
    assign out_memdep_154_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_byteenable;
    assign out_memdep_154_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_memdep_154_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_5_ext_sig_sync_out_x(GPOUT,436)
    assign out_lsu_memdep_154_o_active = i_llvm_fpga_mem_memdep_154_ff_rgb24toyv12_c70_out_lsu_memdep_154_o_active;

    // dupName_6_ext_sig_sync_out_x(GPOUT,438)
    assign out_lm6113_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_address;
    assign out_lm6113_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_enable;
    assign out_lm6113_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_read;
    assign out_lm6113_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_write;
    assign out_lm6113_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm6113_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm6113_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm6113_ff_rgb24toyv12_c77_out_lm6113_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_7_ext_sig_sync_out_x(GPOUT,440)
    assign out_lm6314_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_address;
    assign out_lm6314_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_enable;
    assign out_lm6314_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_read;
    assign out_lm6314_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_write;
    assign out_lm6314_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm6314_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm6314_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm6314_ff_rgb24toyv12_c83_out_lm6314_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_8_ext_sig_sync_out_x(GPOUT,442)
    assign out_lm6515_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_address;
    assign out_lm6515_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_enable;
    assign out_lm6515_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_read;
    assign out_lm6515_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_write;
    assign out_lm6515_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm6515_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm6515_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm6515_ff_rgb24toyv12_c89_out_lm6515_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_9_ext_sig_sync_out_x(GPOUT,443)
    assign out_lm6716_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_address;
    assign out_lm6716_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_enable;
    assign out_lm6716_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_read;
    assign out_lm6716_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_write;
    assign out_lm6716_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_writedata;
    assign out_lm6716_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_byteenable;
    assign out_lm6716_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_lm6716_ff_rgb24toyv12_c101_out_lm6716_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_10_ext_sig_sync_out_x(GPOUT,444)
    assign out_memdep_201_ff_rgb24toyv12_c_avm_address = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_address;
    assign out_memdep_201_ff_rgb24toyv12_c_avm_enable = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_enable;
    assign out_memdep_201_ff_rgb24toyv12_c_avm_read = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_read;
    assign out_memdep_201_ff_rgb24toyv12_c_avm_write = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_write;
    assign out_memdep_201_ff_rgb24toyv12_c_avm_writedata = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_writedata;
    assign out_memdep_201_ff_rgb24toyv12_c_avm_byteenable = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_byteenable;
    assign out_memdep_201_ff_rgb24toyv12_c_avm_burstcount = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_memdep_201_ff_rgb24toyv12_c_avm_burstcount;

    // dupName_11_ext_sig_sync_out_x(GPOUT,445)
    assign out_lsu_memdep_201_o_active = i_llvm_fpga_mem_memdep_201_ff_rgb24toyv12_c136_out_lsu_memdep_201_o_active;

endmodule
