{
  "design": {
    "design_info": {
      "boundary_crc": "0x8014675694CB892F",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../VivadoProject.gen/sources_1/bd/DmaTestInterconnect",
      "name": "DmaTestInterconnect",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "memory": {
        "emc_memory": {
          "axi_emc_0": "",
          "axi_interconnect_emc": {
            "xbar": "",
            "s00_couplers": {},
            "s01_couplers": {},
            "m00_couplers": {}
          }
        },
        "microblaze_0_local_memory": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "dlmb_bram_if_cntlr": "",
          "ilmb_bram_if_cntlr": "",
          "lmb_bram": ""
        }
      },
      "audio_components": {
        "SimpleSine_0": "",
        "audio_bram": {
          "axi_cdma_0": "",
          "audio_bram": {
            "axi_bram_ctrl_0": "",
            "axi_bram_ctrl_0_bram": ""
          }
        },
        "MultiSine_0": "",
        "SimpleSineMaster_0": ""
      },
      "clk_gen": {
        "clk_wiz_100": "",
        "ibuf_0": "",
        "rst_clk_wiz_1_100M": "",
        "clk_wiz_audio": ""
      },
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "s01_couplers": {},
        "s02_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_cc": "",
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_pc": ""
        },
        "m07_couplers": {
          "auto_pc": ""
        },
        "m08_couplers": {
          "auto_pc": ""
        }
      },
      "outputs": {
        "AxisToI2sFifo_0": "",
        "axi_gpio_0": "",
        "axi_uartlite_0": ""
      },
      "processor": {
        "microblaze_0_axi_intc": "",
        "mdm_1": "",
        "axi_timer_0": "",
        "interrupts_xlconcat": "",
        "microblaze_0": ""
      }
    },
    "interface_ports": {
      "usb_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "usb_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "usb_uart_txd",
            "direction": "O"
          }
        }
      },
      "cellular_ram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:emc:1.0",
        "vlnv": "xilinx.com:interface:emc_rtl:1.0",
        "port_maps": {
          "ADDR": {
            "physical_name": "cellular_ram_addr",
            "direction": "O",
            "left": "18",
            "right": "0"
          },
          "CE_N": {
            "physical_name": "cellular_ram_ce_n",
            "direction": "O"
          },
          "DQ_I": {
            "physical_name": "cellular_ram_dq_i",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "DQ_O": {
            "physical_name": "cellular_ram_dq_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DQ_T": {
            "physical_name": "cellular_ram_dq_t",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "OEN": {
            "physical_name": "cellular_ram_oen",
            "direction": "O"
          },
          "WEN": {
            "physical_name": "cellular_ram_wen",
            "direction": "O"
          }
        }
      },
      "debug": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "debug_tri_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DmaTestInterconnect_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "mclkOut": {
        "direction": "O"
      },
      "bclkOut": {
        "direction": "O"
      },
      "lrclkOut": {
        "direction": "O"
      },
      "dataOut": {
        "direction": "O"
      },
      "intr1": {
        "direction": "O"
      },
      "intr2": {
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "intr3": {
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "memory": {
        "interface_ports": {
          "cellular_ram": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:emc:1.0",
            "vlnv": "xilinx.com:interface:emc_rtl:1.0"
          },
          "S_AXI_DC": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_IC": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "emc_memory": {
            "interface_ports": {
              "cellular_ram": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:emc:1.0",
                "vlnv": "xilinx.com:interface:emc_rtl:1.0"
              },
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "rdclk": {
                "type": "clk",
                "direction": "I"
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_emc_0": {
                "vlnv": "xilinx.com:ip:axi_emc:3.0",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_emc_0_0",
                "xci_path": "ip/DmaTestInterconnect_axi_emc_0_0/DmaTestInterconnect_axi_emc_0_0.xci",
                "inst_hier_path": "memory/emc_memory/axi_emc_0",
                "parameters": {
                  "EMC_BOARD_INTERFACE": {
                    "value": "cellular_ram"
                  },
                  "USE_BOARD_FLOW": {
                    "value": "true"
                  }
                }
              },
              "axi_interconnect_emc": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_1_0/DmaTestInterconnect_axi_interconnect_1_0.xci",
                "inst_hier_path": "memory/emc_memory/axi_interconnect_emc",
                "xci_name": "DmaTestInterconnect_axi_interconnect_1_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "34",
                    "xci_name": "DmaTestInterconnect_axi_interconnect_1_imp_xbar_0",
                    "xci_path": "ip/DmaTestInterconnect_axi_interconnect_1_imp_xbar_0/DmaTestInterconnect_axi_interconnect_1_imp_xbar_0.xci",
                    "inst_hier_path": "memory/emc_memory/axi_interconnect_emc/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s01_couplers_to_s01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_emc_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_emc_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_emc": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_emc_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_emc_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_emc_0_EMC_INTF": {
                "interface_ports": [
                  "cellular_ram",
                  "axi_emc_0/EMC_INTF"
                ]
              },
              "axi_interconnect_1_M00_AXI": {
                "interface_ports": [
                  "axi_emc_0/S_AXI_MEM",
                  "axi_interconnect_emc/M00_AXI"
                ]
              },
              "microblaze_0_M_AXI_DC": {
                "interface_ports": [
                  "S00_AXI",
                  "axi_interconnect_emc/S00_AXI"
                ]
              },
              "microblaze_0_M_AXI_IC": {
                "interface_ports": [
                  "S01_AXI",
                  "axi_interconnect_emc/S01_AXI"
                ]
              }
            },
            "nets": {
              "microblaze_0_Clk": {
                "ports": [
                  "rdclk",
                  "axi_emc_0/rdclk",
                  "axi_interconnect_emc/ACLK",
                  "axi_interconnect_emc/M00_ACLK",
                  "axi_interconnect_emc/S00_ACLK",
                  "axi_interconnect_emc/S01_ACLK",
                  "axi_emc_0/s_axi_aclk"
                ]
              },
              "rst_clk_wiz_1_100M_peripheral_aresetn": {
                "ports": [
                  "ARESETN",
                  "axi_interconnect_emc/ARESETN",
                  "axi_interconnect_emc/M00_ARESETN",
                  "axi_interconnect_emc/S00_ARESETN",
                  "axi_interconnect_emc/S01_ARESETN",
                  "axi_emc_0/s_axi_aresetn"
                ]
              }
            }
          },
          "microblaze_0_local_memory": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "14",
                "xci_name": "DmaTestInterconnect_dlmb_v10_0",
                "xci_path": "ip/DmaTestInterconnect_dlmb_v10_0/DmaTestInterconnect_dlmb_v10_0.xci",
                "inst_hier_path": "memory/microblaze_0_local_memory/dlmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "14",
                "xci_name": "DmaTestInterconnect_ilmb_v10_0",
                "xci_path": "ip/DmaTestInterconnect_ilmb_v10_0/DmaTestInterconnect_ilmb_v10_0.xci",
                "inst_hier_path": "memory/microblaze_0_local_memory/ilmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "ip_revision": "25",
                "xci_name": "DmaTestInterconnect_dlmb_bram_if_cntlr_0",
                "xci_path": "ip/DmaTestInterconnect_dlmb_bram_if_cntlr_0/DmaTestInterconnect_dlmb_bram_if_cntlr_0.xci",
                "inst_hier_path": "memory/microblaze_0_local_memory/dlmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  },
                  "C_NUM_LMB": {
                    "value": "1"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > DmaTestInterconnect memory/microblaze_0_local_memory/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "ip_revision": "25",
                "xci_name": "DmaTestInterconnect_ilmb_bram_if_cntlr_0",
                "xci_path": "ip/DmaTestInterconnect_ilmb_bram_if_cntlr_0/DmaTestInterconnect_ilmb_bram_if_cntlr_0.xci",
                "inst_hier_path": "memory/microblaze_0_local_memory/ilmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "9",
                "xci_name": "DmaTestInterconnect_lmb_bram_0",
                "xci_path": "ip/DmaTestInterconnect_lmb_bram_0/DmaTestInterconnect_lmb_bram_0.xci",
                "inst_hier_path": "memory/microblaze_0_local_memory/lmb_bram",
                "parameters": {
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "ilmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "dlmb_v10/LMB_M",
                  "DLMB"
                ]
              },
              "microblaze_0_dlmb_bus": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "dlmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ilmb_v10/LMB_M",
                  "ILMB"
                ]
              },
              "microblaze_0_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "ilmb_v10/SYS_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "ilmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_emc_0_EMC_INTF": {
            "interface_ports": [
              "cellular_ram",
              "emc_memory/cellular_ram"
            ]
          },
          "microblaze_0_M_AXI_DC": {
            "interface_ports": [
              "S_AXI_DC",
              "emc_memory/S00_AXI"
            ]
          },
          "microblaze_0_M_AXI_IC": {
            "interface_ports": [
              "S_AXI_IC",
              "emc_memory/S01_AXI"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "DLMB",
              "microblaze_0_local_memory/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "ILMB",
              "microblaze_0_local_memory/ILMB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "microblaze_0_local_memory/LMB_Clk",
              "emc_memory/rdclk"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "SYS_Rst",
              "microblaze_0_local_memory/SYS_Rst"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "ARESETN",
              "emc_memory/ARESETN"
            ]
          }
        }
      },
      "audio_components": {
        "interface_ports": {
          "s_axi_simplesine": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_DMA": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CDDMA": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_BRAM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_multisine": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_gmem_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_simplesinemaster": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "simplesine_interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "cdma_introut": {
            "type": "intr",
            "direction": "O"
          },
          "multisine_interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "simpleSineMaster_interrupt": {
            "direction": "O"
          }
        },
        "components": {
          "SimpleSine_0": {
            "vlnv": "xilinx.com:hls:SimpleSine:1.0",
            "ip_revision": "2114372527",
            "xci_name": "DmaTestInterconnect_SimpleSine_0_0",
            "xci_path": "ip/DmaTestInterconnect_SimpleSine_0_0/DmaTestInterconnect_SimpleSine_0_0.xci",
            "inst_hier_path": "audio_components/SimpleSine_0"
          },
          "audio_bram": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_LITE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_lite_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "cdma_introut": {
                "type": "intr",
                "direction": "O"
              }
            },
            "components": {
              "axi_cdma_0": {
                "vlnv": "xilinx.com:ip:axi_cdma:4.1",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_cdma_0_0",
                "xci_path": "ip/DmaTestInterconnect_axi_cdma_0_0/DmaTestInterconnect_axi_cdma_0_0.xci",
                "inst_hier_path": "audio_components/audio_bram/axi_cdma_0",
                "parameters": {
                  "C_INCLUDE_SG": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "M_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Master",
                    "address_space_ref": "Data",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFF",
                      "width": "32"
                    }
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "Data": {
                      "range": "4G",
                      "width": "32"
                    }
                  }
                }
              },
              "audio_bram": {
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "axi_bram_ctrl_0": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "ip_revision": "11",
                    "xci_name": "DmaTestInterconnect_axi_bram_ctrl_0_0",
                    "xci_path": "ip/DmaTestInterconnect_axi_bram_ctrl_0_0/DmaTestInterconnect_axi_bram_ctrl_0_0.xci",
                    "inst_hier_path": "audio_components/audio_bram/audio_bram/axi_bram_ctrl_0",
                    "hdl_attributes": {
                      "BMM_INFO_ADDRESS_SPACE": {
                        "value": "byte  0xC0000000 32 > DmaTestInterconnect audio_components/audio_bram/audio_bram/axi_bram_ctrl_0_bram",
                        "value_src": "default"
                      },
                      "KEEP_HIERARCHY": {
                        "value": "yes",
                        "value_src": "default"
                      }
                    }
                  },
                  "axi_bram_ctrl_0_bram": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "ip_revision": "9",
                    "xci_name": "DmaTestInterconnect_axi_bram_ctrl_0_bram_0",
                    "xci_path": "ip/DmaTestInterconnect_axi_bram_ctrl_0_bram_0/DmaTestInterconnect_axi_bram_ctrl_0_bram_0.xci",
                    "inst_hier_path": "audio_components/audio_bram/audio_bram/axi_bram_ctrl_0_bram",
                    "parameters": {
                      "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "axi_bram_ctrl_0_bram/BRAM_PORTA",
                      "axi_bram_ctrl_0/BRAM_PORTA"
                    ]
                  },
                  "axi_bram_ctrl_0_BRAM_PORTB": {
                    "interface_ports": [
                      "axi_bram_ctrl_0_bram/BRAM_PORTB",
                      "axi_bram_ctrl_0/BRAM_PORTB"
                    ]
                  },
                  "axi_interconnect_0_M00_AXI": {
                    "interface_ports": [
                      "S_AXI",
                      "axi_bram_ctrl_0/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "microblaze_0_Clk": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_bram_ctrl_0/s_axi_aclk"
                    ]
                  },
                  "rst_clk_wiz_1_100M_peripheral_aresetn": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_bram_ctrl_0/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_cdma_0_M_AXI": {
                "interface_ports": [
                  "M_AXI",
                  "axi_cdma_0/M_AXI"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "audio_bram/S_AXI"
                ]
              },
              "axi_interconnect_0_M02_AXI": {
                "interface_ports": [
                  "S_AXI_LITE",
                  "axi_cdma_0/S_AXI_LITE"
                ]
              }
            },
            "nets": {
              "axi_cdma_0_cdma_introut": {
                "ports": [
                  "axi_cdma_0/cdma_introut",
                  "cdma_introut"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "s_axi_lite_aclk",
                  "axi_cdma_0/s_axi_lite_aclk",
                  "audio_bram/s_axi_aclk",
                  "axi_cdma_0/m_axi_aclk"
                ]
              },
              "rst_clk_wiz_1_100M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "audio_bram/s_axi_aresetn",
                  "axi_cdma_0/s_axi_lite_aresetn"
                ]
              }
            }
          },
          "MultiSine_0": {
            "vlnv": "xilinx.com:hls:MultiSine:1.0",
            "ip_revision": "2114349309",
            "xci_name": "DmaTestInterconnect_MultiSine_0_0",
            "xci_path": "ip/DmaTestInterconnect_MultiSine_0_0/DmaTestInterconnect_MultiSine_0_0.xci",
            "inst_hier_path": "audio_components/MultiSine_0"
          },
          "SimpleSineMaster_0": {
            "vlnv": "xilinx.com:hls:SimpleSineMaster:1.0",
            "ip_revision": "2114373463",
            "xci_name": "DmaTestInterconnect_SimpleSineMaster_0_0",
            "xci_path": "ip/DmaTestInterconnect_SimpleSineMaster_0_0/DmaTestInterconnect_SimpleSineMaster_0_0.xci",
            "inst_hier_path": "audio_components/SimpleSineMaster_0",
            "interface_ports": {
              "m_axi_gmem": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_m_axi_gmem",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_m_axi_gmem": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "SimpleSineMaster_0/m_axi_gmem",
              "m_axi_gmem_0"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "SimpleSineMaster_0/s_axi_control",
              "s_axi_simplesinemaster"
            ]
          },
          "axi_cdma_0_M_AXI": {
            "interface_ports": [
              "M_AXI_DMA",
              "audio_bram/M_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "S_AXI_BRAM",
              "audio_bram/S_AXI"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "S_AXI_CDDMA",
              "audio_bram/S_AXI_LITE"
            ]
          },
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "s_axi_simplesine",
              "SimpleSine_0/s_axi_BUS_A"
            ]
          },
          "s_axi_multisine_1": {
            "interface_ports": [
              "s_axi_multisine",
              "MultiSine_0/s_axi_BUS_A"
            ]
          }
        },
        "nets": {
          "MultiSine_0_interrupt": {
            "ports": [
              "MultiSine_0/interrupt",
              "multisine_interrupt"
            ]
          },
          "SimpleSineMaster_0_interrupt": {
            "ports": [
              "SimpleSineMaster_0/interrupt",
              "simpleSineMaster_interrupt"
            ]
          },
          "SimpleSine_0_interrupt": {
            "ports": [
              "SimpleSine_0/interrupt",
              "simplesine_interrupt"
            ]
          },
          "axi_cdma_0_cdma_introut": {
            "ports": [
              "audio_bram/cdma_introut",
              "cdma_introut"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "s_axi_lite_aclk",
              "audio_bram/s_axi_lite_aclk",
              "MultiSine_0/ap_clk",
              "SimpleSine_0/ap_clk",
              "SimpleSineMaster_0/ap_clk"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "audio_bram/s_axi_aresetn",
              "MultiSine_0/ap_rst_n",
              "SimpleSine_0/ap_rst_n",
              "SimpleSineMaster_0/ap_rst_n"
            ]
          }
        }
      },
      "clk_gen": {
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk_100": {
            "type": "clk",
            "direction": "O"
          },
          "sys_clock": {
            "type": "clk",
            "direction": "I"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "mb_reset": {
            "type": "rst",
            "direction": "O"
          },
          "bus_struct_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_audio": {
            "type": "clk",
            "direction": "O"
          },
          "aux_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "clk_300": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "clk_wiz_100": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "15",
            "xci_name": "DmaTestInterconnect_clk_wiz_1_0",
            "xci_path": "ip/DmaTestInterconnect_clk_wiz_1_0/DmaTestInterconnect_clk_wiz_1_0.xci",
            "inst_hier_path": "clk_gen/clk_wiz_100",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "833.33"
              },
              "CLKOUT1_JITTER": {
                "value": "571.161"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "613.025"
              },
              "CLKOUT2_JITTER": {
                "value": "496.412"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "613.025"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "300.000"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLK_IN1_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "50.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "83.333"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "6.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "2"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "ibuf_0": {
            "vlnv": "xilinx.com:module_ref:ibuf:1.0",
            "ip_revision": "1",
            "xci_name": "DmaTestInterconnect_ibuf_0_0",
            "xci_path": "ip/DmaTestInterconnect_ibuf_0_0/DmaTestInterconnect_ibuf_0_0.xci",
            "inst_hier_path": "clk_gen/ibuf_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ibuf",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_in": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "12000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "DmaTestInterconnect_sys_clock",
                    "value_src": "default_prop"
                  }
                }
              },
              "clk_out": {
                "direction": "O"
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "16",
            "xci_name": "DmaTestInterconnect_rst_clk_wiz_1_100M_0",
            "xci_path": "ip/DmaTestInterconnect_rst_clk_wiz_1_100M_0/DmaTestInterconnect_rst_clk_wiz_1_100M_0.xci",
            "inst_hier_path": "clk_gen/rst_clk_wiz_1_100M",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "clk_wiz_audio": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "15",
            "xci_name": "DmaTestInterconnect_clk_wiz_0_0",
            "xci_path": "ip/DmaTestInterconnect_clk_wiz_0_0/DmaTestInterconnect_clk_wiz_0_0.xci",
            "inst_hier_path": "clk_gen/clk_wiz_audio",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "833.33"
              },
              "CLKOUT1_JITTER": {
                "value": "598.000"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "693.818"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "24.576"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "64.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "83.333"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "31.250"
              },
              "PRIM_IN_FREQ": {
                "value": "12"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          }
        },
        "nets": {
          "aux_reset_in_1": {
            "ports": [
              "aux_reset_in",
              "rst_clk_wiz_1_100M/aux_reset_in"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_audio/clk_out1",
              "clk_audio"
            ]
          },
          "clk_wiz_100_clk_out2": {
            "ports": [
              "clk_wiz_100/clk_out2",
              "clk_300"
            ]
          },
          "clk_wiz_1_locked": {
            "ports": [
              "clk_wiz_100/locked",
              "rst_clk_wiz_1_100M/dcm_locked"
            ]
          },
          "ibuf_0_clk_out": {
            "ports": [
              "ibuf_0/clk_out",
              "clk_wiz_100/clk_in1",
              "clk_wiz_audio/clk_in1"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "clk_wiz_100/clk_out1",
              "clk_100",
              "rst_clk_wiz_1_100M/slowest_sync_clk"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "rst_clk_wiz_1_100M/ext_reset_in",
              "clk_wiz_100/reset"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "bus_struct_reset"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb_reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "sys_clock_1": {
            "ports": [
              "sys_clock",
              "ibuf_0/clk_in"
            ]
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_0/DmaTestInterconnect_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "DmaTestInterconnect_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "9"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "34",
            "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_xbar_0",
            "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_xbar_0/DmaTestInterconnect_axi_interconnect_0_imp_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "NUM_SI": {
                "value": "3"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "S02_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M03_AXI",
                  "M06_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_8",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_8/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_8.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_0",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_0/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_1",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_1/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_2",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_2/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_2.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "32",
                "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_auto_cc_0",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_auto_cc_0/DmaTestInterconnect_axi_interconnect_0_imp_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_3",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_3/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_3.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_pc": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_4",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_4/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_4.xci",
                "inst_hier_path": "axi_interconnect_0/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_5",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_5/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_5.xci",
                "inst_hier_path": "axi_interconnect_0/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_6",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_6/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_6.xci",
                "inst_hier_path": "axi_interconnect_0/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "33",
                "xci_name": "DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_7",
                "xci_path": "ip/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_7/DmaTestInterconnect_axi_interconnect_0_imp_auto_pc_7.xci",
                "inst_hier_path": "axi_interconnect_0/m08_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m08_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m08_couplers/M_AXI",
              "M08_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN"
            ]
          }
        }
      },
      "outputs": {
        "interface_ports": {
          "audio_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "debug": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "usb_uart": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "audioClkIn": {
            "direction": "I"
          },
          "mclkOut": {
            "direction": "O"
          },
          "bclkOut": {
            "direction": "O"
          },
          "lrclkOut": {
            "direction": "O"
          },
          "dataOut": {
            "direction": "O"
          },
          "is2_int": {
            "direction": "O"
          },
          "s_axi_aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "uart_int": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "AxisToI2sFifo_0": {
            "vlnv": "xilinx.com:module_ref:AxisToI2sFifo:1.0",
            "ip_revision": "1",
            "xci_name": "DmaTestInterconnect_AxisToI2sFifo_0_1",
            "xci_path": "ip/DmaTestInterconnect_AxisToI2sFifo_0_1/DmaTestInterconnect_AxisToI2sFifo_0_1.xci",
            "inst_hier_path": "outputs/AxisToI2sFifo_0",
            "parameters": {
              "FIFO_SAMPLE_DEPTH": {
                "value": "256"
              },
              "FIFO_SAMPLE_MAINTAIN_DEPTH": {
                "value": "96"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "AxisToI2sFifo",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "audio_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "DmaTestInterconnect_sys_clock",
                    "value_src": "ip_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "audio_axis_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "audio_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "audio_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "audio_axis_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "audio_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "audio_axis_resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "DmaTestInterconnect_sys_clock",
                    "value_src": "ip_prop"
                  }
                }
              },
              "audio_axis_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "audioClkIn": {
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "24576000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "DmaTestInterconnect_clk_wiz_0_0_clk_out1",
                    "value_src": "default_prop"
                  }
                }
              },
              "mclkOut": {
                "direction": "O"
              },
              "bclkOut": {
                "direction": "O"
              },
              "lrclkOut": {
                "direction": "O"
              },
              "sdataOut": {
                "direction": "O"
              },
              "moreDataNeededInterrupt": {
                "direction": "O"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "35",
            "xci_name": "DmaTestInterconnect_axi_gpio_0_0",
            "xci_path": "ip/DmaTestInterconnect_axi_gpio_0_0/DmaTestInterconnect_axi_gpio_0_0.xci",
            "inst_hier_path": "outputs/axi_gpio_0",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "8"
              },
              "GPIO_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "axi_uartlite_0": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "ip_revision": "37",
            "xci_name": "DmaTestInterconnect_axi_uartlite_0_0",
            "xci_path": "ip/DmaTestInterconnect_axi_uartlite_0_0/DmaTestInterconnect_axi_uartlite_0_0.xci",
            "inst_hier_path": "outputs/axi_uartlite_0",
            "parameters": {
              "C_BAUDRATE": {
                "value": "921600"
              },
              "C_S_AXI_ACLK_FREQ_HZ_d": {
                "value": "300.0"
              },
              "UARTLITE_BOARD_INTERFACE": {
                "value": "usb_uart"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          }
        },
        "interface_nets": {
          "axi_gpio_0_GPIO": {
            "interface_ports": [
              "debug",
              "axi_gpio_0/GPIO"
            ]
          },
          "axi_interconnect_0_M04_AXI": {
            "interface_ports": [
              "S_AXI1",
              "axi_uartlite_0/S_AXI"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "axi_uartlite_0_UART": {
            "interface_ports": [
              "usb_uart",
              "axi_uartlite_0/UART"
            ]
          },
          "processor_M0_AXIS": {
            "interface_ports": [
              "audio_axis",
              "AxisToI2sFifo_0/audio_axis"
            ]
          }
        },
        "nets": {
          "axi_uartlite_0_interrupt": {
            "ports": [
              "axi_uartlite_0/interrupt",
              "uart_int"
            ]
          },
          "clk_gen_clk_100": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "AxisToI2sFifo_0/audio_axis_clk"
            ]
          },
          "clk_gen_clk_300": {
            "ports": [
              "s_axi_aclk1",
              "axi_uartlite_0/s_axi_aclk"
            ]
          },
          "clk_gen_clk_audio": {
            "ports": [
              "audioClkIn",
              "AxisToI2sFifo_0/audioClkIn"
            ]
          },
          "outputs_bclkOut_0": {
            "ports": [
              "AxisToI2sFifo_0/bclkOut",
              "bclkOut"
            ]
          },
          "outputs_lrclkOut_0": {
            "ports": [
              "AxisToI2sFifo_0/lrclkOut",
              "lrclkOut"
            ]
          },
          "outputs_mclkOut_2": {
            "ports": [
              "AxisToI2sFifo_0/mclkOut",
              "mclkOut"
            ]
          },
          "outputs_moreDataNeededInterrupt_0": {
            "ports": [
              "AxisToI2sFifo_0/moreDataNeededInterrupt",
              "is2_int"
            ]
          },
          "outputs_sdataOut_0": {
            "ports": [
              "AxisToI2sFifo_0/sdataOut",
              "dataOut"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn",
              "axi_uartlite_0/s_axi_aresetn",
              "AxisToI2sFifo_0/audio_axis_resetn"
            ]
          }
        }
      },
      "processor": {
        "interface_ports": {
          "s_axi_intc": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_TIMER": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "DLMB": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "M_AXI_DP": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M0_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXI_DC": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_IC": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S0_AXIS_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "Debug_SYS_Rst": {
            "type": "rst",
            "direction": "O"
          },
          "cdma_int": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "uart_int": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "simplesine_int": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "i2s_int": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "multisine_int": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "simplesinemaster_int": {
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "microblaze_0_axi_intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "ip_revision": "20",
            "xci_name": "DmaTestInterconnect_microblaze_0_axi_intc_0",
            "xci_path": "ip/DmaTestInterconnect_microblaze_0_axi_intc_0/DmaTestInterconnect_microblaze_0_axi_intc_0.xci",
            "inst_hier_path": "processor/microblaze_0_axi_intc",
            "parameters": {
              "C_HAS_FAST": {
                "value": "1"
              }
            }
          },
          "mdm_1": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "ip_revision": "27",
            "xci_name": "DmaTestInterconnect_mdm_1_0",
            "xci_path": "ip/DmaTestInterconnect_mdm_1_0/DmaTestInterconnect_mdm_1_0.xci",
            "inst_hier_path": "processor/mdm_1"
          },
          "axi_timer_0": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "ip_revision": "35",
            "xci_name": "DmaTestInterconnect_axi_timer_0_0",
            "xci_path": "ip/DmaTestInterconnect_axi_timer_0_0/DmaTestInterconnect_axi_timer_0_0.xci",
            "inst_hier_path": "processor/axi_timer_0"
          },
          "interrupts_xlconcat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "6",
            "xci_name": "DmaTestInterconnect_microblaze_0_xlconcat_0",
            "xci_path": "ip/DmaTestInterconnect_microblaze_0_xlconcat_0/DmaTestInterconnect_microblaze_0_xlconcat_0.xci",
            "inst_hier_path": "processor/interrupts_xlconcat",
            "parameters": {
              "NUM_PORTS": {
                "value": "7"
              }
            }
          },
          "microblaze_0": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "ip_revision": "14",
            "xci_name": "DmaTestInterconnect_microblaze_0_0",
            "xci_path": "ip/DmaTestInterconnect_microblaze_0_0/DmaTestInterconnect_microblaze_0_0.xci",
            "inst_hier_path": "processor/microblaze_0",
            "parameters": {
              "C_CACHE_BYTE_SIZE": {
                "value": "32768"
              },
              "C_DCACHE_BYTE_SIZE": {
                "value": "32768"
              },
              "C_DCACHE_USE_WRITEBACK": {
                "value": "1"
              },
              "C_DCACHE_VICTIMS": {
                "value": "8"
              },
              "C_DEBUG_ENABLED": {
                "value": "2"
              },
              "C_DEBUG_EXTERNAL_TRACE": {
                "value": "0"
              },
              "C_DEBUG_PROFILE_SIZE": {
                "value": "16384"
              },
              "C_DIV_ZERO_EXCEPTION": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_ENABLE_CONVERSION": {
                "value": "0"
              },
              "C_FSL_LINKS": {
                "value": "1"
              },
              "C_ICACHE_STREAMS": {
                "value": "1"
              },
              "C_ICACHE_VICTIMS": {
                "value": "8"
              },
              "C_ILL_OPCODE_EXCEPTION": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_M_AXI_D_BUS_EXCEPTION": {
                "value": "1"
              },
              "C_M_AXI_I_BUS_EXCEPTION": {
                "value": "1"
              },
              "C_NUMBER_OF_PC_BRK": {
                "value": "8"
              },
              "C_NUMBER_OF_WR_ADDR_BRK": {
                "value": "2"
              },
              "C_OPCODE_0x0_ILLEGAL": {
                "value": "1"
              },
              "C_UNALIGNED_EXCEPTIONS": {
                "value": "1"
              },
              "C_USE_BARREL": {
                "value": "1"
              },
              "C_USE_BRANCH_TARGET_CACHE": {
                "value": "1"
              },
              "C_USE_DCACHE": {
                "value": "1"
              },
              "C_USE_DIV": {
                "value": "1"
              },
              "C_USE_FPU": {
                "value": "2"
              },
              "C_USE_HW_MUL": {
                "value": "1"
              },
              "C_USE_ICACHE": {
                "value": "1"
              },
              "C_USE_MSR_INSTR": {
                "value": "1"
              },
              "C_USE_PCMP_INSTR": {
                "value": "1"
              },
              "C_USE_STACK_PROTECTION": {
                "value": "1"
              }
            },
            "interface_ports": {
              "DLMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DC": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_IC": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > DmaTestInterconnect memory/microblaze_0_local_memory/dlmb_bram_if_cntlr DmaTestInterconnect audio_components/audio_bram/audio_bram/axi_bram_ctrl_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "microblaze_0/S0_AXIS",
              "S0_AXIS_0"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "s_axi_intc",
              "microblaze_0_axi_intc/s_axi"
            ]
          },
          "interconnect_M07_AXI": {
            "interface_ports": [
              "S_AXI_TIMER",
              "axi_timer_0/S_AXI"
            ]
          },
          "microblaze_0_M_AXI_DC": {
            "interface_ports": [
              "M_AXI_DC",
              "microblaze_0/M_AXI_DC"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "M_AXI_DP",
              "microblaze_0/M_AXI_DP"
            ]
          },
          "microblaze_0_M_AXI_IC": {
            "interface_ports": [
              "M_AXI_IC",
              "microblaze_0/M_AXI_IC"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "mdm_1/MBDEBUG_0",
              "microblaze_0/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "DLMB",
              "microblaze_0/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "ILMB",
              "microblaze_0/ILMB"
            ]
          },
          "microblaze_0_interrupt": {
            "interface_ports": [
              "microblaze_0_axi_intc/interrupt",
              "microblaze_0/INTERRUPT"
            ]
          },
          "processor_M0_AXIS": {
            "interface_ports": [
              "M0_AXIS",
              "microblaze_0/M0_AXIS"
            ]
          }
        },
        "nets": {
          "In6_0_1": {
            "ports": [
              "simplesinemaster_int",
              "interrupts_xlconcat/In6"
            ]
          },
          "SimpleSine_0_interrupt": {
            "ports": [
              "simplesine_int",
              "interrupts_xlconcat/In2"
            ]
          },
          "audio_components_multisine_interrupt": {
            "ports": [
              "multisine_int",
              "interrupts_xlconcat/In4"
            ]
          },
          "axi_cdma_0_cdma_introut": {
            "ports": [
              "cdma_int",
              "interrupts_xlconcat/In0"
            ]
          },
          "axi_timer_0_interrupt": {
            "ports": [
              "axi_timer_0/interrupt",
              "interrupts_xlconcat/In5"
            ]
          },
          "axi_uartlite_0_interrupt": {
            "ports": [
              "uart_int",
              "interrupts_xlconcat/In1"
            ]
          },
          "clk_gen_clk_100": {
            "ports": [
              "s_axi_aclk",
              "axi_timer_0/s_axi_aclk",
              "microblaze_0/Clk",
              "microblaze_0_axi_intc/processor_clk",
              "microblaze_0_axi_intc/s_axi_aclk"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mdm_1/Debug_SYS_Rst",
              "Debug_SYS_Rst"
            ]
          },
          "microblaze_0_intr": {
            "ports": [
              "interrupts_xlconcat/dout",
              "microblaze_0_axi_intc/intr"
            ]
          },
          "outputs_moreDataNeededInterrupt_0": {
            "ports": [
              "i2s_int",
              "interrupts_xlconcat/In3"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "Reset",
              "microblaze_0/Reset",
              "microblaze_0_axi_intc/processor_rst"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_timer_0/s_axi_aresetn",
              "microblaze_0_axi_intc/s_axi_aresetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "audio_components_m_axi_gmem_0": {
        "interface_ports": [
          "audio_components/m_axi_gmem_0",
          "axi_interconnect_0/S02_AXI"
        ]
      },
      "axi_cdma_0_M_AXI": {
        "interface_ports": [
          "audio_components/M_AXI_DMA",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "axi_emc_0_EMC_INTF": {
        "interface_ports": [
          "cellular_ram",
          "memory/cellular_ram"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "debug",
          "outputs/debug"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "audio_components/S_AXI_BRAM",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "processor/s_axi_intc",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "audio_components/S_AXI_CDDMA",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "audio_components/s_axi_simplesine",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "outputs/S_AXI1",
          "axi_interconnect_0/M04_AXI"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "outputs/S_AXI",
          "axi_interconnect_0/M05_AXI"
        ]
      },
      "axi_interconnect_0_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M08_AXI",
          "audio_components/s_axi_simplesinemaster"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "outputs/usb_uart"
        ]
      },
      "interconnect_M07_AXI": {
        "interface_ports": [
          "processor/S_AXI_TIMER",
          "axi_interconnect_0/M07_AXI"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "processor/M_AXI_DC",
          "memory/S_AXI_DC"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "processor/M_AXI_DP",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "microblaze_0_M_AXI_IC": {
        "interface_ports": [
          "processor/M_AXI_IC",
          "memory/S_AXI_IC"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "processor/DLMB",
          "memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "processor/ILMB",
          "memory/ILMB"
        ]
      },
      "processor_M0_AXIS": {
        "interface_ports": [
          "processor/M0_AXIS",
          "outputs/audio_axis"
        ]
      },
      "s_axi_multisine_1": {
        "interface_ports": [
          "audio_components/s_axi_multisine",
          "axi_interconnect_0/M06_AXI"
        ]
      }
    },
    "nets": {
      "SimpleSine_0_interrupt": {
        "ports": [
          "audio_components/simplesine_interrupt",
          "intr2",
          "processor/simplesine_int"
        ]
      },
      "audio_components_multisine_interrupt": {
        "ports": [
          "audio_components/multisine_interrupt",
          "intr3",
          "processor/multisine_int"
        ]
      },
      "audio_components_simpleSineMaster_interrupt": {
        "ports": [
          "audio_components/simpleSineMaster_interrupt",
          "processor/simplesinemaster_int"
        ]
      },
      "axi_cdma_0_cdma_introut": {
        "ports": [
          "audio_components/cdma_introut",
          "processor/cdma_int"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "outputs/uart_int",
          "processor/uart_int"
        ]
      },
      "clk_gen_clk_100": {
        "ports": [
          "clk_gen/clk_100",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "audio_components/s_axi_lite_aclk",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_interconnect_0/M07_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "memory/LMB_Clk",
          "outputs/s_axi_aclk",
          "processor/s_axi_aclk",
          "axi_interconnect_0/M08_ACLK",
          "axi_interconnect_0/S02_ACLK"
        ]
      },
      "clk_gen_clk_300": {
        "ports": [
          "clk_gen/clk_300",
          "axi_interconnect_0/M04_ACLK",
          "outputs/s_axi_aclk1"
        ]
      },
      "clk_gen_clk_audio": {
        "ports": [
          "clk_gen/clk_audio",
          "outputs/audioClkIn"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "processor/Debug_SYS_Rst",
          "clk_gen/mb_debug_sys_rst"
        ]
      },
      "outputs_bclkOut_0": {
        "ports": [
          "outputs/bclkOut",
          "bclkOut"
        ]
      },
      "outputs_lrclkOut_0": {
        "ports": [
          "outputs/lrclkOut",
          "lrclkOut"
        ]
      },
      "outputs_mclkOut_2": {
        "ports": [
          "outputs/mclkOut",
          "mclkOut"
        ]
      },
      "outputs_moreDataNeededInterrupt_0": {
        "ports": [
          "outputs/is2_int",
          "intr1",
          "processor/i2s_int"
        ]
      },
      "outputs_sdataOut_0": {
        "ports": [
          "outputs/dataOut",
          "dataOut"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_gen/reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "clk_gen/bus_struct_reset",
          "memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "clk_gen/mb_reset",
          "processor/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "clk_gen/peripheral_aresetn",
          "memory/ARESETN",
          "audio_components/s_axi_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/S01_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M07_ARESETN",
          "outputs/s_axi_aresetn",
          "processor/s_axi_aresetn",
          "axi_interconnect_0/M08_ARESETN",
          "axi_interconnect_0/S02_ARESETN"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sysclk",
          "clk_gen/sys_clock"
        ]
      }
    },
    "addressing": {
      "/audio_components/audio_bram/axi_cdma_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_MultiSine_0_Reg": {
                "address_block": "/audio_components/MultiSine_0/s_axi_BUS_A/Reg",
                "offset": "0x00010000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BUS_A_BASEADDR",
                "offset_high_param": "C_S_AXI_BUS_A_HIGHADDR"
              },
              "SEG_SimpleSineMaster_0_Reg": {
                "address_block": "/audio_components/SimpleSineMaster_0/s_axi_control/Reg",
                "offset": "0x00000000",
                "range": "64K",
                "is_excluded": "TRUE",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_SimpleSine_0_Reg": {
                "address_block": "/audio_components/SimpleSine_0/s_axi_BUS_A/Reg",
                "offset": "0x00020000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BUS_A_BASEADDR",
                "offset_high_param": "C_S_AXI_BUS_A_HIGHADDR"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/audio_components/audio_bram/audio_bram/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_axi_cdma_0_Reg": {
                "address_block": "/audio_components/audio_bram/axi_cdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/outputs/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/processor/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/outputs/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/processor/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/audio_components/SimpleSineMaster_0": {
        "address_spaces": {
          "Data_m_axi_gmem": {
            "segments": {
              "SEG_MultiSine_0_Reg": {
                "address_block": "/audio_components/MultiSine_0/s_axi_BUS_A/Reg",
                "offset": "0x00010000",
                "range": "64K",
                "is_excluded": "TRUE",
                "offset_base_param": "C_S_AXI_BUS_A_BASEADDR",
                "offset_high_param": "C_S_AXI_BUS_A_HIGHADDR"
              },
              "SEG_SimpleSineMaster_0_Reg": {
                "address_block": "/audio_components/SimpleSineMaster_0/s_axi_control/Reg",
                "offset": "0x00000000",
                "range": "64K",
                "is_excluded": "TRUE",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_SimpleSine_0_Reg": {
                "address_block": "/audio_components/SimpleSine_0/s_axi_BUS_A/Reg",
                "offset": "0x00020000",
                "range": "64K",
                "is_excluded": "TRUE",
                "offset_base_param": "C_S_AXI_BUS_A_BASEADDR",
                "offset_high_param": "C_S_AXI_BUS_A_HIGHADDR"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/audio_components/audio_bram/audio_bram/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_axi_cdma_0_Reg": {
                "address_block": "/audio_components/audio_bram/axi_cdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/outputs/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/processor/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/outputs/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K",
                "is_excluded": "TRUE"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/processor/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/processor/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_MultiSine_0_Reg": {
                "address_block": "/audio_components/MultiSine_0/s_axi_BUS_A/Reg",
                "offset": "0x00010000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BUS_A_BASEADDR",
                "offset_high_param": "C_S_AXI_BUS_A_HIGHADDR"
              },
              "SEG_SimpleSineMaster_0_Reg": {
                "address_block": "/audio_components/SimpleSineMaster_0/s_axi_control/Reg",
                "offset": "0x00008000",
                "range": "32K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_SimpleSine_0_Reg": {
                "address_block": "/audio_components/SimpleSine_0/s_axi_BUS_A/Reg",
                "offset": "0x00020000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BUS_A_BASEADDR",
                "offset_high_param": "C_S_AXI_BUS_A_HIGHADDR"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/audio_components/audio_bram/audio_bram/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_axi_cdma_0_Reg": {
                "address_block": "/audio_components/audio_bram/axi_cdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_emc_0_MEM0": {
                "address_block": "/memory/emc_memory/axi_emc_0/S_AXI_MEM/MEM0",
                "offset": "0x60000000",
                "range": "512K",
                "offset_base_param": "C_S_AXI_MEM0_BASEADDR",
                "offset_high_param": "C_S_AXI_MEM0_HIGHADDR"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/outputs/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/processor/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/outputs/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/memory/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/processor/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_axi_emc_0_MEM0": {
                "address_block": "/memory/emc_memory/axi_emc_0/S_AXI_MEM/MEM0",
                "offset": "0x60000000",
                "range": "512K",
                "offset_base_param": "C_S_AXI_MEM0_BASEADDR",
                "offset_high_param": "C_S_AXI_MEM0_HIGHADDR"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/memory/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}