
---------- Begin Simulation Statistics ----------
simSeconds                                   0.018132                       # Number of seconds simulated (Second)
simTicks                                  18131958500                       # Number of ticks simulated (Tick)
finalTick                                 18131958500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    183.86                       # Real time elapsed on the host (Second)
hostTickRate                                 98616365                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16913764                       # Number of bytes of host memory used (Byte)
simInsts                                     50000003                       # Number of instructions simulated (Count)
simOps                                       50000003                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   271941                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     271941                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         36263918                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50097166                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50048633                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1183                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                96997                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             84713                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            36262467                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.380177                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.595924                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  13982371     38.56%     38.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8953537     24.69%     63.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6426351     17.72%     80.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3075189      8.48%     89.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1743303      4.81%     94.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    917482      2.53%     96.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    811990      2.24%     99.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    233687      0.64%     99.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    118557      0.33%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              36262467                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       5      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                556803      0.73%      0.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                466804      0.61%      1.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult             25522594     33.54%     34.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc          14005843     18.41%     53.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv              14327317     18.83%     72.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc              1287001      1.69%     73.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt             19839745     26.08%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   4936      0.01%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 10979      0.01%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             27531      0.04%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            37112      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4190972      8.37%      8.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%      8.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%      8.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      5306514     10.60%     18.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     18.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt     12168983     24.31%     43.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      5711701     11.41%     54.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc     10447948     20.88%     75.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv      1253761      2.51%     78.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       139303      0.28%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt      1253763      2.51%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       406819      0.81%     81.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        63083      0.13%     81.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      5770921     11.53%     93.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3334833      6.66%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50048633                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.380122                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            76086670                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        1.520255                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 45600336                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 4732411                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4658032                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 166847244                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 45462495                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         45384572                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4676794                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    121458477                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50043845                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       6175426                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      3900                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            9573188                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         155185                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3397762                       # Number of stores executed (Count)
system.cpu.numRate                           1.379990                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              13                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1451                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000003                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000003                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.725278                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.725278                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.378781                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.378781                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   27065815                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7680541                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    63995466                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   38809344                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 506129349                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 42029992                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 18131958500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        6183470                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3400809                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1773039                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       966007                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  155505                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            150132                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              5601                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               144381                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  144371                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999931                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           96997                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              5598                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     36243068                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.379574                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.246537                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        23935286     66.04%     66.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1909074      5.27%     71.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1935934      5.34%     76.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1333397      3.68%     80.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          857622      2.37%     82.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          842148      2.32%     85.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5429607     14.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     36243068                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000003                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000003                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     9553236                       # Number of memory references committed (Count)
system.cpu.commit.loads                       6157147                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     154886                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   45363726                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    25884532                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     0                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4175792      8.35%      8.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%      8.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%      8.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      5304731     10.61%     18.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     18.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt     12160667     24.32%     43.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      5711314     11.42%     54.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc     10447527     20.90%     75.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv      1253703      2.51%     78.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       139300      0.28%     78.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt      1253701      2.51%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       398123      0.80%     81.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        62330      0.12%     81.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      5759024     11.52%     93.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3333759      6.67%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000003                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5429607                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        8270098                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8270098                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8270098                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8270098                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1041412                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1041412                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1041412                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1041412                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  39837042000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  39837042000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  39837042000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  39837042000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      9311510                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       9311510                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      9311510                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      9311510                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.111841                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.111841                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.111841                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.111841                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 38252.912392                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 38252.912392                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 38252.912392                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 38252.912392                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           18                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            9                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       145908                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            145908                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       791027                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        791027                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       791027                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       791027                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       250385                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       250385                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       250385                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       250385                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7779452000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7779452000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7779452000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7779452000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.026890                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026890                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.026890                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026890                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 31069.960261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 31069.960261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 31069.960261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 31069.960261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 248335                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4874026                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4874026                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1041400                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1041400                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  39836361500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  39836361500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5915426                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5915426                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.176048                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.176048                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 38252.699731                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 38252.699731                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       791017                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       791017                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       250383                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       250383                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7779319000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7779319000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.042327                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.042327                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 31069.677254                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 31069.677254                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3396072                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3396072                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           12                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           12                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       680500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       680500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3396084                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3396084                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000004                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000004                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 56708.333333                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 56708.333333                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data            2                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total            2                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       133000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       133000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000001                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data        66500                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total        66500                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2036.186286                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3250064                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             248335                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              13.087418                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2036.186286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994232                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994232                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          160                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          847                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          827                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          203                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           74742463                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          74742463                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1567008                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              26330457                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4770086                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3588779                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   6137                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               144255                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50150698                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         1995                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         1995                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         1995                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         1995                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          534                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          534                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          534                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          534                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker     34554000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total     34554000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker     34554000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total     34554000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker         2529                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total         2529                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker         2529                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total         2529                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.211151                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.211151                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.211151                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.211151                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 64707.865169                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 64707.865169                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 64707.865169                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 64707.865169                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          534                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          534                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          534                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          534                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker     34020000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total     34020000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker     34020000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total     34020000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.211151                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.211151                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.211151                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.211151                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 63707.865169                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 63707.865169                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 63707.865169                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 63707.865169                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements          518                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         1995                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         1995                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          534                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          534                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker     34554000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total     34554000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker         2529                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total         2529                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.211151                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.211151                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 64707.865169                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 64707.865169                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          534                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          534                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker     34020000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total     34020000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.211151                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.211151                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 63707.865169                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 63707.865169                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.997142                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs         2376                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs          518                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.586873                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1541500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.997142                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses         5592                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses         5592                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              10207                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50388405                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      155505                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             144371                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      36246096                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   12280                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                         12                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3286196                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    14                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           36262467                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.389547                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.607943                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 27151734     74.88%     74.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   123688      0.34%     75.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1382860      3.81%     79.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    96363      0.27%     79.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1161366      3.20%     82.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   103648      0.29%     82.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3930068     10.84%     93.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    36124      0.10%     93.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2276616      6.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             36262467                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.004288                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.389491                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3286138                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3286138                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3286138                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3286138                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           58                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              58                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           58                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             58                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3288000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3288000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3288000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3288000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3286196                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3286196                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3286196                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3286196                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000018                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000018                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000018                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000018                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 56689.655172                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 56689.655172                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 56689.655172                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 56689.655172                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          308                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             77                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst            6                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             6                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            6                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           52                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           52                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           52                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           52                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2971000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2971000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2971000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2971000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 57134.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 57134.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 57134.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 57134.615385                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3286138                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3286138                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           58                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            58                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3288000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3288000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3286196                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3286196                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000018                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000018                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 56689.655172                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 56689.655172                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            6                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           52                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           52                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2971000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2971000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 57134.615385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 57134.615385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            51.994668                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    51.994668                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.025388                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.025388                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           52                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           52                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.025391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           26289620                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          26289620                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      6137                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     116353                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      766                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50097199                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   92                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  6183470                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3400809                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       466                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            716                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           5182                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          416                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 5598                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50042862                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50042604                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  41267437                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  59532024                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.379956                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.693197                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       204500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       204500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       204500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       204500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 68166.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 68166.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 68166.666667                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 68166.666667                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       201500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       201500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       201500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       201500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 67166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 67166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 67166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 67166.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       204500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       204500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 68166.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 68166.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       201500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       201500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 67166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 67166.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     2.999777                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1277500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     2.999777                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.187486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.187486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            9                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            9                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      259981                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   26302                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 716                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   4707                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            6157146                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.172564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            47.664501                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                5472472     88.88%     88.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                77854      1.26%     90.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  379      0.01%     90.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  352      0.01%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  337      0.01%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  717      0.01%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2920      0.05%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                28788      0.47%     90.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                32295      0.52%     91.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                60139      0.98%     92.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             185391      3.01%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              45231      0.73%     95.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              52823      0.86%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             141219      2.29%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              11656      0.19%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               7605      0.12%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              19763      0.32%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1352      0.02%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                166      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 99      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 88      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 99      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                104      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 92      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 85      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 99      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                104      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 73      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 85      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 74      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            14685      0.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3384                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              6157146                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   6175328                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                     868                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               6176196                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3397761                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                     14                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3397775                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       9573089                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                         882                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   9573971                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3286168                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       1                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3286169                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3286168                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           1                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3286169                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   6137                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2821545                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                21282475                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1880                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6643850                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5506580                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50109120                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 66200                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   5757                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.fullRegistersEvents         4446472                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            46552682                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    91175442                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 27124862                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  64040069                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              46449024                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   103459                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  15212213                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         80910460                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100213663                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000003                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 142886                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    142886                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                142886                       # number of overall hits (Count)
system.l2.overallHits::total                   142886                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker          534                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   52                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               107499                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  108088                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker          534                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  52                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              107499                       # number of overall misses (Count)
system.l2.overallMisses::total                 108088                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker     33209000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       197000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         2919000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      7156937000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7193262000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker     33209000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       197000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2919000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     7156937000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7193262000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker          534                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 52                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             250385                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                250974                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker          534                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                52                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            250385                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               250974                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.429335                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.430674                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.429335                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.430674                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 62189.138577                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 65666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 56134.615385                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 66576.777458                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    66550.051810                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 62189.138577                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 65666.666667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 56134.615385                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 66576.777458                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   66550.051810                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.mmu.dtb.walker          534                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               52                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           107499                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              108088                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker          534                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              52                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          107499                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             108088                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker     32141000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       191000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      2815000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   6941943000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6977090000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker     32141000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       191000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2815000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   6941943000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6977090000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.429335                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.430674                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.429335                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.430674                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 60189.138577                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 63666.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 54134.615385                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 64576.814668                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 64550.088817                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 60189.138577                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 63666.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 54134.615385                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 64576.814668                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 64550.088817                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       102895                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         102895                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            52                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               52                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2919000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2919000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           52                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             52                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 56134.615385                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 56134.615385                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           52                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           52                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2815000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2815000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 54134.615385                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 54134.615385                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data                2                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   2                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       131000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         131000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data              2                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                 2                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        65500                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        65500                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            2                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               2                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       127000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       127000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        63500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        63500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         142886                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            142886                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker          534                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       107497                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          108034                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker     33209000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       197000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   7156806000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   7190212000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker          534                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       250383                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        250920                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.429330                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.430552                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 62189.138577                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 65666.666667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 66576.797492                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 66555.084510                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker          534                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       107497                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       108034                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker     32141000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       191000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   6941816000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6974148000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.429330                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.430552                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 60189.138577                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 63666.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 64576.834702                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 64555.121536                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       145908                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           145908                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       145908                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       145908                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2258.073024                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       285772                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     142886                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                              2                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    35075000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    2258.073024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.137822                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.137822                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           3022                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   88                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  572                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  933                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  762                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  667                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.184448                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4144124                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4144124                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples       534.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        52.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    107499.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000844292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              220139                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      108088                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    108088                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                108088                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   86018                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   21620                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     351                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      96                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6917632                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              381515984.60806096                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   18131926000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     167751.52                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker        34176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         3328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6879936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 1884848.787846056512                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 10589.038133966609                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 183543.327655421221                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 379437003.454425513744                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker          534                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           52                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       107499                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     14973892                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        94956                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1123132                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3473229036                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     28041.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     21598.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32309.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker        34176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         3328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6879936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6917632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         3328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker          534                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           52                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       107499                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          108088                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker      1884849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        10589                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         183543                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      379437003                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         381515985                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       183543                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        183543                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker      1884849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        10589                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        183543                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     379437003                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        381515985                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               108088                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2047                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3748                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         4156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         4715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         5003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         5609                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         5769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         5922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         5926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         5778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         6003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         5719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         5476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         4989                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         4544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         4028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         3603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         3168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         2668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         2297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1598745720                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             360149216                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3489421016                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14791.15                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32283.15                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               64045                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            59.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        44030                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   157.059459                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   130.593181                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    99.137560                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        15290     34.73%     34.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        18999     43.15%     77.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7662     17.40%     95.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1699      3.86%     99.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          327      0.74%     99.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           44      0.10%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            3      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        44030                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               6917632                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              381.515985                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               59.25                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    40983520.031999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    54478771.771199                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   132860722.444800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3225159116.121617                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 13974420942.820749                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1099134858.124805                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  18527037931.315197                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1021.789121                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1618327182                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    814800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15698831318                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    96375674.303999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    128084613.652800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   321791647.833598                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3225159116.121617                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 15103426691.807749                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 231650214.835206                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  19106487958.555180                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1053.746508                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    289855608                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    814800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17027302892                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              108084                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            102895                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  2                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          108086                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       319069                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       319073                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  319073                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      6917504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      6917520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6917520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             108090                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   108090    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               108090                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           274256500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          579392696                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         210983                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       102945                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             250970                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       145908                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           102945                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp                2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             52                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        250920                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       749107                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1586                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 750803                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25362640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        34176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                25400336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               0                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            250976                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000199                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.014113                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  250926     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      50      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              250976                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          322869500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             52000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         250384000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              3000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy            534000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        499827                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       248853                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           50                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  18131958500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.017538                       # Number of seconds simulated (Second)
simTicks                                  17537950500                       # Number of ticks simulated (Tick)
finalTick                                 35669909000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    193.14                       # Real time elapsed on the host (Second)
hostTickRate                                 90802699                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16914788                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      100000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   517749                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     517749                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         35075901                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50102546                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                       50050841                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1118                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               102570                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             88992                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            35075901                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.426930                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.603660                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  12842219     36.61%     36.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8853469     25.24%     61.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6479458     18.47%     80.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3082123      8.79%     89.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1759700      5.02%     94.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    898358      2.56%     96.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    784855      2.24%     98.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    253385      0.72%     99.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    122334      0.35%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              35075901                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      12      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                498069      0.65%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                439243      0.58%      1.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult             26052623     34.16%     35.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc          14289051     18.74%     54.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv              13868414     18.19%     72.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc              1159769      1.52%     73.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt             19868299     26.05%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   5069      0.01%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 13618      0.02%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             28147      0.04%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            35561      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4231692      8.45%      8.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%      8.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%      8.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      5316517     10.62%     19.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     19.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt     12130463     24.24%     43.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      5689072     11.37%     54.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc     10406551     20.79%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv      1248787      2.50%     77.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       138752      0.28%     78.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt      1248815      2.50%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       429864      0.86%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        75596      0.15%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      5786484     11.56%     93.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3348248      6.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50050841                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.426930                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            76257875                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        1.523608                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 44569030                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 4813390                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4733584                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 166867549                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 45392461                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         45311847                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4755851                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                    121552865                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50046601                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       6215119                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      4001                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            9638837                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         157755                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3423718                       # Number of stores executed (Count)
system.cpu.numRate                           1.426809                       # Inst execution rate ((Count/Cycle))
system.cpu.committedInsts                    49999998                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      49999998                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.701518                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.701518                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.425480                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.425480                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   27159304                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7735710                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    63838092                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   38728552                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 499186085                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 41941303                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 35669909000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        6222733                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3426797                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1787413                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       982490                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  158099                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            151673                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              6350                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               145198                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  145198                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          102570                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              6350                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     35055407                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.426313                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.271865                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        22777681     64.98%     64.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1885894      5.38%     70.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1952006      5.57%     75.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1279242      3.65%     79.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          882042      2.52%     82.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          827054      2.36%     84.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5451488     15.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     35055407                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999998                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               49999998                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     9617610                       # Number of memory references committed (Count)
system.cpu.commit.loads                       6195549                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     157466                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   45288496                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    25948062                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     0                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4215639      8.43%      8.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%      8.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%      8.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      5314638     10.63%     19.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     19.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt     12121052     24.24%     43.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      5688692     11.38%     54.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc     10406142     20.81%     75.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv      1248737      2.50%     77.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       138749      0.28%     78.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt      1248739      2.50%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       420995      0.84%     81.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        74868      0.15%     81.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      5774554     11.55%     93.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3347193      6.69%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     49999998                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5451488                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        8492509                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8492509                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8492509                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8492509                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       864274                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          864274                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       864274                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         864274                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  31042413500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  31042413500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  31042413500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  31042413500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      9356783                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       9356783                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      9356783                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      9356783                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.092369                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.092369                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.092369                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.092369                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 35917.328879                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 35917.328879                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 35917.328879                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 35917.328879                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       133069                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            133069                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       645812                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        645812                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       645812                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       645812                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       218462                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       218462                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       218462                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       218462                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   6242017500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6242017500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   6242017500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6242017500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.023348                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.023348                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.023348                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.023348                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 28572.554952                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 28572.554952                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 28572.554952                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 28572.554952                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 218464                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      5070445                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5070445                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       864274                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        864274                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  31042413500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  31042413500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5934719                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5934719                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.145630                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.145630                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 35917.328879                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 35917.328879                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       645812                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       645812                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       218462                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       218462                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6242017500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   6242017500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.036811                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.036811                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 28572.554952                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 28572.554952                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3422064                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3422064                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      3422064                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3422064                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13981390                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             220512                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              63.404214                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          810                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          572                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           75072728                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          75072728                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1566247                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              25142232                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4763663                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3596859                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   6900                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               145061                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts               50161878                       # Number of instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker          506                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total          506                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker          506                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total          506                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          220                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          220                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          220                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          220                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker     15889000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total     15889000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker     15889000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total     15889000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker          726                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total          726                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker          726                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total          726                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.303030                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.303030                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.303030                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.303030                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 72222.727273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 72222.727273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 72222.727273                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 72222.727273                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          220                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          220                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          220                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          220                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker     15669000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total     15669000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker     15669000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total     15669000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.303030                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.303030                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.303030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.303030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 71222.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 71222.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 71222.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 71222.727273                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements          220                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker          506                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total          506                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          220                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          220                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker     15889000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total     15889000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker          726                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total          726                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.303030                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.303030                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 72222.727273                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 72222.727273                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          220                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          220                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker     15669000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total     15669000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.303030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.303030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 71222.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 71222.727273                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          879                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs          236                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.724576                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses         1672                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses         1672                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               6877                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50436755                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      158099                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             145198                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      35062124                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   13800                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   3288163                       # Number of cache lines fetched (Count)
system.cpu.fetch.nisnDist::samples           35075901                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.437932                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.638906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 25953442     73.99%     73.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   125646      0.36%     74.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1380415      3.94%     78.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    91565      0.26%     78.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1172153      3.34%     81.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   102894      0.29%     82.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3944643     11.25%     93.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    36500      0.10%     93.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2268643      6.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             35075901                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.004507                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.437932                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3288163                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3288163                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3288163                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3288163                       # number of overall hits (Count)
system.cpu.icache.demandAccesses::cpu.inst      3288163                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3288163                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3288163                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3288163                       # number of overall (read+write) accesses (Count)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3288163                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3288163                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst      3288163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3288163                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   52                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              6574353                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 52                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           126429.865385                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           52                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.025391                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.025391                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           52                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           52                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.025391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           26305304                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          26305304                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      6900                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     128642                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      804                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50102546                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   84                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  6222733                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3426797                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       511                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            739                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6237                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          113                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 6350                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50045735                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50045431                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  40926746                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  58636954                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.426775                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.697968                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            3                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            3                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      280400                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   27183                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 739                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   4731                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            6195549                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.223998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            41.732282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                5656612     91.30%     91.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                68698      1.11%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   82      0.00%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   58      0.00%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   53      0.00%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  100      0.00%     92.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1818      0.03%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                23849      0.38%     92.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                24023      0.39%     93.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                49051      0.79%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             151528      2.45%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              33559      0.54%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              40979      0.66%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             111579      1.80%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               8322      0.13%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2717      0.04%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               8943      0.14%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                562      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 77      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 94      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 88      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                104      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 97      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 77      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 75      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 71      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 97      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 89      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 91      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                105      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            11951      0.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             3937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              6195549                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                   6215128                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                     242                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               6215370                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3423718                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3423718                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       9638846                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                         242                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   9639088                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3288163                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3288163                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3288163                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3288163                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   6900                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2830944                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                20092011                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6639415                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5506631                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50114115                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 82382                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   6334                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.fullRegistersEvents         4439369                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            46529101                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    91118314                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 27221860                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  63883888                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              46420469                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   108655                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  15200545                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         79706487                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100225667                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999998                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   49999998                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 132735                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    132735                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                132735                       # number of overall hits (Count)
system.l2.overallHits::total                   132735                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker          220                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                85727                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   85947                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker          220                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               85727                       # number of overall misses (Count)
system.l2.overallMisses::total                  85947                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker     15338000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      5678860500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         5694198500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker     15338000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     5678860500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        5694198500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker          220                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             218462                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                218682                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker          220                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            218462                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               218682                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.392411                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.393023                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.392411                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.393023                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 69718.181818                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 66243.546374                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    66252.440457                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 69718.181818                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 66243.546374                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   66252.440457                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.mmu.dtb.walker          220                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            85727                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               85947                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker          220                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           85727                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              85947                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker     14898000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   5507402500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     5522300500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker     14898000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   5507402500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    5522300500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.392411                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.393023                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.392411                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.393023                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 67718.181818                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 64243.499714                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 64252.393917                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 67718.181818                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 64243.499714                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 64252.393917                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        85569                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          85569                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data         132735                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            132735                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker          220                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        85727                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           85947                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker     15338000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   5678860500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   5694198500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker          220                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       218462                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        218682                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.392411                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.393023                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 69718.181818                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 66243.546374                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 66252.440457                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker          220                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        85727                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        85947                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker     14898000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5507402500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5522300500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.392411                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.393023                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 67718.181818                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 64243.499714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 64252.393917                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       133069                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           133069                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       133069                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       133069                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3240.450485                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       268826                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     136091                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.975340                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    3240.450485                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.197781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.197781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           3356                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   68                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  480                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  684                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  953                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 1171                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.204834                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3631629                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3631629                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples       220.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     85727.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000811292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              176119                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       85947                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     85947                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 85947                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   69552                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   16281                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5500608                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              313640296.79522699                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   17537718000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     204052.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker        14080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5486528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 802830.410543124774                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 312837466.384683907032                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker          220                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        85727                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker      7822664                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2741619926                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     35557.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31980.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker        14080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5486528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5500608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker          220                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        85727                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           85947                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker       802830                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      312837466                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         313640297                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker       802830                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     312837466                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        313640297                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                85947                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         4443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1771                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         2319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         2280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         2734                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         2996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         3198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         3597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         4054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         4481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         4876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         5184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1246057666                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             286375404                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2749442590                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14497.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31989.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               51994                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        33956                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   162.024267                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   134.400693                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   101.179491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127        11390     33.54%     33.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191         8272     24.36%     57.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         5820     17.14%     75.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         4776     14.07%     89.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         1982      5.84%     94.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          950      2.80%     97.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          448      1.32%     99.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          205      0.60%     99.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639           70      0.21%     99.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703           27      0.08%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767           12      0.04%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831            4      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        33956                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               5500608                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              313.640297                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               60.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    56577280.031999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    75185597.726400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   190794323.731200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3121255794.081608                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 14166034558.703804                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 564137262.796800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  18173984817.072041                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1036.266171                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    800709152                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    788550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15948691348                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    49313706.623999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    65607550.478400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   170725986.278399                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3121255794.081608                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 13620721071.383913                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 983135196.556801                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  18010759305.403217                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1026.959182                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1443699860                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    788550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15305700640                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               85949                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             85569                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           85947                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       257465                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       257465                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  257465                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      5500736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      5500736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5500736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              85947                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    85947    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                85947                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           221603000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          461551340                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         171516                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        85615                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             218684                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       133069                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            85615                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        218682                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       655390                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          660                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 656050                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     22498112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        14080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                22512192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               0                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            218682                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000210                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.014502                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  218636     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      46      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              218682                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          285217500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         218464000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy            220000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        437366                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       218684                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  17537950500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
