digraph "0_linux_0c17d1d2c61936401f4702e1846e2c19b200f958_0@pointer" {
"1000277" [label="(Call,insn->imm != 0)"];
"1000276" [label="(Call,insn->imm != 0 || insn->off != 0)"];
"1000442" [label="(Call,__mark_reg_known(regs + insn->dst_reg,\n\t\t\t\t\t\t insn->imm))"];
"1000459" [label="(Call,(u32)insn->imm)"];
"1000453" [label="(Call,__mark_reg_known(regs + insn->dst_reg,\n\t\t\t\t\t\t (u32)insn->imm))"];
"1000452" [label="(Block,)"];
"1000289" [label="(Identifier,env)"];
"1000275" [label="(ControlStructure,if (insn->imm != 0 || insn->off != 0))"];
"1000443" [label="(Call,regs + insn->dst_reg)"];
"1000461" [label="(Call,insn->imm)"];
"1000329" [label="(Call,check_reg_arg(env, insn->dst_reg, DST_OP))"];
"1000651" [label="(MethodReturn,static int)"];
"1000277" [label="(Call,insn->imm != 0)"];
"1000454" [label="(Call,regs + insn->dst_reg)"];
"1000295" [label="(Identifier,err)"];
"1000453" [label="(Call,__mark_reg_known(regs + insn->dst_reg,\n\t\t\t\t\t\t (u32)insn->imm))"];
"1000441" [label="(Block,)"];
"1000442" [label="(Call,__mark_reg_known(regs + insn->dst_reg,\n\t\t\t\t\t\t insn->imm))"];
"1000281" [label="(Literal,0)"];
"1000117" [label="(Call,*regs = cur_regs(env))"];
"1000650" [label="(Literal,0)"];
"1000284" [label="(Identifier,insn)"];
"1000282" [label="(Call,insn->off != 0)"];
"1000276" [label="(Call,insn->imm != 0 || insn->off != 0)"];
"1000448" [label="(Call,insn->imm)"];
"1000278" [label="(Call,insn->imm)"];
"1000459" [label="(Call,(u32)insn->imm)"];
"1000277" -> "1000276"  [label="AST: "];
"1000277" -> "1000281"  [label="CFG: "];
"1000278" -> "1000277"  [label="AST: "];
"1000281" -> "1000277"  [label="AST: "];
"1000284" -> "1000277"  [label="CFG: "];
"1000276" -> "1000277"  [label="CFG: "];
"1000277" -> "1000651"  [label="DDG: insn->imm"];
"1000277" -> "1000276"  [label="DDG: insn->imm"];
"1000277" -> "1000276"  [label="DDG: 0"];
"1000277" -> "1000442"  [label="DDG: insn->imm"];
"1000277" -> "1000459"  [label="DDG: insn->imm"];
"1000276" -> "1000275"  [label="AST: "];
"1000276" -> "1000282"  [label="CFG: "];
"1000282" -> "1000276"  [label="AST: "];
"1000289" -> "1000276"  [label="CFG: "];
"1000295" -> "1000276"  [label="CFG: "];
"1000276" -> "1000651"  [label="DDG: insn->off != 0"];
"1000276" -> "1000651"  [label="DDG: insn->imm != 0 || insn->off != 0"];
"1000276" -> "1000651"  [label="DDG: insn->imm != 0"];
"1000282" -> "1000276"  [label="DDG: insn->off"];
"1000282" -> "1000276"  [label="DDG: 0"];
"1000442" -> "1000441"  [label="AST: "];
"1000442" -> "1000448"  [label="CFG: "];
"1000443" -> "1000442"  [label="AST: "];
"1000448" -> "1000442"  [label="AST: "];
"1000650" -> "1000442"  [label="CFG: "];
"1000442" -> "1000651"  [label="DDG: __mark_reg_known(regs + insn->dst_reg,\n\t\t\t\t\t\t insn->imm)"];
"1000442" -> "1000651"  [label="DDG: regs + insn->dst_reg"];
"1000442" -> "1000651"  [label="DDG: insn->imm"];
"1000117" -> "1000442"  [label="DDG: regs"];
"1000329" -> "1000442"  [label="DDG: insn->dst_reg"];
"1000459" -> "1000453"  [label="AST: "];
"1000459" -> "1000461"  [label="CFG: "];
"1000460" -> "1000459"  [label="AST: "];
"1000461" -> "1000459"  [label="AST: "];
"1000453" -> "1000459"  [label="CFG: "];
"1000459" -> "1000651"  [label="DDG: insn->imm"];
"1000459" -> "1000453"  [label="DDG: insn->imm"];
"1000453" -> "1000452"  [label="AST: "];
"1000454" -> "1000453"  [label="AST: "];
"1000650" -> "1000453"  [label="CFG: "];
"1000453" -> "1000651"  [label="DDG: (u32)insn->imm"];
"1000453" -> "1000651"  [label="DDG: __mark_reg_known(regs + insn->dst_reg,\n\t\t\t\t\t\t (u32)insn->imm)"];
"1000453" -> "1000651"  [label="DDG: regs + insn->dst_reg"];
"1000117" -> "1000453"  [label="DDG: regs"];
"1000329" -> "1000453"  [label="DDG: insn->dst_reg"];
}
