git clone --depth 1 --no-tags https://github.com/Wyk951117/Advanced-MC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173367373
git clone --depth 1 --no-tags https://github.com/emresevilgen/CS223_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174402483
git clone --depth 1 --no-tags https://github.com/MichaelWes/ece342-lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174743189
git clone --depth 1 --no-tags https://github.com/jackwma/Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169703878
git clone --depth 1 --no-tags https://github.com/BerZerKku/VERILOG_BSK_v3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166194154
git clone --depth 1 --no-tags https://github.com/wswslzp/SAD_disparity.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165205439
git clone --depth 1 --no-tags https://github.com/sara-weber/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166296690
git clone --depth 1 --no-tags https://github.com/ooorin/Mips-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174098175
git clone --depth 1 --no-tags https://github.com/rsurya07/Bus-based-CPU-Memory-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172787738
git clone --depth 1 --no-tags https://github.com/hyunsuchae/RISC-V_SERV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181084511
git clone --depth 1 --no-tags https://github.com/pbannai/18847Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178730801
git clone --depth 1 --no-tags https://github.com/mauriciomc/GIT_MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181928537
git clone --depth 1 --no-tags https://github.com/dudasenna/infrahardfinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184344696
git clone --depth 1 --no-tags https://github.com/MatanShohat/ORAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185347884
git clone --depth 1 --no-tags https://github.com/k3vn19/OKX_ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186468649
git clone --depth 1 --no-tags https://github.com/savagewil/NeuronVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186198075
git clone --depth 1 --no-tags https://github.com/tec-tdg/proyecto_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186863336
git clone --depth 1 --no-tags https://github.com/vkrishn2/EECS112L_RISCV_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169676382
git clone --depth 1 --no-tags https://github.com/cheimu/Introduction-to-Digital-Circuit-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168216167
git clone --depth 1 --no-tags https://github.com/algoldst/CPE233_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174631999
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_adc_rx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173105642
git clone --depth 1 --no-tags https://github.com/jagan-hazard/System_Verilog_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173896858
git clone --depth 1 --no-tags https://github.com/devangKhamar/SytemVerilog_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167581945
git clone --depth 1 --no-tags https://github.com/alfredolimams/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167265932
git clone --depth 1 --no-tags https://github.com/Darky777/help_utility.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162432749
git clone --depth 1 --no-tags https://github.com/pajakprzemyslaw/ps2_to_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165133497
git clone --depth 1 --no-tags https://github.com/fjasic/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176044097
git clone --depth 1 --no-tags https://github.com/ruthienguyen/Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176036078
git clone --depth 1 --no-tags https://github.com/Chepelash/fpga_lab_A3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177966183
git clone --depth 1 --no-tags https://github.com/runsler/sudoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170082876
git clone --depth 1 --no-tags https://github.com/mattcuento/RAT-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170911422
git clone --depth 1 --no-tags https://github.com/grantneuman/Advanced_Department_Store_Checkout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163443082
git clone --depth 1 --no-tags https://github.com/grantneuman/Tug_of_War.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163443701
git clone --depth 1 --no-tags https://github.com/Ema0898/Taller_Diseno_DIgital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171961930
git clone --depth 1 --no-tags https://github.com/BalajSaleem/Traffic-Light-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174185053
git clone --depth 1 --no-tags https://github.com/ZhilanZhou/FGPAprogramming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146387806
git clone --depth 1 --no-tags https://github.com/leajalil/RISC-V_uniciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145940061
git clone --depth 1 --no-tags https://github.com/tscr00/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146142058
git clone --depth 1 --no-tags https://github.com/ghammes-ainstein/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148081102
git clone --depth 1 --no-tags https://github.com/austinkett/ECE-337-3DES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148323249
git clone --depth 1 --no-tags https://github.com/sharonfeldman/sv-assertions-goto-repetiotion-operator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146716287
git clone --depth 1 --no-tags https://github.com/ChulWPark/Project-ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153360271
git clone --depth 1 --no-tags https://github.com/zacyangs/sata_device_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156044413
git clone --depth 1 --no-tags https://github.com/shotaro-0131/Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157669335
git clone --depth 1 --no-tags https://github.com/lukewulf/ece111hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158335337
git clone --depth 1 --no-tags https://github.com/algoldst/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158478959
git clone --depth 1 --no-tags https://github.com/weinoh/quad-doctor-ece551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150304433
git clone --depth 1 --no-tags https://github.com/motagiyash/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150797320
git clone --depth 1 --no-tags https://github.com/AdamVerner/oscilo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151388084
git clone --depth 1 --no-tags https://github.com/cansucananceyhan/NimGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154222831
git clone --depth 1 --no-tags https://github.com/trentn/random_tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179686435
git clone --depth 1 --no-tags https://github.com/snehasr13/aes-encryptor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185684662
git clone --depth 1 --no-tags https://github.com/FiltheThrill/ECE385-CowboyVSAlien.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184639647
git clone --depth 1 --no-tags https://github.com/QuangTran2706/arilogcal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187148356
git clone --depth 1 --no-tags https://github.com/amartinez10/systemverilogprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156931518
git clone --depth 1 --no-tags https://github.com/jhanani29/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155143630
git clone --depth 1 --no-tags https://github.com/DionLegierse/programmeerbareHardware1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156567869
git clone --depth 1 --no-tags https://github.com/skatanik/cordic_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156375883
git clone --depth 1 --no-tags https://github.com/rohanmahapatra/segway_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157288534
git clone --depth 1 --no-tags https://github.com/melihtanriyakul/ALU-and-testbench-in-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158374148
git clone --depth 1 --no-tags https://github.com/EmptyJackson/Practical-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158002439
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwuart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160607475
git clone --depth 1 --no-tags https://github.com/upadhk/EE-271-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162367638
git clone --depth 1 --no-tags https://github.com/baxterjo/ECE271-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158865259
git clone --depth 1 --no-tags https://github.com/deltalian/test2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162889249
git clone --depth 1 --no-tags https://github.com/SingularityKChen/RC6_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161043331
git clone --depth 1 --no-tags https://github.com/yelgabrun/y_risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161142960
git clone --depth 1 --no-tags https://github.com/php-technolog/owire.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154185615
git clone --depth 1 --no-tags https://github.com/louie00333/E-Drum-Kit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174934986
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-mapFold-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170916594
git clone --depth 1 --no-tags https://github.com/CwbhX/Digital-Circuits-II-RGB-Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170586452
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-channels.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170687423
git clone --depth 1 --no-tags https://github.com/Darky777/rtl_library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165846966
git clone --depth 1 --no-tags https://github.com/SavicLuka/ocp_splitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148897895
git clone --depth 1 --no-tags https://github.com/eajacobson67/ECE385-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148955554
git clone --depth 1 --no-tags https://github.com/xumoxiao/xmx_rtl_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149840843
git clone --depth 1 --no-tags https://github.com/enchantessss/uvm_note.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151749170
git clone --depth 1 --no-tags https://github.com/steinarc/SimpleFCNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150879969
git clone --depth 1 --no-tags https://github.com/JayAnderson03/Multi-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150211796
git clone --depth 1 --no-tags https://github.com/akhilayyagari/AES128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150181365
git clone --depth 1 --no-tags https://github.com/ig007/RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150198045
git clone --depth 1 --no-tags https://github.com/ziqiangt/ELEC402.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149655398
git clone --depth 1 --no-tags https://github.com/RyanDevlin/Custom-Cryptographic-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148691786
git clone --depth 1 --no-tags https://github.com/aarasyid/EE-469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153507143
git clone --depth 1 --no-tags https://github.com/jagjordi/IL2450.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171452436
git clone --depth 1 --no-tags https://github.com/christianphan/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168905469
git clone --depth 1 --no-tags https://github.com/prabakaranvlsi/SyncFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169876297
git clone --depth 1 --no-tags https://github.com/TheGreatGitsby/pipeFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177248708
git clone --depth 1 --no-tags https://github.com/DigitalSystems-FunctionalVerification/Playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177781044
git clone --depth 1 --no-tags https://github.com/talhasen123/4-Man-Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176484361
git clone --depth 1 --no-tags https://github.com/lcy0816/MIPS16_ISA_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176548393
git clone --depth 1 --no-tags https://github.com/aleguerrerol/ELO212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181080921
git clone --depth 1 --no-tags https://github.com/mcesarpl/8-bit-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177060999
git clone --depth 1 --no-tags https://github.com/Abrahamlga/Tarea_MIPS_multiciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178060410
git clone --depth 1 --no-tags https://github.com/rcon101/Baysys3MemSys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186046420
git clone --depth 1 --no-tags https://github.com/ChrisArreFall/Pipelined-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181663595
git clone --depth 1 --no-tags https://github.com/mdwrds14/Micro_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180461367
git clone --depth 1 --no-tags https://github.com/will-bei/Basic-bitcoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179186425
git clone --depth 1 --no-tags https://github.com/acerols/RMRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179713439
git clone --depth 1 --no-tags https://github.com/amanch007/test_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179892520
