$date
	Tue Nov 23 22:40:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var reg 1 ! a $end
$var reg 1 " b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#100
1"
#200
0!
#275
0"
#350
1"
#400
