--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Temporizador.twx Temporizador.ncd -o Temporizador.twr
Temporizador.pcf -ucf Temporizador.ucf

Design file:              Temporizador.ncd
Physical constraint file: Temporizador.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1893 paths analyzed, 155 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.457ns.
--------------------------------------------------------------------------------

Paths for end point vgap/text_unit/text_rgb_1 (SLICE_X8Y29.C3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgap/font_unit/Mram_data (RAM)
  Destination:          vgap/text_unit/text_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.375ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.441 - 0.488)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgap/font_unit/Mram_data to vgap/text_unit/text_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA1    Trcko_DOA             1.850   vgap/font_unit/Mram_data
                                                       vgap/font_unit/Mram_data
    SLICE_X4Y32.D5       net (fanout=1)        1.007   vgap/font_word<1>
    SLICE_X4Y32.CMUX     Topdc                 0.338   vgap/text_unit/bit_addr[2]_inv_39_OUT<2>
                                                       vgap/text_unit/Mmux_font_bit_4
                                                       vgap/text_unit/Mmux_font_bit_2_f7
    SLICE_X8Y29.C3       net (fanout=2)        0.839   vgap/text_unit/font_bit
    SLICE_X8Y29.CLK      Tas                   0.341   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_1_rstpot1
                                                       vgap/text_unit/text_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      4.375ns (2.529ns logic, 1.846ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgap/font_unit/Mram_data (RAM)
  Destination:          vgap/text_unit/text_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.325ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.441 - 0.488)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgap/font_unit/Mram_data to vgap/text_unit/text_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA5    Trcko_DOA             1.850   vgap/font_unit/Mram_data
                                                       vgap/font_unit/Mram_data
    SLICE_X4Y32.C5       net (fanout=1)        0.952   vgap/font_word<5>
    SLICE_X4Y32.CMUX     Tilo                  0.343   vgap/text_unit/bit_addr[2]_inv_39_OUT<2>
                                                       vgap/text_unit/Mmux_font_bit_3
                                                       vgap/text_unit/Mmux_font_bit_2_f7
    SLICE_X8Y29.C3       net (fanout=2)        0.839   vgap/text_unit/font_bit
    SLICE_X8Y29.CLK      Tas                   0.341   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_1_rstpot1
                                                       vgap/text_unit/text_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (2.534ns logic, 1.791ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgap/font_unit/Mram_data (RAM)
  Destination:          vgap/text_unit/text_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.295ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.441 - 0.488)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgap/font_unit/Mram_data to vgap/text_unit/text_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA3    Trcko_DOA             1.850   vgap/font_unit/Mram_data
                                                       vgap/font_unit/Mram_data
    SLICE_X4Y32.D2       net (fanout=1)        0.927   vgap/font_word<3>
    SLICE_X4Y32.CMUX     Topdc                 0.338   vgap/text_unit/bit_addr[2]_inv_39_OUT<2>
                                                       vgap/text_unit/Mmux_font_bit_4
                                                       vgap/text_unit/Mmux_font_bit_2_f7
    SLICE_X8Y29.C3       net (fanout=2)        0.839   vgap/text_unit/font_bit
    SLICE_X8Y29.CLK      Tas                   0.341   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_1_rstpot1
                                                       vgap/text_unit/text_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (2.529ns logic, 1.766ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point vgap/text_unit/text_rgb_0 (SLICE_X8Y29.A6), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgap/font_unit/Mram_data (RAM)
  Destination:          vgap/text_unit/text_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.441 - 0.488)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgap/font_unit/Mram_data to vgap/text_unit/text_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA1    Trcko_DOA             1.850   vgap/font_unit/Mram_data
                                                       vgap/font_unit/Mram_data
    SLICE_X4Y32.D5       net (fanout=1)        1.007   vgap/font_word<1>
    SLICE_X4Y32.CMUX     Topdc                 0.338   vgap/text_unit/bit_addr[2]_inv_39_OUT<2>
                                                       vgap/text_unit/Mmux_font_bit_4
                                                       vgap/text_unit/Mmux_font_bit_2_f7
    SLICE_X8Y29.A6       net (fanout=2)        0.643   vgap/text_unit/font_bit
    SLICE_X8Y29.CLK      Tas                   0.341   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_0_rstpot1
                                                       vgap/text_unit/text_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (2.529ns logic, 1.650ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgap/font_unit/Mram_data (RAM)
  Destination:          vgap/text_unit/text_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.129ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.441 - 0.488)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgap/font_unit/Mram_data to vgap/text_unit/text_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA5    Trcko_DOA             1.850   vgap/font_unit/Mram_data
                                                       vgap/font_unit/Mram_data
    SLICE_X4Y32.C5       net (fanout=1)        0.952   vgap/font_word<5>
    SLICE_X4Y32.CMUX     Tilo                  0.343   vgap/text_unit/bit_addr[2]_inv_39_OUT<2>
                                                       vgap/text_unit/Mmux_font_bit_3
                                                       vgap/text_unit/Mmux_font_bit_2_f7
    SLICE_X8Y29.A6       net (fanout=2)        0.643   vgap/text_unit/font_bit
    SLICE_X8Y29.CLK      Tas                   0.341   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_0_rstpot1
                                                       vgap/text_unit/text_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (2.534ns logic, 1.595ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgap/font_unit/Mram_data (RAM)
  Destination:          vgap/text_unit/text_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.099ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.441 - 0.488)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgap/font_unit/Mram_data to vgap/text_unit/text_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOA3    Trcko_DOA             1.850   vgap/font_unit/Mram_data
                                                       vgap/font_unit/Mram_data
    SLICE_X4Y32.D2       net (fanout=1)        0.927   vgap/font_word<3>
    SLICE_X4Y32.CMUX     Topdc                 0.338   vgap/text_unit/bit_addr[2]_inv_39_OUT<2>
                                                       vgap/text_unit/Mmux_font_bit_4
                                                       vgap/text_unit/Mmux_font_bit_2_f7
    SLICE_X8Y29.A6       net (fanout=2)        0.643   vgap/text_unit/font_bit
    SLICE_X8Y29.CLK      Tas                   0.341   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_0_rstpot1
                                                       vgap/text_unit/text_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (2.529ns logic, 1.570ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_12 (SLICE_X1Y35.C2), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_8 (FF)
  Destination:          mc/fd/counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_8 to mc/fd/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y35.AQ       Tcko                  0.391   mc/fd/counter<14>
                                                       mc/fd/counter_8
    SLICE_X2Y35.B1       net (fanout=3)        1.138   mc/fd/counter<8>
    SLICE_X2Y35.COUT     Topcyb                0.380   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lut<1>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X2Y36.BMUX     Tcinb                 0.268   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X1Y35.C2       net (fanout=12)       1.038   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>
    SLICE_X1Y35.CLK      Tas                   0.322   mc/fd/counter<14>
                                                       mc/fd/counter_12_rstpot
                                                       mc/fd/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (1.361ns logic, 2.179ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_8 (FF)
  Destination:          mc/fd/counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_8 to mc/fd/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y35.AQ       Tcko                  0.391   mc/fd/counter<14>
                                                       mc/fd/counter_8
    SLICE_X2Y35.B1       net (fanout=3)        1.138   mc/fd/counter<8>
    SLICE_X2Y35.COUT     Topcyb                0.312   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lutdi1
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X2Y36.BMUX     Tcinb                 0.268   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X1Y35.C2       net (fanout=12)       1.038   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>
    SLICE_X1Y35.CLK      Tas                   0.322   mc/fd/counter<14>
                                                       mc/fd/counter_12_rstpot
                                                       mc/fd/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (1.293ns logic, 2.179ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_12 (FF)
  Destination:          mc/fd/counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_12 to mc/fd/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y35.CQ       Tcko                  0.391   mc/fd/counter<14>
                                                       mc/fd/counter_12
    SLICE_X2Y35.C2       net (fanout=3)        1.037   mc/fd/counter<12>
    SLICE_X2Y35.COUT     Topcyc                0.277   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_lut<2>
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X2Y36.BMUX     Tcinb                 0.268   mc/fd/PWR_7_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X1Y35.C2       net (fanout=12)       1.038   mc/fd/Mcompar_PWR_7_o_counter[26]_LessThan_2_o_cy<5>
    SLICE_X1Y35.CLK      Tas                   0.322   mc/fd/counter<14>
                                                       mc/fd/counter_12_rstpot
                                                       mc/fd/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.258ns logic, 2.078ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X3Y32.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk (FF)
  Destination:          clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y32.DQ       Tcko                  0.198   clk
                                                       clk
    SLICE_X3Y32.D6       net (fanout=4)        0.031   clk
    SLICE_X3Y32.CLK      Tah         (-Th)    -0.215   clk
                                                       clk_rstpot1_INV_0
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point vgap/text_unit/text_rgb_1 (SLICE_X8Y29.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgap/text_unit/text_rgb_1 (FF)
  Destination:          vgap/text_unit/text_rgb_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgap/text_unit/text_rgb_1 to vgap/text_unit/text_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.CQ       Tcko                  0.200   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_1
    SLICE_X8Y29.C5       net (fanout=3)        0.069   vgap/text_unit/text_rgb<1>
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.190   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_1_rstpot1
                                                       vgap/text_unit/text_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.390ns logic, 0.069ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_25 (SLICE_X0Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mc/fd/counter_25 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mc/fd/counter_25 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.BQ       Tcko                  0.200   mc/fd/counter<26>
                                                       mc/fd/counter_25
    SLICE_X0Y38.B5       net (fanout=3)        0.079   mc/fd/counter<25>
    SLICE_X0Y38.CLK      Tah         (-Th)    -0.234   mc/fd/counter<26>
                                                       mc/fd/counter<25>_rt
                                                       mc/fd/Mcount_counter_xor<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: vgap/font_unit/Mram_data/CLKA
  Logical resource: vgap/font_unit/Mram_data/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Logical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_50MHZ_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mc/fd/counter<23>/CLK
  Logical resource: mc/fd/counter_22/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    4.457|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1893 paths, 0 nets, and 224 connections

Design statistics:
   Minimum period:   4.457ns{1}   (Maximum frequency: 224.366MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 10 21:08:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



