-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus II 64-Bit Version 15.0 (Build Build 145 04/22/2015)
-- Created on Wed Feb 05 17:40:55 2020

FUNCTION test_sequence_ctrl (f_32m, last_bit, uid_const[11..0], uid_ff[11..0], cmd_do_test, sync_cnt_uid, pre_a_rd_const[7..0], d_const_ff_i[24..0], num_ki_const_i[7..0], en_const_i, en_ff_i)
	RETURNS (test_is_on, d_ki_const[24..0], d_ki_ff[24..0], t_step_ok[7..0], cnt_of_tests[3..0]);
