
---------- Begin Simulation Statistics ----------
simSeconds                                   0.101993                       # Number of seconds simulated (Second)
simTicks                                 101993181500                       # Number of ticks simulated (Tick)
finalTick                                102983355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    367.59                       # Real time elapsed on the host (Second)
hostTickRate                                277462567                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680116                       # Number of bytes of host memory used (Byte)
simInsts                                     38370512                       # Number of instructions simulated (Count)
simOps                                       46531046                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   104383                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     126583                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        203986363                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        44930610                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        2                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       80403578                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  55173                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               325901                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1024013                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           203982610                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.394169                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.198297                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 181197152     88.83%     88.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2556458      1.25%     90.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2723580      1.34%     91.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2348899      1.15%     92.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  12109971      5.94%     98.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2155557      1.06%     99.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    108489      0.05%     99.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    775372      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      7132      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             203982610                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     352      0.01%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    309      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                   142      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  8      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                6666058     99.98%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   499      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      3154090      3.92%      3.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      13116542     16.31%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          227      0.00%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     20.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      6296512      7.83%     28.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     28.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         4415      0.01%     28.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     28.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     28.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      6296492      7.83%     35.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult      6295872      7.83%     43.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc        10240      0.01%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     43645885     54.28%     98.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1583303      1.97%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       80403578                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.394162                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             6667369                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.082924                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                250172177                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                16334118                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        16247842                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                121340131                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                28922454                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        28377854                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    24087582                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    59829275                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          80312022                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      43573813                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     91556                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  96                       # Number of nop insts executed (Count)
system.cpu.numRefs                           45157085                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1663354                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1583272                       # Number of stores executed (Count)
system.cpu.numRate                           0.393713                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              55                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            3753                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    36713116                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      44604552                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.556226                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.556226                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.179978                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.179978                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   67904625                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  17671797                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   66230151                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     4906977                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4907298                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 111741718                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        8020243                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1584456                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          271                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        27043                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1706951                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1677159                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             30250                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1648082                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  534                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1648064                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999989                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       2                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              67                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               67                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          325135                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             30245                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    203931234                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.218724                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.879889                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       184337988     90.39%     90.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        12010382      5.89%     96.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           51607      0.03%     96.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1535877      0.75%     97.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         4743479      2.33%     99.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          361324      0.18%     99.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             640      0.00%     99.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           20451      0.01%     99.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          869486      0.43%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    203931234                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             36713212                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               44604648                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     9469756                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7886789                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1661763                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         28375756                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    27182759                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      3153920      7.07%      7.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     13078443     29.32%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          225      0.00%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     36.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      6296192     14.12%     50.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         4096      0.01%     50.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     50.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     50.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      6296224     14.12%     64.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult      6295552     14.11%     78.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc        10240      0.02%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      7886789     17.68%     96.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1582967      3.55%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     44604648                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        869486                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1601147                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1601147                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1601147                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1601147                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7870981                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7870981                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7870981                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7870981                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 613572870755                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 613572870755                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 613572870755                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 613572870755                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      9472128                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       9472128                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      9472128                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      9472128                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.830962                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.830962                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.830962                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.830962                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 77953.798993                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 77953.798993                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 77953.798993                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 77953.798993                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    194482635                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      4728779                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      41.127453                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            0                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1575845                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1575845                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      3141065                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       3141065                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      3141065                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      3141065                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      4729916                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      4729916                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      4729916                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      4729916                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 403186115914                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 403186115914                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 403186115914                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 403186115914                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.499351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.499351                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.499351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.499351                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 85241.707446                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 85241.707446                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 85241.707446                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 85241.707446                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                4729913                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        19883                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           19883                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      7869278                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       7869278                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 613457621500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 613457621500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      7889161                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7889161                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.997480                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.997480                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 77956.023602                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 77956.023602                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      3139671                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      3139671                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      4729607                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      4729607                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 403161131500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 403161131500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.599507                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.599507                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 85241.993997                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 85241.993997                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1581264                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1581264                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         1703                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         1703                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    115249255                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    115249255                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1582967                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1582967                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001076                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001076                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 67674.254257                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 67674.254257                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1394                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1394                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          309                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          309                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     24984414                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     24984414                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000195                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000195                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 80855.708738                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80855.708738                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              6384502                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            4729913                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.349814                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          438                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          586                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           42618425                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          42618425                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1735576                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             196486148                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1777493                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3952680                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  30713                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1606041                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     5                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               45342919                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    20                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3670324                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       38003468                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1706951                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1648066                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     200281568                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   61436                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   3658116                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  7666                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          203982610                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.226696                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.211332                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                195586008     95.88%     95.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   871182      0.43%     96.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     5661      0.00%     96.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1630286      0.80%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   980934      0.48%     97.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   870618      0.43%     98.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     5233      0.00%     98.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   101022      0.05%     98.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3931666      1.93%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            203982610                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.008368                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.186304                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3658074                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3658074                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3658074                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3658074                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           42                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              42                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           42                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             42                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3640000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3640000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3640000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3640000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3658116                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3658116                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3658116                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3658116                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000011                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 86666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 86666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 86666.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 86666.666667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           40                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                40                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            3                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           39                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           39                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           39                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           39                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      3413500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      3413500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      3413500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      3413500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 87525.641026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 87525.641026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 87525.641026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 87525.641026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     40                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3658074                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3658074                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           42                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            42                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3640000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3640000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3658116                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3658116                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 86666.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 86666.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           39                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           39                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      3413500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      3413500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 87525.641026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 87525.641026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5835                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 40                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             145.875000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           14632504                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          14632504                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     30713                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  169939207                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2186208                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               44930708                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                67649                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  8020243                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1584456                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     2                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   1284791                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    28546                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             59                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          29716                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          529                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                30245                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 44629077                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                44625696                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  38110983                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  54071175                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.218768                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.704830                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         259                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  133425                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  59                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1458                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  544                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                4728565                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7886789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            346.684750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           116.301450                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                    485      0.01%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   15      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  281      0.00%      0.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  503      0.01%      0.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1272      0.02%      0.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  775      0.01%      0.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1332      0.02%      0.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  999      0.01%      0.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  970      0.01%      0.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  905      0.01%      0.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                980      0.01%      0.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                913      0.01%      0.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                688      0.01%      0.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                396      0.01%      0.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               5355      0.07%      0.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               8265      0.10%      0.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               6634      0.08%      0.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              66939      0.85%      1.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              31109      0.39%      1.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              29079      0.37%      2.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              41098      0.52%      2.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              58619      0.74%      3.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              55242      0.70%      3.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              58409      0.74%      4.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              49781      0.63%      5.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              40089      0.51%      5.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              66129      0.84%      6.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             337950      4.29%     10.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289            1975503     25.05%     36.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299             973963     12.35%     48.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          4072111     51.63%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7886789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  30713                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3323413                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               185046031                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4083037                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11499416                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               45039187                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   127                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               11409449                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  25205                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   9403                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            49915971                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   130037405                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 32387380                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 41627925                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              49417305                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   498569                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  23442715                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        247986019                       # The number of ROB reads (Count)
system.cpu.rob.writes                        89911102                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 36713116                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   44604552                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                   6408                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      6408                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                  6408                       # number of overall hits (Count)
system.l2.overallHits::total                     6408                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   39                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              4723508                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 4723547                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  39                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             4723508                       # number of overall misses (Count)
system.l2.overallMisses::total                4723547                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         3353500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    395230457500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       395233811000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        3353500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   395230457500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      395233811000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 39                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            4729916                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               4729955                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                39                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           4729916                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              4729955                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.998645                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.998645                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.998645                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.998645                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 85987.179487                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83673.078885                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83673.097992                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 85987.179487                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83673.078885                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83673.097992                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1575547                       # number of writebacks (Count)
system.l2.writebacks::total                   1575547                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               39                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          4723508                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             4723547                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              39                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         4723508                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            4723547                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      2953500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 347995407500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   347998361000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2953500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 347995407500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  347998361000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.998645                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.998645                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.998645                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.998645                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75730.769231                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73673.085237                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73673.102226                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75730.769231                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73673.085237                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73673.102226                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4723635                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           43                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             43                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            39                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               39                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      3353500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      3353500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           39                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             39                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 85987.179487                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85987.179487                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           39                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           39                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2953500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2953500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75730.769231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75730.769231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data              309                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 309                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     24447500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       24447500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data            309                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               309                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79118.122977                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79118.122977                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          309                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             309                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     21357500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     21357500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69118.122977                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69118.122977                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           6408                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              6408                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      4723199                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         4723199                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 395206010000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 395206010000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      4729607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       4729607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.998645                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.998645                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 83673.376879                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 83673.376879                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      4723199                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      4723199                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 347974050000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 347974050000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.998645                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.998645                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 73673.383230                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 73673.383230                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           40                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               40                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           40                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           40                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1575845                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1575845                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1575845                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1575845                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9463825                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4723635                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.003505                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.160502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.489095                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4095.350403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000039                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000119                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.999841                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  453                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2852                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  791                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   80402899                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  80402899                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1575547.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        39.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   4723508.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000096690750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        98430                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        98430                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            10434893                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1479409                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     4723547                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1575547                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   4723547                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1575547                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.09                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               4723547                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1575547                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1536633                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1568033                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1171713                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  447162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  48738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  94755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 102544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 102796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 102234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 101786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 101664                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 102228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 103991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 105134                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 101244                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 100759                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 100035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  98337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  98267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  98299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   1478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   1273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   1122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    763                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    693                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        98430                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      47.989505                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     46.047862                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     13.736245                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15            548      0.56%      0.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31          2521      2.56%      3.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47         49962     50.76%     53.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63         33123     33.65%     87.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79          9647      9.80%     97.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95          2055      2.09%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111          424      0.43%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127           94      0.10%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143           25      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            7      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            4      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            5      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            5      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         98430                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        98430                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.006776                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.006569                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.083147                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            97772     99.33%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              649      0.66%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                9      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         98430                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               302307008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            100835008                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2963992333.15415287                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              988644598.75682962                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  101993175000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      16191.72                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         2496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    302304512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    100835008                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 24472.224155494157                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2963967860.929997444153                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 988644598.756829619408                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           39                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      4723508                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1575547                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1288500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 153231273500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2565816500000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33038.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32440.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1628524.25                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         2560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    302304384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      302306944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    100835008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    100835008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           40                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      4723506                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         4723546                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1575547                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1575547                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          25100                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2963966606                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2963991706                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        25100                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         25100                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    988644599                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        988644599                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    988644599                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         25100                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2963966606                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3952636304                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              4723547                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1575547                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       306408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       299045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       287746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       301504                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       291840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       296898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       282789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       287639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       264823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       308663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       307937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       298625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       288972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       294411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       292867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       313380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        88578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        96778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       101854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        99259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       108075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        88007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       112569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       108617                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       107085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        79968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        89041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        96221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       103931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       107104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       106947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        81513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             64666055750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           23617735000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       153232562000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13690.15                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32440.15                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             4281076                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1260587                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.63                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           80.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       757426                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   532.251578                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   364.326923                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   379.999239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        96667     12.76%     12.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       150924     19.93%     32.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        86087     11.37%     44.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        68212      9.01%     53.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        41192      5.44%     58.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        41809      5.52%     64.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        27810      3.67%     67.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        23260      3.07%     70.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       221465     29.24%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       757426                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             302307008                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          100835008                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2963.992333                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              988.644599                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   30.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               23.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.72                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2698091760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1434039420                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    16806681780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    4195507140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 8051169360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  44711360310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1514112000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   79410961770                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   778.590888                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3505267500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3405740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  95083220500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2710015560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1440396045                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    16919543760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    4028848200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 8051169360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  44534488740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1663021920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   79347483585                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   777.968511                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3877663000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3405740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  94710735500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             4723236                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1575547                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3147801                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                309                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               309                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        4723238                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     14170440                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                14170440                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    403141888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                403141888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4723547                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4723547    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4723547                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         16469726500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        24725383000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        9446895                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4723348                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            4729644                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3151392                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           40                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6302156                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               309                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              309                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             39                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       4729607                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          119                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14189742                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               14189861                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    403568512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               403573632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4723635                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 100835008                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           9453590                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000035                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.005908                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 9453260    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     330      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             9453590                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 102983355500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         6305839000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             60000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        7094869500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       9459908                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      4729953                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             330                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          330                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000027                       # Number of seconds simulated (Second)
simTicks                                     26568500                       # Number of ticks simulated (Tick)
finalTick                                103009924000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                273402859                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     38380584                       # Number of instructions simulated (Count)
simOps                                       46543052                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                394516039                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  478364585                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            53137                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20805                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      251                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18279                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     62                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9226                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5249                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  96                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               33983                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.537887                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.413537                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     27593     81.20%     81.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2222      6.54%     87.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1340      3.94%     91.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       794      2.34%     94.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       681      2.00%     96.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       494      1.45%     97.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       423      1.24%     98.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       225      0.66%     99.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       211      0.62%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 33983                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      99     18.97%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    249     47.70%     66.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   174     33.33%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          452      2.47%      2.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11494     62.88%     65.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.19%     65.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4215     23.06%     88.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2057     11.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18279                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.343998                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 522                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028557                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    70530                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   29973                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16668                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     322                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18023                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17946                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4103                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       333                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  69                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6123                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3101                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2020                       # Number of stores executed (Count)
system.cpu.numRate                           0.337731                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             162                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           19154                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10072                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12006                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.275715                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.275715                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.189548                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.189548                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18578                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11816                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2808                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2892                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2249                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4582                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2290                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          564                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          157                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5265                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3694                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               373                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1885                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  234                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1580                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.838196                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     399                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             612                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              595                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9287                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               655                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        32130                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.374074                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.368228                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           28545     88.84%     88.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1321      4.11%     92.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             604      1.88%     94.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             291      0.91%     95.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             363      1.13%     96.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             183      0.57%     97.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             121      0.38%     97.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              92      0.29%     98.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             610      1.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        32130                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10085                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12019                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4187                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2640                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2189                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11215                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7704     64.10%     64.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2640     21.97%     87.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1547     12.87%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12019                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           610                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4486                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4486                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4486                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4486                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          750                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             750                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          750                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            750                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     65098990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     65098990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     65098990                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     65098990                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5236                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5236                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5236                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5236                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.143239                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.143239                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.143239                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.143239                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 86798.653333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 86798.653333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 86798.653333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 86798.653333                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         3092                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           67                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           54                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      57.259259                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          inf                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           61                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                61                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          415                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           415                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          415                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          415                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          335                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          335                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          335                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          335                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     31141498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     31141498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     31141498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     31141498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063980                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063980                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063980                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063980                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 92959.695522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 92959.695522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 92959.695522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 92959.695522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    341                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3103                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3103                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          662                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           662                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     58148500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     58148500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3765                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3765                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.175830                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.175830                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 87837.613293                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 87837.613293                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          351                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          351                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          311                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          311                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     28750500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     28750500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.082603                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.082603                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 92445.337621                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 92445.337621                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       259000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       259000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 86333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 86333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       256000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       256000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 85333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 85333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1383                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1383                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           88                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           88                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6950490                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6950490                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1471                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1471                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.059823                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.059823                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 78982.840909                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 78982.840909                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           64                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           64                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           24                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           24                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2390998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2390998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.016315                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.016315                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 99624.916667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 99624.916667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 6103                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1365                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.471062                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          927                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21589                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21589                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8174                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 20849                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3884                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   394                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    682                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1485                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    86                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23447                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   307                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8157                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22907                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5265                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               1996                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         22238                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1530                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  376                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2447                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      2975                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   201                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              33983                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.774623                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.125934                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    29139     85.75%     85.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      414      1.22%     86.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      490      1.44%     88.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      458      1.35%     89.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      443      1.30%     91.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      533      1.57%     92.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      309      0.91%     93.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      311      0.92%     94.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1886      5.55%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                33983                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.099084                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.431093                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2692                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2692                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2692                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2692                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          283                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             283                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          283                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            283                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     22450500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     22450500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     22450500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     22450500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         2975                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          2975                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         2975                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         2975                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.095126                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.095126                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.095126                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.095126                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 79330.388693                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 79330.388693                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 79330.388693                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 79330.388693                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          705                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     352.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          222                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               222                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           60                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          223                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          223                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18336000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18336000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18336000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18336000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.074958                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.074958                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.074958                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.074958                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 82224.215247                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 82224.215247                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 82224.215247                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 82224.215247                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    222                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2692                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2692                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          283                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           283                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     22450500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     22450500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         2975                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         2975                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.095126                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.095126                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 79330.388693                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 79330.388693                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          223                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          223                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18336000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18336000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.074958                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.074958                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 82224.215247                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 82224.215247                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3725432                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                478                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            7793.790795                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           80                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12122                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12122                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       682                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6348                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      732                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21125                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   76                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4582                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2290                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   251                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        58                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      623                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          666                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  748                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17455                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16932                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8847                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14816                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.318648                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597125                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         155                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1971                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    775                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   54                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     47                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             32.438258                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            69.952926                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2187     82.84%     82.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   11      0.42%     83.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    9      0.34%     83.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.08%     83.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    3      0.11%     83.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    3      0.11%     83.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.08%     83.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     84.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.11%     84.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 27      1.02%     85.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                117      4.43%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 30      1.14%     90.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 12      0.45%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 32      1.21%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  8      0.30%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  9      0.34%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                134      5.08%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 25      0.95%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  4      0.15%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.08%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.11%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.04%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               13      0.49%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              709                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    682                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8445                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8171                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9336                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3928                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3421                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22444                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    604                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1581                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1257                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20460                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30082                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23468                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      239                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11169                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9409                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      38                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1807                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            52605                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44296                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10072                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12006                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     20                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        21                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    20                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       21                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  203                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  337                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     540                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 203                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 337                       # number of overall misses (Count)
system.l2.overallMisses::total                    540                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        17784500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        30862000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           48646500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17784500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       30862000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          48646500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                223                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                338                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   561                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               223                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               338                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  561                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.910314                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.997041                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.962567                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.910314                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.997041                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.962567                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 87608.374384                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 91578.635015                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    90086.111111                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 87608.374384                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 91578.635015                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   90086.111111                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  114                       # number of writebacks (Count)
system.l2.writebacks::total                       114                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              203                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              337                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 540                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             203                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             337                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                540                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15764500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     27462000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       43226500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15764500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     27462000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      43226500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.910314                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.997041                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.962567                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.910314                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.997041                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.962567                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 77657.635468                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 81489.614243                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 80049.074074                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 77657.635468                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 81489.614243                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 80049.074074                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            722                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              20                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 20                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           203                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              203                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17784500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17784500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          223                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            223                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.910314                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.910314                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 87608.374384                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87608.374384                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          203                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          203                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15764500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15764500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.910314                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.910314                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 77657.635468                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77657.635468                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               27                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  27                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2604500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2604500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             27                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                27                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 96462.962963                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96462.962963                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           27                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              27                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      2334500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      2334500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 86462.962963                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86462.962963                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          310                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             310                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     28257500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     28257500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          311                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           311                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996785                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996785                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91153.225806                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 91153.225806                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          310                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          310                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     25127500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     25127500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996785                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996785                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81056.451613                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 81056.451613                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          222                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              222                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          222                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          222                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           61                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               61                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           61                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           61                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         8293                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4818                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.721254                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      91.332916                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        94.624917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3910.042167                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.022298                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.023102                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.954600                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  232                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2967                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  897                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9714                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9714                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       337.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000026748500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1115                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                105                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         539                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        114                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       539                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      114                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.58                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   539                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  114                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     158                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      65                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean             78                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     76.082752                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     17.625739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51             1     14.29%     14.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             1     14.29%     28.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             2     28.57%     57.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             1     14.29%     71.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             1     14.29%     85.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             1     14.29%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                7    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                 7296                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1298379660.12383080                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              274610911.41765624                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      26509000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      40595.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks         7168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 486591264.090934753418                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 811788396.032896041870                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 269793176.129627168179                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          202                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          337                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          114                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7436250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     13292750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    615938500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36813.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     39444.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5402969.30                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         7296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         7296                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          202                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          339                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             541                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          114                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            114                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      486591264                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      816606131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1303197395                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    486591264                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     486591264                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    274610911                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        274610911                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    274610911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     486591264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     816606131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1577808307                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  539                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 112                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                10622750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2695000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           20729000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19708.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38458.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 341                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                 74                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            63.27                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           66.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          236                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   175.457627                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   123.613286                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   178.851116                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          118     50.00%     50.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           63     26.69%     76.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           24     10.17%     86.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           12      5.08%     91.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            9      3.81%     95.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            5      2.12%     97.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.85%     98.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.42%     99.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      0.85%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          236                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34496                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten               7168                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1298.379660                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              269.793176                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.25                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.11                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               63.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          799680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          432630                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1870680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        146160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     12033270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy        69120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      17195460                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   647.212300                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        97000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     25691500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          885360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          462990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1984920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        438480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12033270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        69120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      17718060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   666.882210                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE        96500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     25692000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 515                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           114                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               606                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 27                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                27                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            512                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1801                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1801                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        41984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    41984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                539                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      539    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  539                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1848000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2906000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1259                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          720                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                536                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          175                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          222                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              888                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                27                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               27                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            223                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           311                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          667                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1020                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1687                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        25728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   54144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             722                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      7296                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1283                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001559                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.039467                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1281     99.84%     99.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       2      0.16%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1283                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     26568500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             845000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            333000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            511500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1124                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          563                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               2                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
