<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"Circuit simulation" | Genetic Logic Lab</title><link>/tag/circuit-simulation/</link><atom:link href="/tag/circuit-simulation/index.xml" rel="self" type="application/rss+xml"/><description>"Circuit simulation"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sat, 01 May 2010 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"Circuit simulation"</title><link>/tag/circuit-simulation/</link></image><item><title>iSSA: An Incremental Stochastic Simulation Algorithm for Genetic Circuits</title><link>/publication/issa-incremental-stochastic-winstead-2010/</link><pubDate>Sat, 01 May 2010 00:00:00 +0000</pubDate><guid>/publication/issa-incremental-stochastic-winstead-2010/</guid><description/></item><item><title>Genetic Design Automation</title><link>/publication/genetic-design-automation-myers-2009/</link><pubDate>Sun, 01 Nov 2009 00:00:00 +0000</pubDate><guid>/publication/genetic-design-automation-myers-2009/</guid><description/></item><item><title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</title><link>/publication/application-automated-model-little-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/application-automated-model-little-2007/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/symbolic-model-checking-walter-2007-a/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/symbolic-model-checking-walter-2007-a/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/symbolic-model-checking-walter-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/symbolic-model-checking-walter-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2006/</guid><description/></item><item><title>CMOS Analog MAP Decoder for (8,4) Hamming Code</title><link>/publication/cmos-analog-map-winstead-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/cmos-analog-map-winstead-2004/</guid><description/></item><item><title>Analog Decoding of Product Codes</title><link>/publication/analog-decoding-product-winstead-2002/</link><pubDate>Sat, 01 Jun 2002 00:00:00 +0000</pubDate><guid>/publication/analog-decoding-product-winstead-2002/</guid><description/></item></channel></rss>